============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Sep 28 2025  01:27:51 pm
  Module:                 RISCV_SingleCycle
  Operating conditions:   ss_1.62_125 (balanced_tree)
  Operating conditions:   ff_1.98_0 (balanced_tree)
  Operating conditions:   tt_1.8_25 (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (17112 ps) Late External Delay Assertion at pin write_back_data[30]
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) write_back_data[30]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=   24000                  
      Launch Clock:-       0                  
         Data Path:-    6888                  
             Slack:=   17112                  

Exceptions/Constraints:
  output_delay             1000            tmp_sdc_view_wcl_slo_6_line_87   

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/S  -       CI->S  F     ADDFX1     PD_VDD      1   2.9    35   145    6394    (-,-) 
  g81504/Y                               -       C1->Y  R     AOI222X1   PD_VDD      1   3.0   142    98    6492    (-,-) 
  g81481/Y                               -       D->Y   F     NAND4X1    PD_VDD      2   5.9    78    78    6570    (-,-) 
  g81450/Y                               -       B1->Y  R     AOI222X1   PD_VDD      1   5.5   176   162    6732    (-,-) 
  g81438/Y                               -       A->Y   F     CLKINVX2   PD_VDD     32  93.0   149   157    6888    (-,-) 
  write_back_data[30]                    -       -      F     (port)     PD_VDD      -     -     -     0    6888    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 2: MET (17116 ps) Late External Delay Assertion at pin write_back_data[31]
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) write_back_data[31]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=   24000                  
      Launch Clock:-       0                  
         Data Path:-    6884                  
             Slack:=   17116                  

Exceptions/Constraints:
  output_delay             1000            tmp_sdc_view_wcl_slo_6_line_86   

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g81474/Y                               -       B1->Y  R     AOI222X1   PD_VDD      1   5.5   176   156    6727    (-,-) 
  g81473/Y                               -       A->Y   F     CLKINVX2   PD_VDD     32  93.0   149   157    6884    (-,-) 
  write_back_data[31]                    -       -      F     (port)     PD_VDD      -     -     -     0    6884    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 3: MET (17242 ps) Late External Delay Assertion at pin write_back_data[29]
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) write_back_data[29]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=   24000                  
      Launch Clock:-       0                  
         Data Path:-    6758                  
             Slack:=   17242                  

Exceptions/Constraints:
  output_delay             1000            tmp_sdc_view_wcl_slo_6_line_88   

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/S  -       CI->S  F     ADDFX1     PD_VDD      1   2.9    35   145    6264    (-,-) 
  g81512/Y                               -       C1->Y  R     AOI222X1   PD_VDD      1   3.0   142    98    6362    (-,-) 
  g81469/Y                               -       D->Y   F     NAND4X1    PD_VDD      2   5.9    78    78    6439    (-,-) 
  g81430/Y                               -       B1->Y  R     AOI222X1   PD_VDD      1   5.5   176   162    6602    (-,-) 
  g81418/Y                               -       A->Y   F     CLKINVX2   PD_VDD     32  93.0   149   157    6758    (-,-) 
  write_back_data[29]                    -       -      F     (port)     PD_VDD      -     -     -     0    6758    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 4: MET (17354 ps) Late External Delay Assertion at pin write_back_data[28]
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) write_back_data[28]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=   24000                  
      Launch Clock:-       0                  
         Data Path:-    6646                  
             Slack:=   17354                  

Exceptions/Constraints:
  output_delay             1000            tmp_sdc_view_wcl_slo_6_line_89   

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/S  -       CI->S  F     ADDFX1     PD_VDD      1   2.9    35   145    6134    (-,-) 
  g81523/Y                               -       C1->Y  R     AOI222X1   PD_VDD      1   3.0   142    98    6232    (-,-) 
  g81483/Y                               -       D->Y   F     NAND4X1    PD_VDD      2   8.3    92    92    6323    (-,-) 
  g81448/Y                               -       B1->Y  R     AOI222X1   PD_VDD      1   5.5   176   166    6489    (-,-) 
  g81436/Y                               -       A->Y   F     CLKINVX2   PD_VDD     32  93.0   149   157    6646    (-,-) 
  write_back_data[28]                    -       -      F     (port)     PD_VDD      -     -     -     0    6646    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 5: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][29]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137516/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136491/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][29]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 6: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][28]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137515/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136490/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][28]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 7: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][27]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137513/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136488/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][27]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 8: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][26]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137512/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136487/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][26]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 9: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][25]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137511/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136486/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][25]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 10: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][24]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137509/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136484/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][24]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 11: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][23]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137507/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136482/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][23]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 12: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][22]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137505/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136480/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][22]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 13: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][21]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137504/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136479/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][21]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 14: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][20]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137503/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136478/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][20]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 15: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][19]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137501/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136476/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][19]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 16: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][18]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137500/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136475/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][18]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 17: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][17]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137499/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136474/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][17]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 18: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][16]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137497/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136472/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][16]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 19: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][15]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137496/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136471/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][15]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 20: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][14]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137494/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136469/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][14]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 21: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][13]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137492/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136467/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][13]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 22: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][12]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137491/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136466/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][12]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 23: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][11]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137489/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136464/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][11]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 24: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][10]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137488/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136463/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][10]/D             -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 25: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][9]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137487/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136462/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][9]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 26: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][8]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137485/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136460/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][8]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 27: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][7]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137483/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136458/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][7]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 28: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[38][6]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[38][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140455/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137481/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136456/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[38][6]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 29: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][31]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137537/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136512/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][31]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 30: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][30]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137533/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136508/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][30]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 31: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][28]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137529/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136504/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][28]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 32: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][23]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137514/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136489/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][23]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 33: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][22]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137510/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136485/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][22]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 34: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][21]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137508/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136483/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][21]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 35: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][20]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137506/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136481/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][20]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 36: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][19]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137502/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136477/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][19]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 37: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][18]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137498/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136473/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][18]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 38: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][17]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137495/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136470/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][17]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 39: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][16]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137493/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136468/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][16]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 40: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][15]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137490/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136465/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][15]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 41: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][14]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137486/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136461/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][14]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 42: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][13]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137484/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136459/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][13]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 43: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][12]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137482/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136457/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][12]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 44: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][11]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137478/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136453/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][11]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 45: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][10]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137473/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136448/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][10]/D              -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 46: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][7]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137467/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136442/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][7]/D               -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 47: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][6]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137463/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136438/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][6]/D               -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 48: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][2]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137450/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136425/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][2]/D               -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 49: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][1]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137453/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136428/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][1]/D               -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 50: MET (17500 ps) Setup Check with Pin data_mem_mem_reg[6][0]/CK->D
           View: view_wcl_fast
          Group: clk
     Startpoint: (R) pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) data_mem_mem_reg[6][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   25000            0     
                                              
             Setup:-      66                  
     Required Time:=   24934                  
      Launch Clock:-       0                  
         Data Path:-    7434                  
             Slack:=   17500                  

#-------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell      Power  Fanout  Load Trans Delay Arrival Instance 
#                                                                        Domain         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  pc_reg[3]/CK                           -       -      R     (arrival)  PD_VDD   5120     -     0     0       0    (-,-) 
  pc_reg[3]/Q                            -       CK->Q  F     DFFX1      PD_VDD     16  54.2   149   265     265    (-,-) 
  instr_mem/g1028/Y                      -       A->Y   R     CLKINVX2   PD_VDD      8  29.3   101   106     371    (-,-) 
  instr_mem/g1009/Y                      -       A->Y   R     OR2X2      PD_VDD      8  78.3   198   201     572    (-,-) 
  instr_mem/g977/Y                       -       A->Y   F     NOR2X4     PD_VDD     17  53.5    82    80     652    (-,-) 
  instr_mem/drc_bufs98211/Y              -       A->Y   R     INVX2      PD_VDD      1   5.5    33    38     690    (-,-) 
  instr_mem/drc_bufs98210/Y              -       A->Y   F     CLKINVX2   PD_VDD     16  48.0    67    66     755    (-,-) 
  instr_mem/g8074/Y                      -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    70    80     835    (-,-) 
  instr_mem/g7142/Y                      -       A->Y   F     NAND4X1    PD_VDD      1   2.9    47    57     892    (-,-) 
  instr_mem/g6901/Y                      -       B->Y   R     NOR4X1     PD_VDD      1   3.0   118   117    1009    (-,-) 
  instr_mem/g6842/Y                      -       B->Y   F     NAND2X1    PD_VDD      1   2.6    37    34    1043    (-,-) 
  g76252/Y                               -       B->Y   F     CLKAND2X2  PD_VDD      5  15.2    35    92    1135    (-,-) 
  g144171/Y                              -       A->Y   F     OR2X2      PD_VDD      2   5.8    31   120    1255    (-,-) 
  g144163/Y                              -       B->Y   R     NOR2X1     PD_VDD      4  10.4   111    90    1344    (-,-) 
  g144135/Y                              -       B->Y   R     CLKAND2X2  PD_VDD     32  96.0   241   211    1556    (-,-) 
  g144662/Y                              -       A1->Y  F     AOI22X1    PD_VDD      1   1.8    72    61    1616    (-,-) 
  g144329/Y                              -       D->Y   F     AND4X2     PD_VDD      1   1.8    19    88    1704    (-,-) 
  g144261/Y                              -       D->Y   F     AND4X2     PD_VDD      1  10.2    32    84    1788    (-,-) 
  g144197/Y                              -       A->Y   R     NAND2X4    PD_VDD     48 141.9   186   139    1927    (-,-) 
  g77264/Y                               -       B->Y   F     NAND2X1    PD_VDD      1  10.2    80    76    2003    (-,-) 
  g77253/Y                               -       A->Y   R     NAND2X4    PD_VDD     47 160.1   210   172    2175    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3471/Y  -       A->Y   F     CLKXOR2X1  PD_VDD      1   5.1    41   168    2344    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3454/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2474    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3453/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2604    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3452/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2734    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3451/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2865    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3450/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    2995    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3449/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3125    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3448/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3255    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3447/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3385    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3446/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3516    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3445/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3646    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3444/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3776    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3443/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    3906    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3442/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4036    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3441/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4167    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3440/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4297    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3439/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4427    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3438/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4557    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3437/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4687    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3436/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4818    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3435/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    4948    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3434/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5078    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3433/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5208    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3432/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5338    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3431/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5469    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3430/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5599    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3429/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5729    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3428/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5859    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3427/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    5989    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3426/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6120    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3425/CO -       CI->CO F     ADDFX1     PD_VDD      1   5.1    41   130    6250    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3424/CO -       CI->CO F     ADDFX1     PD_VDD      1   3.9    37   126    6376    (-,-) 
  alu_sub_31_35_Y_alu_add_27_35_g3423/Y  -       B->Y   F     CLKXOR2X1  PD_VDD      1   3.0    30    82    6457    (-,-) 
  g81541/Y                               -       B1->Y  R     AOI22X1    PD_VDD      1   3.0    89    57    6514    (-,-) 
  g81524/Y                               -       C->Y   F     NAND3X1    PD_VDD      2   5.8    54    57    6571    (-,-) 
  g143763/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   8.9   101    89    6660    (-,-) 
  g143649/Y                              -       C->Y   F     NAND3X1    PD_VDD      2   5.8    73    59    6719    (-,-) 
  g143607/Y                              -       B->Y   R     NOR2X1     PD_VDD      3   7.7    95    88    6807    (-,-) 
  g141575/Y                              -       C->Y   R     AND3X2     PD_VDD      2   5.5    32   107    6914    (-,-) 
  g140534/Y                              -       B->Y   R     CLKAND2X2  PD_VDD      1   1.8    14    46    6960    (-,-) 
  g140502/Y                              -       B->Y   R     OR2X2      PD_VDD      7  39.1   102   111    7070    (-,-) 
  g140499/Y                              -       A->Y   F     CLKINVX2   PD_VDD      2   3.6    24    18    7089    (-,-) 
  g140454/Y                              -       B->Y   F     OR2X2      PD_VDD     32  96.0   149   230    7318    (-,-) 
  g137444/Y                              -       A1->Y  R     AOI22X1    PD_VDD      1   2.9    94    97    7415    (-,-) 
  g136419/Y                              -       A->Y   F     CLKINVX1   PD_VDD      1   1.8    24    19    7434    (-,-) 
  data_mem_mem_reg[6][0]/D               -       -      F     DFFX1      PD_VDD      1     -     -     0    7434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

