#include "subarctic/pinctrl.h"
#include "bone/pins.h"
#include "irq.h"

// note: this metadata is ignored

compatible = "ti,beaglebone", "ti,beaglebone-black";
part-number = "TT3201-001";
version = "01";

exclusive-use =
	// pins required
	"P9.27",	// spi irq: gpio3_19
	"P9.25",	// spi irq: gpio3_21
	"P9.31",	// spi: spi1_sclk
	"P9.29",	// spi: spi1_d0
	"P9.30",	// spi: spi1_d1
	"P9.28",	// spi: spi1_cs0
	"P9.42",	// spi: spi1_cs1
	"P9.26",	// dcan1: dcan1_tx
	"P9.24",	// dcan1: dcan1_rx
	// SoC resources required
	"gpio3_19",
	"gpio3_21",
	"spi1",
	"dcan1";

// disable conflicting cape-universal nodes

USES_PIN( P9.24 );
USES_PIN( P9.25 );
USES_PIN( P9.26 );
USES_PIN( P9.27 );

// can interfaces 1 and 2, using separate controllers on spi

#define SPI1_DUAL_CS 1
#include "spi1.dtsi"

/ {
	tt3201_clk: tt3201_clk {
		 #clock-cells = <0>;
		 compatible = "fixed-clock";
		 clock-frequency = <16000000>;
	};
};

&spi1 {
	can@0 {
		reg = <0>;
		spi-max-frequency = <10000000>;

		compatible = "microchip,mcp2515";
		clocks = <&tt3201_clk>;
		interrupt-parent = <&gpio3>;
		interrupts = <19 IRQ_TYPE_EDGE_FALLING>;

		pinctrl-names = "default";
		pinctrl-0 = <&spi1_can0_pins>;

		ifname = "can1";
	};

	can@1 {
		reg = <1>;
		spi-max-frequency = <10000000>;

		compatible = "microchip,mcp2515";
		clocks = <&tt3201_clk>;
		interrupt-parent = <&gpio3>;
		interrupts = <21 IRQ_TYPE_EDGE_FALLING>;

		pinctrl-names = "default";
		pinctrl-0 = <&spi1_can1_pins>;

		ifname = "can2";
	};
};

&am33xx_pinmux {
	spi1_can0_pins: spi1_can0 {
		pinctrl-single,pins = <
			PIN_PULLUP( P9_27, 7 )  // gpio 3.19 / irq
		>;
	};

	spi1_can1_pins: spi1_can1 {
		pinctrl-single,pins = <
			PIN_PULLUP( P9_25, 7 )  // gpio 3.21 / irq
		>;
	};
};


// can interface 3

&dcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&can1_pins>;

	status = "okay";

	ifname = "can3";
};

&am33xx_pinmux {
	can1_pins: can1 {
		pinctrl-single,pins = <
			PIN_PULLUP( P9_24, 2 )  // rx
			PIN_PULLUP( P9_26, 2 )  // tx
		>;
	};
};
