--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml pong_top_an.twx pong_top_an.ncd -o pong_top_an.twr
pong_top_an.pcf -ucf x9.ucf

Design file:              pong_top_an.ncd
Physical constraint file: pong_top_an.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25516 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.682ns.
--------------------------------------------------------------------------------

Paths for end point left_score/dig_reg_3 (SLICE_X9Y43.D2), 448 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pong_graph_an_unit/ball_y_reg_3 (FF)
  Destination:          left_score/dig_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.614ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pong_graph_an_unit/ball_y_reg_3 to left_score/dig_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   pong_graph_an_unit/ball_y_reg<6>
                                                       pong_graph_an_unit/ball_y_reg_3
    SLICE_X2Y40.A3       net (fanout=14)       2.531   pong_graph_an_unit/ball_y_reg<3>
    SLICE_X2Y40.DMUX     Topad                 0.671   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_lutdi1
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_cy<4>
    SLICE_X11Y29.B6      net (fanout=3)        1.816   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
    SLICE_X11Y29.B       Tilo                  0.259   pong_graph_an_unit/x_delta_reg<3>
                                                       pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B5       net (fanout=6)        0.686   pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B        Tilo                  0.259   timer_unit/timer_reg<6>
                                                       pong_graph_an_unit/Mmux_right_miss1
    SLICE_X9Y43.D2       net (fanout=16)       1.501   right_miss
    SLICE_X9Y43.CLK      Tas                   0.373   left_score/dig_reg<3>
                                                       left_score/dig_reg_3_dpot
                                                       left_score/dig_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      8.614ns (2.080ns logic, 6.534ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pong_graph_an_unit/ball_y_reg_3 (FF)
  Destination:          left_score/dig_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.591ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pong_graph_an_unit/ball_y_reg_3 to left_score/dig_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   pong_graph_an_unit/ball_y_reg<6>
                                                       pong_graph_an_unit/ball_y_reg_3
    SLICE_X2Y40.A3       net (fanout=14)       2.531   pong_graph_an_unit/ball_y_reg<3>
    SLICE_X2Y40.DMUX     Topad                 0.648   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_lut<1>
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_cy<4>
    SLICE_X11Y29.B6      net (fanout=3)        1.816   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
    SLICE_X11Y29.B       Tilo                  0.259   pong_graph_an_unit/x_delta_reg<3>
                                                       pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B5       net (fanout=6)        0.686   pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B        Tilo                  0.259   timer_unit/timer_reg<6>
                                                       pong_graph_an_unit/Mmux_right_miss1
    SLICE_X9Y43.D2       net (fanout=16)       1.501   right_miss
    SLICE_X9Y43.CLK      Tas                   0.373   left_score/dig_reg<3>
                                                       left_score/dig_reg_3_dpot
                                                       left_score/dig_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      8.591ns (2.057ns logic, 6.534ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pong_graph_an_unit/ball_y_reg_8 (FF)
  Destination:          left_score/dig_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.529ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pong_graph_an_unit/ball_y_reg_8 to left_score/dig_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   pong_graph_an_unit/ball_y_reg<9>
                                                       pong_graph_an_unit/ball_y_reg_8
    SLICE_X2Y40.D1       net (fanout=9)        2.648   pong_graph_an_unit/ball_y_reg<8>
    SLICE_X2Y40.DMUX     Topdd                 0.511   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_lutdi4
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_cy<4>
    SLICE_X11Y29.B6      net (fanout=3)        1.816   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
    SLICE_X11Y29.B       Tilo                  0.259   pong_graph_an_unit/x_delta_reg<3>
                                                       pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B5       net (fanout=6)        0.686   pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B        Tilo                  0.259   timer_unit/timer_reg<6>
                                                       pong_graph_an_unit/Mmux_right_miss1
    SLICE_X9Y43.D2       net (fanout=16)       1.501   right_miss
    SLICE_X9Y43.CLK      Tas                   0.373   left_score/dig_reg<3>
                                                       left_score/dig_reg_3_dpot
                                                       left_score/dig_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      8.529ns (1.878ns logic, 6.651ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point left_score/dig_reg_2 (SLICE_X9Y43.C4), 448 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pong_graph_an_unit/ball_y_reg_3 (FF)
  Destination:          left_score/dig_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.406ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pong_graph_an_unit/ball_y_reg_3 to left_score/dig_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   pong_graph_an_unit/ball_y_reg<6>
                                                       pong_graph_an_unit/ball_y_reg_3
    SLICE_X2Y40.A3       net (fanout=14)       2.531   pong_graph_an_unit/ball_y_reg<3>
    SLICE_X2Y40.DMUX     Topad                 0.671   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_lutdi1
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_cy<4>
    SLICE_X11Y29.B6      net (fanout=3)        1.816   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
    SLICE_X11Y29.B       Tilo                  0.259   pong_graph_an_unit/x_delta_reg<3>
                                                       pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B5       net (fanout=6)        0.686   pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B        Tilo                  0.259   timer_unit/timer_reg<6>
                                                       pong_graph_an_unit/Mmux_right_miss1
    SLICE_X9Y43.C4       net (fanout=16)       1.293   right_miss
    SLICE_X9Y43.CLK      Tas                   0.373   left_score/dig_reg<3>
                                                       left_score/dig_reg_2_dpot
                                                       left_score/dig_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      8.406ns (2.080ns logic, 6.326ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pong_graph_an_unit/ball_y_reg_3 (FF)
  Destination:          left_score/dig_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.383ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pong_graph_an_unit/ball_y_reg_3 to left_score/dig_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   pong_graph_an_unit/ball_y_reg<6>
                                                       pong_graph_an_unit/ball_y_reg_3
    SLICE_X2Y40.A3       net (fanout=14)       2.531   pong_graph_an_unit/ball_y_reg<3>
    SLICE_X2Y40.DMUX     Topad                 0.648   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_lut<1>
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_cy<4>
    SLICE_X11Y29.B6      net (fanout=3)        1.816   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
    SLICE_X11Y29.B       Tilo                  0.259   pong_graph_an_unit/x_delta_reg<3>
                                                       pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B5       net (fanout=6)        0.686   pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B        Tilo                  0.259   timer_unit/timer_reg<6>
                                                       pong_graph_an_unit/Mmux_right_miss1
    SLICE_X9Y43.C4       net (fanout=16)       1.293   right_miss
    SLICE_X9Y43.CLK      Tas                   0.373   left_score/dig_reg<3>
                                                       left_score/dig_reg_2_dpot
                                                       left_score/dig_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      8.383ns (2.057ns logic, 6.326ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pong_graph_an_unit/ball_y_reg_8 (FF)
  Destination:          left_score/dig_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pong_graph_an_unit/ball_y_reg_8 to left_score/dig_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   pong_graph_an_unit/ball_y_reg<9>
                                                       pong_graph_an_unit/ball_y_reg_8
    SLICE_X2Y40.D1       net (fanout=9)        2.648   pong_graph_an_unit/ball_y_reg<8>
    SLICE_X2Y40.DMUX     Topdd                 0.511   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_lutdi4
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_cy<4>
    SLICE_X11Y29.B6      net (fanout=3)        1.816   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
    SLICE_X11Y29.B       Tilo                  0.259   pong_graph_an_unit/x_delta_reg<3>
                                                       pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B5       net (fanout=6)        0.686   pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B        Tilo                  0.259   timer_unit/timer_reg<6>
                                                       pong_graph_an_unit/Mmux_right_miss1
    SLICE_X9Y43.C4       net (fanout=16)       1.293   right_miss
    SLICE_X9Y43.CLK      Tas                   0.373   left_score/dig_reg<3>
                                                       left_score/dig_reg_2_dpot
                                                       left_score/dig_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      8.321ns (1.878ns logic, 6.443ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point left_score/dig_reg_0 (SLICE_X9Y43.A5), 448 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pong_graph_an_unit/ball_y_reg_3 (FF)
  Destination:          left_score/dig_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.316ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pong_graph_an_unit/ball_y_reg_3 to left_score/dig_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   pong_graph_an_unit/ball_y_reg<6>
                                                       pong_graph_an_unit/ball_y_reg_3
    SLICE_X2Y40.A3       net (fanout=14)       2.531   pong_graph_an_unit/ball_y_reg<3>
    SLICE_X2Y40.DMUX     Topad                 0.671   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_lutdi1
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_cy<4>
    SLICE_X11Y29.B6      net (fanout=3)        1.816   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
    SLICE_X11Y29.B       Tilo                  0.259   pong_graph_an_unit/x_delta_reg<3>
                                                       pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B5       net (fanout=6)        0.686   pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B        Tilo                  0.259   timer_unit/timer_reg<6>
                                                       pong_graph_an_unit/Mmux_right_miss1
    SLICE_X9Y43.A5       net (fanout=16)       1.203   right_miss
    SLICE_X9Y43.CLK      Tas                   0.373   left_score/dig_reg<3>
                                                       left_score/dig_reg_0_dpot
                                                       left_score/dig_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      8.316ns (2.080ns logic, 6.236ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pong_graph_an_unit/ball_y_reg_3 (FF)
  Destination:          left_score/dig_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pong_graph_an_unit/ball_y_reg_3 to left_score/dig_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   pong_graph_an_unit/ball_y_reg<6>
                                                       pong_graph_an_unit/ball_y_reg_3
    SLICE_X2Y40.A3       net (fanout=14)       2.531   pong_graph_an_unit/ball_y_reg<3>
    SLICE_X2Y40.DMUX     Topad                 0.648   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_lut<1>
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_cy<4>
    SLICE_X11Y29.B6      net (fanout=3)        1.816   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
    SLICE_X11Y29.B       Tilo                  0.259   pong_graph_an_unit/x_delta_reg<3>
                                                       pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B5       net (fanout=6)        0.686   pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B        Tilo                  0.259   timer_unit/timer_reg<6>
                                                       pong_graph_an_unit/Mmux_right_miss1
    SLICE_X9Y43.A5       net (fanout=16)       1.203   right_miss
    SLICE_X9Y43.CLK      Tas                   0.373   left_score/dig_reg<3>
                                                       left_score/dig_reg_0_dpot
                                                       left_score/dig_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      8.293ns (2.057ns logic, 6.236ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pong_graph_an_unit/ball_y_reg_8 (FF)
  Destination:          left_score/dig_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pong_graph_an_unit/ball_y_reg_8 to left_score/dig_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   pong_graph_an_unit/ball_y_reg<9>
                                                       pong_graph_an_unit/ball_y_reg_8
    SLICE_X2Y40.D1       net (fanout=9)        2.648   pong_graph_an_unit/ball_y_reg<8>
    SLICE_X2Y40.DMUX     Topdd                 0.511   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_lutdi4
                                                       pong_graph_an_unit/Mcompar_ball_y_t[9]_bar2_y_b[9]_LessThan_67_o_cy<4>
    SLICE_X11Y29.B6      net (fanout=3)        1.816   pong_graph_an_unit/ball_y_t[9]_bar2_y_b[9]_LessThan_67_o
    SLICE_X11Y29.B       Tilo                  0.259   pong_graph_an_unit/x_delta_reg<3>
                                                       pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B5       net (fanout=6)        0.686   pong_graph_an_unit/ball_x_l[9]_ball_y_t[9]_AND_97_o
    SLICE_X9Y31.B        Tilo                  0.259   timer_unit/timer_reg<6>
                                                       pong_graph_an_unit/Mmux_right_miss1
    SLICE_X9Y43.A5       net (fanout=16)       1.203   right_miss
    SLICE_X9Y43.CLK      Tas                   0.373   left_score/dig_reg<3>
                                                       left_score/dig_reg_0_dpot
                                                       left_score/dig_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      8.231ns (1.878ns logic, 6.353ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point timer_unit/timer_reg_0 (SLICE_X6Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_unit/timer_reg_0 (FF)
  Destination:          timer_unit/timer_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_unit/timer_reg_0 to timer_unit/timer_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.200   timer_unit/timer_reg<2>
                                                       timer_unit/timer_reg_0
    SLICE_X6Y27.A6       net (fanout=5)        0.031   timer_unit/timer_reg<0>
    SLICE_X6Y27.CLK      Tah         (-Th)    -0.190   timer_unit/timer_reg<2>
                                                       timer_unit/timer_reg_0_rstpot
                                                       timer_unit/timer_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point ball_reg_3 (SLICE_X6Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ball_reg_3 (FF)
  Destination:          ball_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ball_reg_3 to ball_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.200   ball_reg<3>
                                                       ball_reg_3
    SLICE_X6Y34.D6       net (fanout=4)        0.042   ball_reg<3>
    SLICE_X6Y34.CLK      Tah         (-Th)    -0.190   ball_reg<3>
                                                       ball_reg_3_dpot
                                                       ball_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_module/b_reg_8 (SLICE_X2Y35.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_module/b_reg_9 (FF)
  Destination:          keyboard_unit/ps2_module/b_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: keyboard_unit/ps2_module/b_reg_9 to keyboard_unit/ps2_module/b_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.AQ       Tcko                  0.200   keyboard_unit/ps2_module/b_reg<10>
                                                       keyboard_unit/ps2_module/b_reg_9
    SLICE_X2Y35.DX       net (fanout=1)        0.187   keyboard_unit/ps2_module/b_reg<9>
    SLICE_X2Y35.CLK      Tckdi       (-Th)    -0.048   keyboard_unit/ps2_module/b_reg<8>
                                                       keyboard_unit/ps2_module/b_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.248ns logic, 0.187ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: text_unit_font_unit/Mram_data/CLKA
  Logical resource: text_unit_font_unit/Mram_data/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vsync_unit/h_count_reg<3>/CLK
  Logical resource: vsync_unit/h_count_reg_0/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.682|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25516 paths, 0 nets, and 1788 connections

Design statistics:
   Minimum period:   8.682ns{1}   (Maximum frequency: 115.181MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 18 05:09:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



