// Seed: 418274164
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output supply1 id_3
);
  assign id_3 = id_0;
  wire [~  1 'd0 : -1 'b0] id_5;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_25 = 0;
  assign module_1.id_2   = 0;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri1 id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    input tri id_4,
    output wor id_5,
    input tri0 id_6,
    output wor id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input wire id_12,
    input wor id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri id_16,
    output tri id_17,
    output wor id_18,
    input wire id_19,
    output wor id_20,
    output wand id_21,
    input wand id_22,
    output uwire id_23,
    input tri0 id_24,
    input tri1 id_25,
    input wand id_26,
    output supply0 id_27,
    output wire id_28#(
        .id_31(1),
        .id_32(-1),
        .id_33(-1'b0),
        .id_34(1)
    ),
    output wire id_29
);
  wire id_35;
endmodule
