{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732843214425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732843214425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 10:20:14 2024 " "Processing started: Fri Nov 29 10:20:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732843214425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732843214425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off optimized -c optimized " "Command: quartus_map --read_settings_files=on --write_settings_files=off optimized -c optimized" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732843214425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732843214678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732843214678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samsung/documents/dsd_fir_filter_advanced/optimizing/sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samsung/documents/dsd_fir_filter_advanced/optimizing/sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sum " "Found entity 1: Sum" {  } { { "../Sum.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732843220337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732843220337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samsung/documents/dsd_fir_filter_advanced/optimizing/spsram_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samsung/documents/dsd_fir_filter_advanced/optimizing/spsram_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpSram_Param " "Found entity 1: SpSram_Param" {  } { { "../SpSram_Param.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/SpSram_Param.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732843220339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732843220339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samsung/documents/dsd_fir_filter_advanced/optimizing/reconf_firfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samsung/documents/dsd_fir_filter_advanced/optimizing/reconf_firfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReConf_FirFilter " "Found entity 1: ReConf_FirFilter" {  } { { "../ReConf_FirFilter.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ReConf_FirFilter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732843220340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732843220340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samsung/documents/dsd_fir_filter_advanced/optimizing/delay_chain.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samsung/documents/dsd_fir_filter_advanced/optimizing/delay_chain.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay_Chain " "Found entity 1: Delay_Chain" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732843220341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732843220341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samsung/documents/dsd_fir_filter_advanced/optimizing/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samsung/documents/dsd_fir_filter_advanced/optimizing/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../Controller.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732843220342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732843220342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samsung/documents/dsd_fir_filter_advanced/optimizing/acc_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samsung/documents/dsd_fir_filter_advanced/optimizing/acc_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC_7 " "Found entity 1: ACC_7" {  } { { "../ACC_7.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ACC_7.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732843220343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732843220343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samsung/documents/dsd_fir_filter_advanced/optimizing/acc_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samsung/documents/dsd_fir_filter_advanced/optimizing/acc_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC_5 " "Found entity 1: ACC_5" {  } { { "../ACC_5.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ACC_5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732843220345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732843220345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReConf_FirFilter " "Elaborating entity \"ReConf_FirFilter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732843220362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpSram_Param SpSram_Param:SpSram1_Pos " "Elaborating entity \"SpSram_Param\" for hierarchy \"SpSram_Param:SpSram1_Pos\"" {  } { { "../ReConf_FirFilter.v" "SpSram1_Pos" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ReConf_FirFilter.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732843220380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpSram_Param SpSram_Param:SpSram2_Neg " "Elaborating entity \"SpSram_Param\" for hierarchy \"SpSram_Param:SpSram2_Neg\"" {  } { { "../ReConf_FirFilter.v" "SpSram2_Neg" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ReConf_FirFilter.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732843220391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:Controller\"" {  } { { "../ReConf_FirFilter.v" "Controller" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ReConf_FirFilter.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732843220401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay_Chain Delay_Chain:Delay_Chain " "Elaborating entity \"Delay_Chain\" for hierarchy \"Delay_Chain:Delay_Chain\"" {  } { { "../ReConf_FirFilter.v" "Delay_Chain" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ReConf_FirFilter.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732843220410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(66) " "Verilog HDL assignment warning at Delay_Chain.v(66): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220410 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(67) " "Verilog HDL assignment warning at Delay_Chain.v(67): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(68) " "Verilog HDL assignment warning at Delay_Chain.v(68): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(69) " "Verilog HDL assignment warning at Delay_Chain.v(69): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(70) " "Verilog HDL assignment warning at Delay_Chain.v(70): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(71) " "Verilog HDL assignment warning at Delay_Chain.v(71): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(72) " "Verilog HDL assignment warning at Delay_Chain.v(72): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(73) " "Verilog HDL assignment warning at Delay_Chain.v(73): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(74) " "Verilog HDL assignment warning at Delay_Chain.v(74): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(75) " "Verilog HDL assignment warning at Delay_Chain.v(75): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(76) " "Verilog HDL assignment warning at Delay_Chain.v(76): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(77) " "Verilog HDL assignment warning at Delay_Chain.v(77): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(78) " "Verilog HDL assignment warning at Delay_Chain.v(78): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(79) " "Verilog HDL assignment warning at Delay_Chain.v(79): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(80) " "Verilog HDL assignment warning at Delay_Chain.v(80): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(81) " "Verilog HDL assignment warning at Delay_Chain.v(81): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(82) " "Verilog HDL assignment warning at Delay_Chain.v(82): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(83) " "Verilog HDL assignment warning at Delay_Chain.v(83): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(84) " "Verilog HDL assignment warning at Delay_Chain.v(84): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(85) " "Verilog HDL assignment warning at Delay_Chain.v(85): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(86) " "Verilog HDL assignment warning at Delay_Chain.v(86): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(87) " "Verilog HDL assignment warning at Delay_Chain.v(87): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(88) " "Verilog HDL assignment warning at Delay_Chain.v(88): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(89) " "Verilog HDL assignment warning at Delay_Chain.v(89): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(90) " "Verilog HDL assignment warning at Delay_Chain.v(90): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(91) " "Verilog HDL assignment warning at Delay_Chain.v(91): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(92) " "Verilog HDL assignment warning at Delay_Chain.v(92): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(93) " "Verilog HDL assignment warning at Delay_Chain.v(93): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(94) " "Verilog HDL assignment warning at Delay_Chain.v(94): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(95) " "Verilog HDL assignment warning at Delay_Chain.v(95): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220411 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(96) " "Verilog HDL assignment warning at Delay_Chain.v(96): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220412 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(97) " "Verilog HDL assignment warning at Delay_Chain.v(97): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220412 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 Delay_Chain.v(98) " "Verilog HDL assignment warning at Delay_Chain.v(98): truncated value with size 16 to match size of target (3)" {  } { { "../Delay_Chain.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/Delay_Chain.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732843220412 "|ReConf_FirFilter|Delay_Chain:Delay_Chain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC_7 ACC_7:ACC_Pos " "Elaborating entity \"ACC_7\" for hierarchy \"ACC_7:ACC_Pos\"" {  } { { "../ReConf_FirFilter.v" "ACC_Pos" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ReConf_FirFilter.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732843220422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC_5 ACC_5:ACC_Neg " "Elaborating entity \"ACC_5\" for hierarchy \"ACC_5:ACC_Neg\"" {  } { { "../ReConf_FirFilter.v" "ACC_Neg" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ReConf_FirFilter.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732843220429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum Sum:Sum " "Elaborating entity \"Sum\" for hierarchy \"Sum:Sum\"" {  } { { "../ReConf_FirFilter.v" "Sum" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ReConf_FirFilter.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732843220435 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732843220904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732843221136 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732843221413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732843221584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732843221584 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iAddrRam_pos\[3\] " "No output dependent on input pin \"iAddrRam_pos\[3\]\"" {  } { { "../ReConf_FirFilter.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ReConf_FirFilter.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732843221692 "|ReConf_FirFilter|iAddrRam_pos[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iAddrRam_neg\[3\] " "No output dependent on input pin \"iAddrRam_neg\[3\]\"" {  } { { "../ReConf_FirFilter.v" "" { Text "C:/Users/SAMSUNG/Documents/DSD_FIR_Filter_Advanced/Optimizing/ReConf_FirFilter.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732843221692 "|ReConf_FirFilter|iAddrRam_neg[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732843221692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "677 " "Implemented 677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732843221694 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732843221694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "610 " "Implemented 610 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732843221694 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1732843221694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732843221694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732843221717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 10:20:21 2024 " "Processing ended: Fri Nov 29 10:20:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732843221717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732843221717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732843221717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732843221717 ""}
