Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -o led_driver_tb.exe --prj /home/student/head/head.sim/sim_1/behav/led_driver_tb.prj -top work.led_driver_tb -top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "/home/student/head/head.srcs/sources_1/imports/brick_sorter (copy)/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd" into library work
Parsing VHDL file "/home/student/head/head.srcs/sim_1/imports/new/led_driver_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96756 KB
Fuse CPU Usage: 1170 ms
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity led_driver [led_driver_default]
Compiling architecture behavioral of entity led_driver_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Compiled 1 Verilog Units
Built simulation executable led_driver_tb.exe
Fuse Memory Usage: 113316 KB
Fuse CPU Usage: 1240 ms
GCC CPU Usage: 1750 ms
