# ALU-ComputerArchitecture
ALU project in VHDL by Mohammad Sadegh Hemati &amp; Fatemeh Razzaghi for Computer Architecture course at Iran University of Science and Technology. Supports add, sub, mul, power, sqrt, log, AND, OR operations. Simulated with Active-HDL.
