// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2023 Loongson Technology Corporation Limited
 */

#include <linux/pci.h>

#include "lsdc_drv.h"
#include "lsdc_probe.h"

static const struct lsdc_kms_funcs ls7a1000_kms_funcs = {
	.create_i2c = lsdc_create_i2c_chan,
	.irq_handler = ls7a1000_dc_irq_handler,
	.output_init = ls7a1000_output_init,
	.cursor_plane_init = ls7a1000_cursor_plane_init,
	.primary_plane_init = lsdc_primary_plane_init,
	.crtc_init = ls7a1000_crtc_init,
};

static const struct lsdc_kms_funcs ls7a2000_kms_funcs = {
	.create_i2c = lsdc_create_i2c_chan,
	.irq_handler = ls7a2000_dc_irq_handler,
	.output_init = ls7a2000_output_init,
	.cursor_plane_init = ls7a2000_cursor_plane_init,
	.primary_plane_init = lsdc_primary_plane_init,
	.crtc_init = ls7a2000_crtc_init,
};

/*
 * Most of hardware features of ls2k1000 are same with ls7a1000, we take the
 * ls7a1000_kms_funcs as a prototype, copy and modify to form a variant for
 * ls2k1000.
 */
static const struct lsdc_kms_funcs ls2k1000_kms_funcs = {
	.create_i2c = ls2k1000_get_i2c,
	.irq_handler = ls7a1000_dc_irq_handler,
	.output_init = ls7a1000_output_init,
	.cursor_plane_init = ls7a1000_cursor_plane_init,
	.primary_plane_init = lsdc_primary_plane_init,
	.crtc_init = ls7a1000_crtc_init,
};

static const struct lsdc_kms_funcs ls2k0300_kms_funcs = {
	.create_i2c = ls2k1000_get_i2c,
	.irq_handler = ls7a2000_dc_irq_handler,
	.output_init = ls7a1000_output_init,
	.cursor_plane_init = ls7a1000_cursor_plane_init,
	.primary_plane_init = lsdc_primary_plane_init,
	.crtc_init = ls7a1000_crtc_init,
};

static const struct loongson_gfx_desc ls7a1000_gfx = {
	.dc = {
		.num_of_crtc = 2,
		.max_pixel_clk = 200000,
		.max_width = 2048,
		.max_height = 2048,
		.num_of_hw_cursor = 1,
		.hw_cursor_w = 32,
		.hw_cursor_h = 32,
		.pitch_align = 256,
		.has_vblank_counter = false,
		.has_dedicated_vram = true,
		.funcs = &ls7a1000_kms_funcs,
	},
	.conf_reg_base = LS7A1000_CONF_REG_BASE,
	.gfxpll = {
		.reg_offset = LS7A1000_PLL_GFX_REG,
		.reg_size = 8,
	},
	.gfxpll_funcs = &ls7a1000_gfx_pll_funcs,
	.pixpll = {
		[0] = {
			.reg_offset = LS7A1000_PIXPLL0_REG,
			.reg_size = 8,
		},
		[1] = {
			.reg_offset = LS7A1000_PIXPLL1_REG,
			.reg_size = 8,
		},
	},
	.pixpll_funcs = &ls7a1000_pixpll_funcs,
	.chip_id = CHIP_LS7A1000,
	.model = "LS7A1000 bridge chipset",
};

static const struct loongson_gfx_desc ls7a2000_gfx = {
	.dc = {
		.num_of_crtc = 2,
		.max_pixel_clk = 350000,
		.max_width = 4096,
		.max_height = 4096,
		.num_of_hw_cursor = 2,
		.hw_cursor_w = 64,
		.hw_cursor_h = 64,
		.pitch_align = 64,
		.has_vblank_counter = true,
		.has_dedicated_vram = true,
		.funcs = &ls7a2000_kms_funcs,
	},
	.conf_reg_base = LS7A2000_CONF_REG_BASE,
	.gfxpll = {
		.reg_offset = LS7A2000_PLL_GFX_REG,
		.reg_size = 8,
	},
	.gfxpll_funcs = &ls7a2000_gfx_pll_funcs,
	.pixpll = {
		[0] = {
			.reg_offset = LS7A2000_PIXPLL0_REG,
			.reg_size = 8,
		},
		[1] = {
			.reg_offset = LS7A2000_PIXPLL1_REG,
			.reg_size = 8,
		},
	},
	.pixpll_funcs = &ls7a2000_pixpll_funcs,
	.chip_id = CHIP_LS7A2000,
	.model = "LS7A2000 bridge chipset",
};

static const struct loongson_gfx_desc ls2k1000_gfx = {
	.dc = {
		.num_of_crtc = 2,
		.max_pixel_clk = 200000,
		.max_width = 2048,
		.max_height = 2048,
		.num_of_hw_cursor = 1,
		.hw_cursor_w = 32,
		.hw_cursor_h = 32,
		.pitch_align = 256,
		.has_vblank_counter = false,
		.has_dedicated_vram = false,
		.funcs = &ls2k1000_kms_funcs,
	},
	.conf_reg_base = LS2K1000_CONF_REG_BASE,
	.gfxpll = {
		.reg_offset = LS2K1000_DDR_PLL_REG,
		.reg_size = 16 + 16,
	},
	.gfxpll_funcs = &ls2k1000_gfx_pll_funcs,
	.pixpll = {
		[0] = {
			.reg_offset = LS2K1000_PIX0_PLL_REG,
			.reg_size = 16,
		},
		[1] = {
			.reg_offset = LS2K1000_PIX1_PLL_REG,
			.reg_size = 16,
		},
	},
	.pixpll_funcs = &ls2k1000_pixpll_funcs,
	.chip_id = CHIP_LS2K1000,
	.model = "LS2K1000 SoC",
};

static const struct loongson_gfx_desc ls2k0300_gfx = {
	.dc = {
	.num_of_crtc = 1,
	.max_pixel_clk = 200000,
	.max_width = 4096,
	.max_height = 4096,
	.num_of_hw_cursor = 1,
	.hw_cursor_w = 32,
	.hw_cursor_h = 32,
	.pitch_align = 256,
	.has_vblank_counter = false,
	.has_dedicated_vram = false,
	.funcs = &ls2k0300_kms_funcs,
	},
	.conf_reg_base = LS2K0300_CFG_REG_BASE,
	.gfxpll = {
		.reg_offset = LS2K0300_DDR_PLL_REG,
		.reg_size = 16 + 16,
	},
	.gfxpll_funcs = &ls2k1000_gfx_pll_funcs,
	.pixpll = {
		[0] = {
			.reg_offset = LS2K0300_PIX_PLL0_REG,
			.reg_size = 16,
		},
		[1] = {
			.reg_offset = LS2K0300_PIX_PLL1_REG,
			.reg_size = 16,
		},
	},
	.pixpll_funcs = &ls2k0300_pixpll_funcs,
	.chip_id = CHIP_LS2K0300,
	.model = "LS2K300 SoC",
};

static const struct lsdc_desc *__chip_id_desc_table[] = {
	[CHIP_LS7A1000] = &ls7a1000_gfx.dc,
	[CHIP_LS7A2000] = &ls7a2000_gfx.dc,
	[CHIP_LS2K1000] = &ls2k1000_gfx.dc,
	[CHIP_LS2K0300] = &ls2k0300_gfx.dc,
	[CHIP_LS_LAST] = NULL,
};

const struct lsdc_desc *
lsdc_device_probe(struct pci_dev *pdev, enum loongson_chip_id chip_id)
{
	chip_id = loongson_chip_id_fixup(chip_id);

	return __chip_id_desc_table[chip_id];
}
