Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,145
design__inferred_latch__count,0
design__instance__count,6351
design__instance__area,100389
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0031559832859784365
power__switching__total,0.0007780097657814622
power__leakage__total,0.0000026559548587101744
power__total,0.003936649300158024
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.6335925297087364
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2773684416209745
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09520445812288593
timing__setup__ws__corner:nom_fast_1p32V_m40C,3.8806958744888393
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.095204
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,7.705688
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-1.2051887606790967
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,-0.705188705167944
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5797631427927816
timing__setup__ws__corner:nom_slow_1p08V_125C,1.2702630418179948
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.579763
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,4.902168
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.8483877174246955
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,-0.3483876896691191
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2726922098645761
timing__setup__ws__corner:nom_typ_1p20V_25C,2.900316513491042
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.272692
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,6.700358
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.6335925297087364
clock__skew__worst_setup,-0.705188705167944
timing__hold__ws,0.09520445812288593
timing__setup__ws,1.2702630418179948
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.095204
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,4.902168
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,6351
design__instance__area__stdcell,100389
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.792429
design__instance__utilization__stdcell,0.792429
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,15
design__instance__area__class:buffer,116.122
design__instance__count__class:inverter,161
design__instance__area__class:inverter,932.602
design__instance__count__class:sequential_cell,818
design__instance__area__class:sequential_cell,38588.7
design__instance__count__class:multi_input_combinational_cell,3745
design__instance__area__class:multi_input_combinational_cell,38262.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1391
design__instance__area__class:timing_repair_buffer,20515.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,156421
design__violations,0
design__instance__count__class:clock_buffer,183
design__instance__area__class:clock_buffer,1660.18
design__instance__count__class:clock_inverter,38
design__instance__area__class:clock_inverter,313.891
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,988
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,0
route__net,7137
route__net__special,2
route__drc_errors__iter:0,4085
route__wirelength__iter:0,173007
route__drc_errors__iter:1,1839
route__wirelength__iter:1,171581
route__drc_errors__iter:2,1717
route__wirelength__iter:2,170965
route__drc_errors__iter:3,428
route__wirelength__iter:3,169969
route__drc_errors__iter:4,69
route__wirelength__iter:4,169803
route__drc_errors__iter:5,10
route__wirelength__iter:5,169765
route__drc_errors__iter:6,0
route__wirelength__iter:6,169772
route__drc_errors,0
route__wirelength,169772
route__vias,39210
route__vias__singlecut,39210
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1131.37
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,777
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,777
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,777
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,777
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000228442
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000237361
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000101553
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000237361
design_powergrid__voltage__worst,0.0000237361
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000237361
design_powergrid__drop__worst__net:VPWR,0.0000228442
design_powergrid__voltage__worst__net:VGND,0.0000237361
design_powergrid__drop__worst__net:VGND,0.0000237361
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000010799999999999999934796081346721763338791788555681705474853515625
ir__drop__worst,0.000022799999999999998544740476003056528497836552560329437255859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
