#
# ------------------------------------------------------------
# Copyright (c) SILAB , Physics Institute of Bonn University 
# ------------------------------------------------------------

#...............................................................................
#  Constraints File - Xilinx UCF format
#
#       Device  :        XC3S1000-4FGG320C
#       Board   :        S3-Multi-IO-Board V1.03
#       Project :        S3_Multi_IO_USB
#
#...............................................................................
#
#     TargetId=XC3S1000-4FGG320C
#
#    Msel_0 = "0";        # Programming Mode
#    Msel_1 = "1";        # Programming Mode
#    Msel_2 = "1";        # Programming Mode
#
#...............................................................................


# ------ Constraints -----------------------------------------------

#DISABLE = reg_sr_clk;

# FCLK (48 MHz)
NET "FCLK_IN" TNM_NET = "TNM_FCLK_IN";
TIMESPEC TS_FCLK_IN = PERIOD "TNM_FCLK_IN" 20 ns HIGH 50 %;

NET "BUS_CLK" TNM_NET = "tn_BUS_CLK"; 

NET "CLK40" TNM_NET = tn_CLK40;
TIMESPEC TS_FALSE_CLK40_BUS = FROM "tn_CLK40" TO "tn_BUS_CLK" TIG;
TIMESPEC TS_FALSE_BUS_CLK40 = FROM "tn_BUS_CLK" TO "tn_CLK40" TIG;

NET "CLK160" TNM_NET = tn_CLK160;
TIMESPEC TS_FALSE_CLK160_BUS = FROM "tn_CLK160" TO "tn_BUS_CLK" TIG;
TIMESPEC TS_FALSE_BUS_CLK160 = FROM "tn_BUS_CLK" TO "tn_CLK160" TIG;

NET "CLK16" TNM_NET = tn_CLK16;
TIMESPEC TS_FALSE_CLK16_BUS = FROM "tn_CLK16" TO "tn_BUS_CLK" TIG;
TIMESPEC TS_FALSE_BUS_CLK16 = FROM "tn_BUS_CLK" TO "tn_CLK16" TIG;

NET "CLK8" TNM_NET = tn_CLK8;
TIMESPEC TS_FALSE_CLK8_BUS = FROM "tn_CLK8" TO "tn_BUS_CLK" TIG;
TIMESPEC TS_FALSE_BUS_CLK8 = FROM "tn_BUS_CLK" TO "tn_CLK8" TIG;

#####

NET "FCLK_IN" IOSTANDARD = LVCMOS33;
NET "FCLK_IN" LOC = N10;
#NET "LCK1"                 LOC = "P9"      |    IOSTANDARD = LVCMOS33;        
#NET "UCLK_IN"              LOC = "P10"     |    IOSTANDARD = LVCMOS33;


NET "WR_B" IOSTANDARD = LVCMOS33;
NET "WR_B" LOC = V12;
NET "RD_B" IOSTANDARD = LVCMOS33;
NET "RD_B" LOC = U10;

NET "BUS_DATA[7]" LOC = T7 |IOSTANDARD = LVCMOS33;
NET "BUS_DATA[6]" LOC = R7 |IOSTANDARD = LVCMOS33;
NET "BUS_DATA[5]" LOC = V9 |IOSTANDARD = LVCMOS33;
NET "BUS_DATA[4]" LOC = U9 |IOSTANDARD = LVCMOS33;
NET "BUS_DATA[3]" LOC = P11 |IOSTANDARD = LVCMOS33;
NET "BUS_DATA[2]" LOC = N11 |IOSTANDARD = LVCMOS33;
NET "BUS_DATA[1]" LOC = R12 |IOSTANDARD = LVCMOS33;
NET "BUS_DATA[0]" LOC = T12 |IOSTANDARD = LVCMOS33;

NET "ADD[15]" IOSTANDARD = LVCMOS33;
NET "ADD[15]" LOC = R11;
NET "ADD[14]" IOSTANDARD = LVCMOS33;
NET "ADD[14]" LOC = N8;
NET "ADD[13]" IOSTANDARD = LVCMOS33;
NET "ADD[13]" LOC = N4;
NET "ADD[12]" IOSTANDARD = LVCMOS33;
NET "ADD[12]" LOC = P8;
NET "ADD[11]" IOSTANDARD = LVCMOS33;
NET "ADD[11]" LOC = T14;
NET "ADD[10]" IOSTANDARD = LVCMOS33;
NET "ADD[10]" LOC = U13;
NET "ADD[9]" IOSTANDARD = LVCMOS33;
NET "ADD[9]" LOC = R13;
NET "ADD[8]" IOSTANDARD = LVCMOS33;
NET "ADD[8]" LOC = P12;
NET "ADD[7]" IOSTANDARD = LVCMOS33;
NET "ADD[7]" LOC = T11;
NET "ADD[6]" IOSTANDARD = LVCMOS33;
NET "ADD[6]" LOC = P6;
NET "ADD[5]" IOSTANDARD = LVCMOS33;
NET "ADD[5]" LOC = P7;
NET "ADD[4]" IOSTANDARD = LVCMOS33;
NET "ADD[4]" LOC = R10;
NET "ADD[3]" IOSTANDARD = LVCMOS33;
NET "ADD[3]" LOC = P2;
NET "ADD[2]" IOSTANDARD = LVCMOS33;
NET "ADD[2]" LOC = R2;
NET "ADD[1]" IOSTANDARD = LVCMOS33;
NET "ADD[1]" LOC = T3;
NET "ADD[0]" IOSTANDARD = LVCMOS33;
NET "ADD[0]" LOC = T2;

NET "FMODE" IOSTANDARD = LVCMOS33;
NET "FMODE" LOC = R1;
NET "FSTROBE" IOSTANDARD = LVCMOS33;
NET "FSTROBE" LOC = T1;
NET "FREAD" IOSTANDARD = LVCMOS33;
NET "FREAD" LOC = U1;

#NET "RDY[2]"        LOC = "V14"    |    IOSTANDARD = LVCMOS33;
#NET "RDY[1]"        LOC = "V15"    |    IOSTANDARD = LVCMOS33;
#NET "RDY[0]"        LOC = "U14"    |    IOSTANDARD = LVCMOS33;

#NET "FDATA[15]"        LOC = "R8"    |    IOSTANDARD = LVCMOS33;
#NET "FDATA[14]"        LOC = "R9"    |    IOSTANDARD = LVCMOS33;
#NET "FDATA[13]"        LOC = "T8"    |    IOSTANDARD = LVCMOS33;
#NET "FDATA[12]"        LOC = "R6"    |    IOSTANDARD = LVCMOS33;
#NET "FDATA[11]"        LOC = "U5"    |    IOSTANDARD = LVCMOS33;
#NET "FDATA[10]"        LOC = "R5"    |    IOSTANDARD = LVCMOS33;
#NET "FDATA[9]"        LOC = "T5"    |    IOSTANDARD = LVCMOS33;
#NET "FDATA[8]"        LOC = "T4"    |    IOSTANDARD = LVCMOS33;
NET "FDATA[7]" IOSTANDARD = LVCMOS33;
NET "FDATA[7]" LOC = U4;
NET "FDATA[6]" IOSTANDARD = LVCMOS33;
NET "FDATA[6]" LOC = V4;
NET "FDATA[5]" IOSTANDARD = LVCMOS33;
NET "FDATA[5]" LOC = V5;
NET "FDATA[4]" IOSTANDARD = LVCMOS33;
NET "FDATA[4]" LOC = U6;
NET "FDATA[3]" IOSTANDARD = LVCMOS33;
NET "FDATA[3]" LOC = V7;
NET "FDATA[2]" IOSTANDARD = LVCMOS33;
NET "FDATA[2]" LOC = V8;
NET "FDATA[1]" IOSTANDARD = LVCMOS33;
NET "FDATA[1]" LOC = N9;
NET "FDATA[0]" IOSTANDARD = LVCMOS33;
NET "FDATA[0]" LOC = V11;

NET "WR_B" OFFSET = IN : 5 : AFTER : FCLK_IN ;
NET "RD_B" OFFSET = IN : 10 : AFTER : FCLK_IN ;
NET "BUS_DATA[7]" OFFSET = IN : 10  : AFTER : FCLK_IN ;
NET "BUS_DATA[6]" OFFSET = IN : 10  : AFTER : FCLK_IN ;
NET "BUS_DATA[5]" OFFSET = IN : 10  : AFTER : FCLK_IN ;
NET "BUS_DATA[4]" OFFSET = IN : 10  : AFTER : FCLK_IN ;
NET "BUS_DATA[3]" OFFSET = IN : 10  : AFTER : FCLK_IN ;
NET "BUS_DATA[2]" OFFSET = IN : 10  : AFTER : FCLK_IN ;
NET "BUS_DATA[1]" OFFSET = IN : 10  : AFTER : FCLK_IN ;
NET "BUS_DATA[0]" OFFSET = IN : 10  : AFTER : FCLK_IN ;
NET "BUS_DATA[7]" OFFSET = OUT : 5 : BEFORE : FCLK_IN ;
NET "BUS_DATA[6]" OFFSET = OUT : 5 : BEFORE : FCLK_IN ;
NET "BUS_DATA[5]" OFFSET = OUT : 5 : BEFORE : FCLK_IN ;
NET "BUS_DATA[4]" OFFSET = OUT : 5 : BEFORE : FCLK_IN ;
NET "BUS_DATA[3]" OFFSET = OUT : 5 : BEFORE : FCLK_IN ;
NET "BUS_DATA[2]" OFFSET = OUT : 5 : BEFORE : FCLK_IN ;
NET "BUS_DATA[1]" OFFSET = OUT : 5 : BEFORE : FCLK_IN ;
NET "BUS_DATA[0]" OFFSET = OUT : 5 : BEFORE : FCLK_IN ;

# ------ LED -------------------------------------------------------
NET "LED[4]" LOC = U15 |    IOSTANDARD = LVCMOS33;
NET "LED[3]" LOC = V16 |    IOSTANDARD = LVCMOS33;
NET "LED[2]" LOC = V17 |    IOSTANDARD = LVCMOS33;
NET "LED[1]" LOC = U16 |    IOSTANDARD = LVCMOS33;
NET "LED[0]" LOC = P13 |    IOSTANDARD = LVCMOS33;


# ------ Button & Spare & more -------------------------------------

#NET "FPGA_BUTTON"       LOC=P4        |    IOSTANDARD = LVCMOS33;
#NET "FPGA_SPARE_1"      LOC=C16       |    IOSTANDARD = LVCMOS33;
#NET "FPGA_SPARE_2"      LOC=K6        |    IOSTANDARD = LVCMOS33;

#NET "MULTI_IO_<9>"      LOC=N5        |    IOSTANDARD = LVCMOS33;
#NET "MULTI_IO_<8>"      LOC=L6        |    IOSTANDARD = LVCMOS33;
#NET "MULTI_IO_<7>"      LOC=L3        |    IOSTANDARD = LVCMOS33;
#NET "MULTI_IO_<6>"      LOC=L4        |    IOSTANDARD = LVCMOS33;
#NET "MULTI_IO_<5>"      LOC=L2        |    IOSTANDARD = LVCMOS33;
#NET "MULTI_IO_<4>"      LOC=L1        |    IOSTANDARD = LVCMOS33;
#NET "MULTI_IO_<3>"      LOC=K5        |    IOSTANDARD = LVCMOS33;
#NET "MULTI_IO_<2>"      LOC=K4        |    IOSTANDARD = LVCMOS33;
#NET "MULTI_IO_<1>"      LOC=K1        |    IOSTANDARD = LVCMOS33;
#NET "MULTI_IO_<0>"      LOC=K2        |    IOSTANDARD = LVCMOS33;


# ------ Trigger IOs ----------------------------------------------

NET "LEMO_RX<2>"                                LOC=N2        |    IOSTANDARD = LVCMOS33;
NET "LEMO_RX<1>"                                LOC=P1        |    IOSTANDARD = LVCMOS33;
NET "LEMO_RX<0>"                                LOC=P3        |    IOSTANDARD = LVCMOS33;

#NET "RJ45_RESET"                               LOC=L5        |    IOSTANDARD = LVCMOS33;
#NET "RJ45_TRIGGER"                             LOC=M1        |    IOSTANDARD = LVCMOS33;

NET "LEMO_TX<2>"                                LOC=R3        |    IOSTANDARD = LVCMOS33;
NET "LEMO_TX<1>"                                LOC=M5        |    IOSTANDARD = LVCMOS33;
NET "LEMO_TX<0>"                                LOC=M3        |    IOSTANDARD = LVCMOS33;



# ------ Async SRAM ------------------------------------------------

NET "SRAM_BLE_B" IOSTANDARD = LVCMOS33;
NET "SRAM_BLE_B" SLEW = FAST;
NET "SRAM_BLE_B" LOC = F14;
NET "SRAM_OE_B" IOSTANDARD = LVCMOS33;
NET "SRAM_OE_B" SLEW = FAST;
NET "SRAM_OE_B" LOC = G14;
NET "SRAM_CE1_B" IOSTANDARD = LVCMOS33;
NET "SRAM_CE1_B" SLEW = FAST;
NET "SRAM_CE1_B" LOC = H16;
NET "SRAM_WE_B" IOSTANDARD = LVCMOS33;
NET "SRAM_WE_B" SLEW = FAST;
NET "SRAM_WE_B" LOC = H17;
NET "SRAM_BHE_B" IOSTANDARD = LVCMOS33;
NET "SRAM_BHE_B" SLEW = FAST;
NET "SRAM_BHE_B" LOC = J15;

NET "SRAM_A[19]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[19]" SLEW = FAST;
NET "SRAM_A[19]" LOC = G16;
NET "SRAM_A[18]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[18]" SLEW = FAST;
NET "SRAM_A[18]" LOC = F17;
NET "SRAM_A[17]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[17]" SLEW = FAST;
NET "SRAM_A[17]" LOC = F15;
NET "SRAM_A[16]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[16]" SLEW = FAST;
NET "SRAM_A[16]" LOC = E17;
NET "SRAM_A[15]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[15]" SLEW = FAST;
NET "SRAM_A[15]" LOC = G15;
NET "SRAM_A[14]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[14]" SLEW = FAST;
NET "SRAM_A[14]" LOC = E18;
NET "SRAM_A[13]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[13]" SLEW = FAST;
NET "SRAM_A[13]" LOC = G18;
NET "SRAM_A[12]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[12]" SLEW = FAST;
NET "SRAM_A[12]" LOC = H18;
NET "SRAM_A[11]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[11]" SLEW = FAST;
NET "SRAM_A[11]" LOC = J18;
NET "SRAM_A[10]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[10]" SLEW = FAST;
NET "SRAM_A[10]" LOC = K18;
NET "SRAM_A[9]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[9]" SLEW = FAST;
NET "SRAM_A[9]" LOC = J14;
NET "SRAM_A[8]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[8]" SLEW = FAST;
NET "SRAM_A[8]" LOC = L18;
NET "SRAM_A[7]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[7]" SLEW = FAST;
NET "SRAM_A[7]" LOC = M18;
NET "SRAM_A[6]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[6]" SLEW = FAST;
NET "SRAM_A[6]" LOC = H14;
NET "SRAM_A[5]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[5]" SLEW = FAST;
NET "SRAM_A[5]" LOC = H15;
NET "SRAM_A[4]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[4]" SLEW = FAST;
NET "SRAM_A[4]" LOC = L15;
NET "SRAM_A[3]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[3]" SLEW = FAST;
NET "SRAM_A[3]" LOC = L16;
NET "SRAM_A[2]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[2]" SLEW = FAST;
NET "SRAM_A[2]" LOC = K17;
NET "SRAM_A[1]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[1]" SLEW = FAST;
NET "SRAM_A[1]" LOC = K15;
NET "SRAM_A[0]" IOSTANDARD = LVCMOS33;
NET "SRAM_A[0]" SLEW = FAST;
NET "SRAM_A[0]" LOC = J17;

NET "SRAM_IO[15]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[15]" SLEW = FAST;
NET "SRAM_IO[15]" LOC = L17;
NET "SRAM_IO[14]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[14]" SLEW = FAST;
NET "SRAM_IO[14]" LOC = M16;
NET "SRAM_IO[13]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[13]" SLEW = FAST;
NET "SRAM_IO[13]" LOC = M15;
NET "SRAM_IO[12]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[12]" SLEW = FAST;
NET "SRAM_IO[12]" LOC = N17;
NET "SRAM_IO[11]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[11]" SLEW = FAST;
NET "SRAM_IO[11]" LOC = L14;
NET "SRAM_IO[10]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[10]" SLEW = FAST;
NET "SRAM_IO[10]" LOC = M14;
NET "SRAM_IO[9]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[9]" SLEW = FAST;
NET "SRAM_IO[9]" LOC = J13;
NET "SRAM_IO[8]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[8]" SLEW = FAST;
NET "SRAM_IO[8]" LOC = H13;
NET "SRAM_IO[7]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[7]" SLEW = FAST;
NET "SRAM_IO[7]" LOC = D18;
NET "SRAM_IO[6]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[6]" SLEW = FAST;
NET "SRAM_IO[6]" LOC = E15;
NET "SRAM_IO[5]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[5]" SLEW = FAST;
NET "SRAM_IO[5]" LOC = C18;
NET "SRAM_IO[4]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[4]" SLEW = FAST;
NET "SRAM_IO[4]" LOC = D16;
NET "SRAM_IO[3]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[3]" SLEW = FAST;
NET "SRAM_IO[3]" LOC = B18;
NET "SRAM_IO[2]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[2]" SLEW = FAST;
NET "SRAM_IO[2]" LOC = C17;
NET "SRAM_IO[1]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[1]" SLEW = FAST;
NET "SRAM_IO[1]" LOC = E16;
NET "SRAM_IO[0]" IOSTANDARD = LVCMOS33;
NET "SRAM_IO[0]" SLEW = FAST;
NET "SRAM_IO[0]" LOC = D17;

#NET RAM_IO<*> OFFSET = IN 1 ns VALID 2 ns BEFORE "TG_MClk";
#NET RAM_A<*>  OFFSET = OUT 500 ps AFTER "TG_MClk";
#NET RAM_IO<*>  OFFSET = OUT 500 ps AFTER "TG_MClk";
#NET RAM_BC_N<*>  OFFSET = OUT 500 ps AFTER "TG_MClk";
#NET RAM_CE_N  OFFSET = OUT 500 ps AFTER "TG_MClk";
#NET SRAM_WE_B  OFFSET = OUT 500 ps AFTER "FCLK_IN";
#NET RAM_OE_N  OFFSET = OUT 500 ps AFTER "TG_MClk";



# ------ Debugging -------------------------------------------------

#NET "DEBUG_CLK1"    LOC = "P14"    |    IOSTANDARD = LVCMOS33;
#NET "DEBUG_CLK2"    LOC = "R14"    |    IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[0]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[0]" LOC = K13;
#NET "DEBUG_D[1]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[1]" LOC = K14;
#NET "DEBUG_D[2]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[2]" LOC = L13;
#NET "DEBUG_D[3]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[3]" LOC = N14;
#NET "DEBUG_D[4]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[4]" LOC = N15;
#NET "DEBUG_D[5]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[5]" LOC = P16;
#NET "DEBUG_D[6]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[6]" LOC = P15;
#NET "DEBUG_D[7]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[7]" LOC = R16;
#NET "DEBUG_D[8]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[8]" LOC = T16;
#NET "DEBUG_D[9]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[9]" LOC = P18;
#NET "DEBUG_D[10]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[10]" LOC = P17;
#NET "DEBUG_D[11]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[11]" LOC = R18;
#NET "DEBUG_D[12]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[12]" LOC = R17;
#NET "DEBUG_D[13]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[13]" LOC = T18;
#NET "DEBUG_D[14]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[14]" LOC = T17;
#NET "DEBUG_D[15]" IOSTANDARD = LVCMOS33;
#NET "DEBUG_D[15]" LOC = U18;

NET "SDA" LOC = D10;
NET "SCL" LOC = D14;

# ------GPAC IOs --------------------------------------

#NET "ADC_SDI" LOC = G3 | IOSTANDARD = LVCMOS33;
#NET "ADC_SCLK" LOC = J1  | IOSTANDARD = LVCMOS33;
#NET "ADC_CSN" LOC = H4  | IOSTANDARD = LVCMOS33;
#NET "ADC_SD0" LOC = J2  | IOSTANDARD = LVCMOS33 | PULLUP;

#NET "ADC_ENC_P"  LOC = B10 | IOSTANDARD = LVDS_25;
#NET "ADC_ENC_N"  LOC = A10 | IOSTANDARD = LVDS_25;
#NET "ADC_DCO_P"  LOC = F8 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_DCO_N"  LOC = E8 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_FCO_P"  LOC = F10 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_FCO_N"  LOC = E10 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_OUT_P[0]"  LOC = D2 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_OUT_N[0]"  LOC = D1 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_OUT_P[1]"  LOC = E1 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_OUT_N[1]"  LOC = E2 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_OUT_P[2]"  LOC = F2 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_OUT_N[2]"  LOC = G1 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_OUT_P[3]"  LOC = H2 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;
#NET "ADC_OUT_N[3]"  LOC = H1 | IOSTANDARD = LVDS_25 | DIFF_TERM = TRUE;

NET "DUT_CLK_DATA"  LOC = A15 | SLEW = FAST | DRIVE = 24; #DOUT0
NET "DUT_CLK_BX"  LOC = B13 | SLEW = FAST | DRIVE = 24; #DOUT1
NET "DUT_TRIGGER"  LOC = A14; #DOUT2
NET "DUT_CLK_CNFG"  LOC = C11; #DOUT3
NET "DUT_SI_CNFG"  LOC = A12; #DOUT4
NET "DUT_LD_CNFG"  LOC = A11; #DOUT5
NET "DUT_RESET[1]"  LOC = D11; #DOUT6
NET "DUT_RESET[0]"  LOC = E12; #DOUT7
NET "DUT_EN_PIX_SR_CNFG"  LOC = E13; #DOUT8
NET "DUT_PIX_D_CONF"  LOC = A8; #DOUT9

#NET "DOUT10"  LOC = D12; #DOUT10
#NET "DOUT11"  LOC = A7; #DOUT11
#NET "DOUT12"  LOC = E11; #DOUT12
#NET "DOUT13"  LOC = B6; #DOUT13
#NET "DOUT14"  LOC = A4; #DOUT14
#NET "DOUT15"  LOC = C8; #DOUT15

NET "DUT_SO_CNFG"  LOC = A17; #DIN0
#NET "DIN1"  LOC = B14; #DIN1
#NET "DIN2"  LOC = C15; #DIN2
#NET "DIN3"  LOC = D13; #DIN3
#NET "DIN4"  LOC = A16; #DIN4
#NET "DIN5"  LOC = C12; #DIN5
#NET "DIN6"  LOC = C14; #DIN6
#NET "DIN7"  LOC = B15; #DIN7

NET "DUT_OUT_DATA"  LOC = C7; #DIN8_LVDS0
NET "DUT_HIT_OR"  LOC = D6; #DIN9_LVDS1
#NET "DIN10_LVDS2"  LOC = A3; #DIN10_LVDS2
#NET "DIN11_LVDS2"  LOC = A2; #DIN11_LVDS3

NET "DUT_INJ"  LOC = "B5"; #INJ_STRB

