
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gprof_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401880 <.init>:
  401880:	stp	x29, x30, [sp, #-16]!
  401884:	mov	x29, sp
  401888:	bl	401d90 <ferror@plt+0x60>
  40188c:	ldp	x29, x30, [sp], #16
  401890:	ret

Disassembly of section .plt:

00000000004018a0 <memcpy@plt-0x20>:
  4018a0:	stp	x16, x30, [sp, #-16]!
  4018a4:	adrp	x16, 42b000 <ferror@plt+0x292d0>
  4018a8:	ldr	x17, [x16, #4088]
  4018ac:	add	x16, x16, #0xff8
  4018b0:	br	x17
  4018b4:	nop
  4018b8:	nop
  4018bc:	nop

00000000004018c0 <memcpy@plt>:
  4018c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16]
  4018c8:	add	x16, x16, #0x0
  4018cc:	br	x17

00000000004018d0 <memmove@plt>:
  4018d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #8]
  4018d8:	add	x16, x16, #0x8
  4018dc:	br	x17

00000000004018e0 <cplus_demangle_name_to_style@plt>:
  4018e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #16]
  4018e8:	add	x16, x16, #0x10
  4018ec:	br	x17

00000000004018f0 <strtoul@plt>:
  4018f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #24]
  4018f8:	add	x16, x16, #0x18
  4018fc:	br	x17

0000000000401900 <strlen@plt>:
  401900:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #32]
  401908:	add	x16, x16, #0x20
  40190c:	br	x17

0000000000401910 <fputs@plt>:
  401910:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #40]
  401918:	add	x16, x16, #0x28
  40191c:	br	x17

0000000000401920 <exit@plt>:
  401920:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #48]
  401928:	add	x16, x16, #0x30
  40192c:	br	x17

0000000000401930 <perror@plt>:
  401930:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #56]
  401938:	add	x16, x16, #0x38
  40193c:	br	x17

0000000000401940 <ftell@plt>:
  401940:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #64]
  401948:	add	x16, x16, #0x40
  40194c:	br	x17

0000000000401950 <sprintf@plt>:
  401950:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #72]
  401958:	add	x16, x16, #0x48
  40195c:	br	x17

0000000000401960 <fputc@plt>:
  401960:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #80]
  401968:	add	x16, x16, #0x50
  40196c:	br	x17

0000000000401970 <filename_cmp@plt>:
  401970:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #88]
  401978:	add	x16, x16, #0x58
  40197c:	br	x17

0000000000401980 <cplus_demangle_set_style@plt>:
  401980:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #96]
  401988:	add	x16, x16, #0x60
  40198c:	br	x17

0000000000401990 <qsort@plt>:
  401990:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #104]
  401998:	add	x16, x16, #0x68
  40199c:	br	x17

00000000004019a0 <bfd_openr@plt>:
  4019a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #112]
  4019a8:	add	x16, x16, #0x70
  4019ac:	br	x17

00000000004019b0 <bfd_get_section_contents@plt>:
  4019b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #120]
  4019b8:	add	x16, x16, #0x78
  4019bc:	br	x17

00000000004019c0 <fclose@plt>:
  4019c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #128]
  4019c8:	add	x16, x16, #0x80
  4019cc:	br	x17

00000000004019d0 <atoi@plt>:
  4019d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #136]
  4019d8:	add	x16, x16, #0x88
  4019dc:	br	x17

00000000004019e0 <fopen@plt>:
  4019e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #144]
  4019e8:	add	x16, x16, #0x90
  4019ec:	br	x17

00000000004019f0 <malloc@plt>:
  4019f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #152]
  4019f8:	add	x16, x16, #0x98
  4019fc:	br	x17

0000000000401a00 <xrealloc@plt>:
  401a00:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #160]
  401a08:	add	x16, x16, #0xa0
  401a0c:	br	x17

0000000000401a10 <__isoc99_fscanf@plt>:
  401a10:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #168]
  401a18:	add	x16, x16, #0xa8
  401a1c:	br	x17

0000000000401a20 <strncmp@plt>:
  401a20:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #176]
  401a28:	add	x16, x16, #0xb0
  401a2c:	br	x17

0000000000401a30 <bindtextdomain@plt>:
  401a30:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #184]
  401a38:	add	x16, x16, #0xb8
  401a3c:	br	x17

0000000000401a40 <__libc_start_main@plt>:
  401a40:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #192]
  401a48:	add	x16, x16, #0xc0
  401a4c:	br	x17

0000000000401a50 <bfd_get_error@plt>:
  401a50:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #200]
  401a58:	add	x16, x16, #0xc8
  401a5c:	br	x17

0000000000401a60 <strcat@plt>:
  401a60:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #208]
  401a68:	add	x16, x16, #0xd0
  401a6c:	br	x17

0000000000401a70 <fgetc@plt>:
  401a70:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #216]
  401a78:	add	x16, x16, #0xd8
  401a7c:	br	x17

0000000000401a80 <memset@plt>:
  401a80:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #224]
  401a88:	add	x16, x16, #0xe0
  401a8c:	br	x17

0000000000401a90 <xmalloc@plt>:
  401a90:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #232]
  401a98:	add	x16, x16, #0xe8
  401a9c:	br	x17

0000000000401aa0 <xmalloc_set_program_name@plt>:
  401aa0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #240]
  401aa8:	add	x16, x16, #0xf0
  401aac:	br	x17

0000000000401ab0 <xstrdup@plt>:
  401ab0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #248]
  401ab8:	add	x16, x16, #0xf8
  401abc:	br	x17

0000000000401ac0 <bfd_get_section_by_name@plt>:
  401ac0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #256]
  401ac8:	add	x16, x16, #0x100
  401acc:	br	x17

0000000000401ad0 <bfd_get_arch_size@plt>:
  401ad0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #264]
  401ad8:	add	x16, x16, #0x108
  401adc:	br	x17

0000000000401ae0 <bfd_printable_name@plt>:
  401ae0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #272]
  401ae8:	add	x16, x16, #0x110
  401aec:	br	x17

0000000000401af0 <bsearch@plt>:
  401af0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #280]
  401af8:	add	x16, x16, #0x118
  401afc:	br	x17

0000000000401b00 <rewind@plt>:
  401b00:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #288]
  401b08:	add	x16, x16, #0x120
  401b0c:	br	x17

0000000000401b10 <strrchr@plt>:
  401b10:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #296]
  401b18:	add	x16, x16, #0x128
  401b1c:	br	x17

0000000000401b20 <__gmon_start__@plt>:
  401b20:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #304]
  401b28:	add	x16, x16, #0x130
  401b2c:	br	x17

0000000000401b30 <fseek@plt>:
  401b30:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #312]
  401b38:	add	x16, x16, #0x138
  401b3c:	br	x17

0000000000401b40 <abort@plt>:
  401b40:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #320]
  401b48:	add	x16, x16, #0x140
  401b4c:	br	x17

0000000000401b50 <feof@plt>:
  401b50:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #328]
  401b58:	add	x16, x16, #0x148
  401b5c:	br	x17

0000000000401b60 <puts@plt>:
  401b60:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #336]
  401b68:	add	x16, x16, #0x150
  401b6c:	br	x17

0000000000401b70 <bfd_get_arch@plt>:
  401b70:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #344]
  401b78:	add	x16, x16, #0x158
  401b7c:	br	x17

0000000000401b80 <textdomain@plt>:
  401b80:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #352]
  401b88:	add	x16, x16, #0x160
  401b8c:	br	x17

0000000000401b90 <getopt_long@plt>:
  401b90:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #360]
  401b98:	add	x16, x16, #0x168
  401b9c:	br	x17

0000000000401ba0 <strcmp@plt>:
  401ba0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #368]
  401ba8:	add	x16, x16, #0x170
  401bac:	br	x17

0000000000401bb0 <fread@plt>:
  401bb0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #376]
  401bb8:	add	x16, x16, #0x178
  401bbc:	br	x17

0000000000401bc0 <dgettext@plt>:
  401bc0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #384]
  401bc8:	add	x16, x16, #0x180
  401bcc:	br	x17

0000000000401bd0 <free@plt>:
  401bd0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #392]
  401bd8:	add	x16, x16, #0x188
  401bdc:	br	x17

0000000000401be0 <bfd_get_sign_extend_vma@plt>:
  401be0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #400]
  401be8:	add	x16, x16, #0x190
  401bec:	br	x17

0000000000401bf0 <strchr@plt>:
  401bf0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #408]
  401bf8:	add	x16, x16, #0x198
  401bfc:	br	x17

0000000000401c00 <setitimer@plt>:
  401c00:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #416]
  401c08:	add	x16, x16, #0x1a0
  401c0c:	br	x17

0000000000401c10 <fwrite@plt>:
  401c10:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #424]
  401c18:	add	x16, x16, #0x1a8
  401c1c:	br	x17

0000000000401c20 <bfd_demangle@plt>:
  401c20:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #432]
  401c28:	add	x16, x16, #0x1b0
  401c2c:	br	x17

0000000000401c30 <strcpy@plt>:
  401c30:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #440]
  401c38:	add	x16, x16, #0x1b8
  401c3c:	br	x17

0000000000401c40 <bfd_perror@plt>:
  401c40:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #448]
  401c48:	add	x16, x16, #0x1c0
  401c4c:	br	x17

0000000000401c50 <sysconf@plt>:
  401c50:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #456]
  401c58:	add	x16, x16, #0x1c8
  401c5c:	br	x17

0000000000401c60 <xexit@plt>:
  401c60:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #464]
  401c68:	add	x16, x16, #0x1d0
  401c6c:	br	x17

0000000000401c70 <bfd_errmsg@plt>:
  401c70:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #472]
  401c78:	add	x16, x16, #0x1d8
  401c7c:	br	x17

0000000000401c80 <__isoc99_sscanf@plt>:
  401c80:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #480]
  401c88:	add	x16, x16, #0x1e0
  401c8c:	br	x17

0000000000401c90 <strncpy@plt>:
  401c90:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #488]
  401c98:	add	x16, x16, #0x1e8
  401c9c:	br	x17

0000000000401ca0 <bfd_check_format@plt>:
  401ca0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #496]
  401ca8:	add	x16, x16, #0x1f0
  401cac:	br	x17

0000000000401cb0 <printf@plt>:
  401cb0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #504]
  401cb8:	add	x16, x16, #0x1f8
  401cbc:	br	x17

0000000000401cc0 <__errno_location@plt>:
  401cc0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #512]
  401cc8:	add	x16, x16, #0x200
  401ccc:	br	x17

0000000000401cd0 <getenv@plt>:
  401cd0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #520]
  401cd8:	add	x16, x16, #0x208
  401cdc:	br	x17

0000000000401ce0 <putchar@plt>:
  401ce0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #528]
  401ce8:	add	x16, x16, #0x210
  401cec:	br	x17

0000000000401cf0 <__xstat@plt>:
  401cf0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #536]
  401cf8:	add	x16, x16, #0x218
  401cfc:	br	x17

0000000000401d00 <bfd_arch_bits_per_address@plt>:
  401d00:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #544]
  401d08:	add	x16, x16, #0x220
  401d0c:	br	x17

0000000000401d10 <fprintf@plt>:
  401d10:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #552]
  401d18:	add	x16, x16, #0x228
  401d1c:	br	x17

0000000000401d20 <fgets@plt>:
  401d20:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #560]
  401d28:	add	x16, x16, #0x230
  401d2c:	br	x17

0000000000401d30 <ferror@plt>:
  401d30:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #568]
  401d38:	add	x16, x16, #0x238
  401d3c:	br	x17

Disassembly of section .text:

0000000000401d40 <.text>:
  401d40:	mov	x29, #0x0                   	// #0
  401d44:	mov	x30, #0x0                   	// #0
  401d48:	mov	x5, x0
  401d4c:	ldr	x1, [sp]
  401d50:	add	x2, sp, #0x8
  401d54:	mov	x6, sp
  401d58:	movz	x0, #0x0, lsl #48
  401d5c:	movk	x0, #0x0, lsl #32
  401d60:	movk	x0, #0x40, lsl #16
  401d64:	movk	x0, #0xc390
  401d68:	movz	x3, #0x0, lsl #48
  401d6c:	movk	x3, #0x0, lsl #32
  401d70:	movk	x3, #0x41, lsl #16
  401d74:	movk	x3, #0x4740
  401d78:	movz	x4, #0x0, lsl #48
  401d7c:	movk	x4, #0x0, lsl #32
  401d80:	movk	x4, #0x41, lsl #16
  401d84:	movk	x4, #0x47c0
  401d88:	bl	401a40 <__libc_start_main@plt>
  401d8c:	bl	401b40 <abort@plt>
  401d90:	adrp	x0, 42b000 <ferror@plt+0x292d0>
  401d94:	ldr	x0, [x0, #4064]
  401d98:	cbz	x0, 401da0 <ferror@plt+0x70>
  401d9c:	b	401b20 <__gmon_start__@plt>
  401da0:	ret
  401da4:	nop
  401da8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  401dac:	add	x0, x0, #0x8f8
  401db0:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  401db4:	add	x1, x1, #0x8f8
  401db8:	cmp	x1, x0
  401dbc:	b.eq	401dd4 <ferror@plt+0xa4>  // b.none
  401dc0:	adrp	x1, 414000 <ferror@plt+0x122d0>
  401dc4:	ldr	x1, [x1, #2032]
  401dc8:	cbz	x1, 401dd4 <ferror@plt+0xa4>
  401dcc:	mov	x16, x1
  401dd0:	br	x16
  401dd4:	ret
  401dd8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  401ddc:	add	x0, x0, #0x8f8
  401de0:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  401de4:	add	x1, x1, #0x8f8
  401de8:	sub	x1, x1, x0
  401dec:	lsr	x2, x1, #63
  401df0:	add	x1, x2, x1, asr #3
  401df4:	cmp	xzr, x1, asr #1
  401df8:	asr	x1, x1, #1
  401dfc:	b.eq	401e14 <ferror@plt+0xe4>  // b.none
  401e00:	adrp	x2, 414000 <ferror@plt+0x122d0>
  401e04:	ldr	x2, [x2, #2040]
  401e08:	cbz	x2, 401e14 <ferror@plt+0xe4>
  401e0c:	mov	x16, x2
  401e10:	br	x16
  401e14:	ret
  401e18:	stp	x29, x30, [sp, #-32]!
  401e1c:	mov	x29, sp
  401e20:	str	x19, [sp, #16]
  401e24:	adrp	x19, 42c000 <memcpy@GLIBC_2.17>
  401e28:	ldrb	w0, [x19, #2336]
  401e2c:	cbnz	w0, 401e3c <ferror@plt+0x10c>
  401e30:	bl	401da8 <ferror@plt+0x78>
  401e34:	mov	w0, #0x1                   	// #1
  401e38:	strb	w0, [x19, #2336]
  401e3c:	ldr	x19, [sp, #16]
  401e40:	ldp	x29, x30, [sp], #32
  401e44:	ret
  401e48:	b	401dd8 <ferror@plt+0xa8>
  401e4c:	stp	x29, x30, [sp, #-64]!
  401e50:	mov	x29, sp
  401e54:	str	x0, [sp, #24]
  401e58:	str	x1, [sp, #16]
  401e5c:	ldr	x0, [sp, #24]
  401e60:	ldr	x0, [x0]
  401e64:	str	x0, [sp, #56]
  401e68:	ldr	x0, [sp, #16]
  401e6c:	ldr	x0, [x0]
  401e70:	str	x0, [sp, #48]
  401e74:	ldr	x0, [sp, #56]
  401e78:	ldr	x0, [x0, #24]
  401e7c:	cmp	x0, #0x0
  401e80:	b.eq	401f00 <ferror@plt+0x1d0>  // b.none
  401e84:	ldr	x0, [sp, #48]
  401e88:	ldr	x0, [x0, #24]
  401e8c:	cmp	x0, #0x0
  401e90:	b.eq	401f00 <ferror@plt+0x1d0>  // b.none
  401e94:	ldr	x0, [sp, #56]
  401e98:	ldr	x0, [x0, #24]
  401e9c:	ldr	x2, [x0, #8]
  401ea0:	ldr	x0, [sp, #48]
  401ea4:	ldr	x0, [x0, #24]
  401ea8:	ldr	x0, [x0, #8]
  401eac:	mov	x1, x0
  401eb0:	mov	x0, x2
  401eb4:	bl	401970 <filename_cmp@plt>
  401eb8:	str	w0, [sp, #44]
  401ebc:	ldr	w0, [sp, #44]
  401ec0:	cmp	w0, #0x0
  401ec4:	b.eq	401ed0 <ferror@plt+0x1a0>  // b.none
  401ec8:	ldr	w0, [sp, #44]
  401ecc:	b	401f44 <ferror@plt+0x214>
  401ed0:	ldr	x0, [sp, #56]
  401ed4:	ldr	w1, [x0, #32]
  401ed8:	ldr	x0, [sp, #48]
  401edc:	ldr	w0, [x0, #32]
  401ee0:	cmp	w1, w0
  401ee4:	b.eq	401f00 <ferror@plt+0x1d0>  // b.none
  401ee8:	ldr	x0, [sp, #56]
  401eec:	ldr	w1, [x0, #32]
  401ef0:	ldr	x0, [sp, #48]
  401ef4:	ldr	w0, [x0, #32]
  401ef8:	sub	w0, w1, w0
  401efc:	b	401f44 <ferror@plt+0x214>
  401f00:	ldr	x0, [sp, #56]
  401f04:	ldr	x1, [x0]
  401f08:	ldr	x0, [sp, #48]
  401f0c:	ldr	x0, [x0]
  401f10:	cmp	x1, x0
  401f14:	b.cs	401f20 <ferror@plt+0x1f0>  // b.hs, b.nlast
  401f18:	mov	w0, #0xffffffff            	// #-1
  401f1c:	b	401f44 <ferror@plt+0x214>
  401f20:	ldr	x0, [sp, #56]
  401f24:	ldr	x1, [x0]
  401f28:	ldr	x0, [sp, #48]
  401f2c:	ldr	x0, [x0]
  401f30:	cmp	x1, x0
  401f34:	b.ls	401f40 <ferror@plt+0x210>  // b.plast
  401f38:	mov	w0, #0x1                   	// #1
  401f3c:	b	401f44 <ferror@plt+0x214>
  401f40:	mov	w0, #0x0                   	// #0
  401f44:	ldp	x29, x30, [sp], #64
  401f48:	ret
  401f4c:	sub	sp, sp, #0x20
  401f50:	str	x0, [sp, #8]
  401f54:	str	x1, [sp]
  401f58:	ldr	x0, [sp, #8]
  401f5c:	ldr	x0, [x0]
  401f60:	str	x0, [sp, #24]
  401f64:	ldr	x0, [sp]
  401f68:	ldr	x0, [x0]
  401f6c:	str	x0, [sp, #16]
  401f70:	ldr	x0, [sp, #24]
  401f74:	cmp	x0, #0x0
  401f78:	b.ne	401f84 <ferror@plt+0x254>  // b.any
  401f7c:	mov	w0, #0x1                   	// #1
  401f80:	b	401fec <ferror@plt+0x2bc>
  401f84:	ldr	x0, [sp, #16]
  401f88:	cmp	x0, #0x0
  401f8c:	b.ne	401f98 <ferror@plt+0x268>  // b.any
  401f90:	mov	w0, #0xffffffff            	// #-1
  401f94:	b	401fec <ferror@plt+0x2bc>
  401f98:	ldr	x0, [sp, #24]
  401f9c:	ldr	x1, [x0, #40]
  401fa0:	ldr	x0, [sp, #16]
  401fa4:	ldr	x0, [x0, #40]
  401fa8:	cmp	x1, x0
  401fac:	b.cs	401fb8 <ferror@plt+0x288>  // b.hs, b.nlast
  401fb0:	mov	w0, #0x1                   	// #1
  401fb4:	b	401fec <ferror@plt+0x2bc>
  401fb8:	ldr	x0, [sp, #24]
  401fbc:	ldr	x1, [x0, #40]
  401fc0:	ldr	x0, [sp, #16]
  401fc4:	ldr	x0, [x0, #40]
  401fc8:	cmp	x1, x0
  401fcc:	b.ls	401fd8 <ferror@plt+0x2a8>  // b.plast
  401fd0:	mov	w0, #0xffffffff            	// #-1
  401fd4:	b	401fec <ferror@plt+0x2bc>
  401fd8:	ldr	x0, [sp, #24]
  401fdc:	ldr	w1, [x0, #32]
  401fe0:	ldr	x0, [sp, #16]
  401fe4:	ldr	w0, [x0, #32]
  401fe8:	sub	w0, w1, w0
  401fec:	add	sp, sp, #0x20
  401ff0:	ret
  401ff4:	stp	x29, x30, [sp, #-48]!
  401ff8:	mov	x29, sp
  401ffc:	str	x0, [sp, #24]
  402000:	b	402010 <ferror@plt+0x2e0>
  402004:	ldr	w0, [sp, #44]
  402008:	cmp	w0, #0x0
  40200c:	b.eq	40202c <ferror@plt+0x2fc>  // b.none
  402010:	ldr	x0, [sp, #24]
  402014:	bl	401a70 <fgetc@plt>
  402018:	str	w0, [sp, #44]
  40201c:	ldr	w0, [sp, #44]
  402020:	cmn	w0, #0x1
  402024:	b.ne	402004 <ferror@plt+0x2d4>  // b.any
  402028:	b	402030 <ferror@plt+0x300>
  40202c:	nop
  402030:	nop
  402034:	ldp	x29, x30, [sp], #48
  402038:	ret
  40203c:	stp	x29, x30, [sp, #-96]!
  402040:	mov	x29, sp
  402044:	str	x19, [sp, #16]
  402048:	str	x0, [sp, #40]
  40204c:	str	x1, [sp, #32]
  402050:	add	x0, sp, #0x4c
  402054:	mov	x1, x0
  402058:	ldr	x0, [sp, #40]
  40205c:	bl	40abcc <ferror@plt+0x8e9c>
  402060:	cmp	w0, #0x0
  402064:	b.eq	4020b0 <ferror@plt+0x380>  // b.none
  402068:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40206c:	add	x0, x0, #0x8f8
  402070:	ldr	x19, [x0]
  402074:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402078:	add	x1, x0, #0x800
  40207c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402080:	add	x0, x0, #0x820
  402084:	bl	401bc0 <dgettext@plt>
  402088:	mov	x1, x0
  40208c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402090:	add	x0, x0, #0xa90
  402094:	ldr	x0, [x0]
  402098:	ldr	x3, [sp, #32]
  40209c:	mov	x2, x0
  4020a0:	mov	x0, x19
  4020a4:	bl	401d10 <fprintf@plt>
  4020a8:	mov	w0, #0x1                   	// #1
  4020ac:	bl	40d4e0 <ferror@plt+0xb7b0>
  4020b0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4020b4:	add	x0, x0, #0xa58
  4020b8:	ldr	x0, [x0]
  4020bc:	ldr	x0, [x0, #8]
  4020c0:	ldr	x1, [x0, #56]
  4020c4:	add	x0, sp, #0x4c
  4020c8:	blr	x1
  4020cc:	str	w0, [sp, #76]
  4020d0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4020d4:	add	x0, x0, #0x594
  4020d8:	ldr	w0, [x0]
  4020dc:	cmp	w0, #0x0
  4020e0:	b.ne	4020ec <ferror@plt+0x3bc>  // b.any
  4020e4:	ldr	x0, [sp, #40]
  4020e8:	bl	401ff4 <ferror@plt+0x2c4>
  4020ec:	str	wzr, [sp, #92]
  4020f0:	b	40236c <ferror@plt+0x63c>
  4020f4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4020f8:	add	x0, x0, #0x594
  4020fc:	ldr	w0, [x0]
  402100:	cmp	w0, #0x0
  402104:	b.ne	40217c <ferror@plt+0x44c>  // b.any
  402108:	add	x0, sp, #0x38
  40210c:	ldr	x3, [sp, #40]
  402110:	mov	x2, #0x1                   	// #1
  402114:	mov	x1, #0x8                   	// #8
  402118:	bl	401bb0 <fread@plt>
  40211c:	cmp	x0, #0x1
  402120:	b.ne	40216c <ferror@plt+0x43c>  // b.any
  402124:	add	x0, sp, #0x40
  402128:	ldr	x3, [sp, #40]
  40212c:	mov	x2, #0x1                   	// #1
  402130:	mov	x1, #0x8                   	// #8
  402134:	bl	401bb0 <fread@plt>
  402138:	cmp	x0, #0x1
  40213c:	b.ne	40216c <ferror@plt+0x43c>  // b.any
  402140:	ldr	x0, [sp, #40]
  402144:	bl	401ff4 <ferror@plt+0x2c4>
  402148:	ldr	x0, [sp, #40]
  40214c:	bl	401ff4 <ferror@plt+0x2c4>
  402150:	add	x0, sp, #0x34
  402154:	ldr	x3, [sp, #40]
  402158:	mov	x2, #0x1                   	// #1
  40215c:	mov	x1, #0x4                   	// #4
  402160:	bl	401bb0 <fread@plt>
  402164:	cmp	x0, #0x1
  402168:	b.eq	4021bc <ferror@plt+0x48c>  // b.none
  40216c:	ldr	x0, [sp, #32]
  402170:	bl	401930 <perror@plt>
  402174:	mov	w0, #0x1                   	// #1
  402178:	bl	40d4e0 <ferror@plt+0xb7b0>
  40217c:	add	x0, sp, #0x40
  402180:	mov	x1, x0
  402184:	ldr	x0, [sp, #40]
  402188:	bl	40ac9c <ferror@plt+0x8f6c>
  40218c:	cmp	w0, #0x0
  402190:	b.ne	4021ac <ferror@plt+0x47c>  // b.any
  402194:	add	x0, sp, #0x38
  402198:	mov	x1, x0
  40219c:	ldr	x0, [sp, #40]
  4021a0:	bl	40ac9c <ferror@plt+0x8f6c>
  4021a4:	cmp	w0, #0x0
  4021a8:	b.eq	4021bc <ferror@plt+0x48c>  // b.none
  4021ac:	ldr	x0, [sp, #32]
  4021b0:	bl	401930 <perror@plt>
  4021b4:	mov	w0, #0x1                   	// #1
  4021b8:	bl	40d4e0 <ferror@plt+0xb7b0>
  4021bc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4021c0:	add	x0, x0, #0x5b4
  4021c4:	ldr	w0, [x0]
  4021c8:	cmp	w0, #0x0
  4021cc:	b.eq	402300 <ferror@plt+0x5d0>  // b.none
  4021d0:	ldr	x0, [sp, #64]
  4021d4:	mov	x1, x0
  4021d8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4021dc:	add	x0, x0, #0xab0
  4021e0:	bl	410220 <ferror@plt+0xe4f0>
  4021e4:	str	x0, [sp, #80]
  4021e8:	ldr	x0, [sp, #80]
  4021ec:	cmp	x0, #0x0
  4021f0:	b.eq	402360 <ferror@plt+0x630>  // b.none
  4021f4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4021f8:	add	x0, x0, #0x5a0
  4021fc:	ldr	w0, [x0]
  402200:	and	w0, w0, #0x800
  402204:	cmp	w0, #0x0
  402208:	b.eq	402240 <ferror@plt+0x510>  // b.none
  40220c:	ldr	x1, [sp, #64]
  402210:	ldr	x0, [sp, #80]
  402214:	ldr	x2, [x0]
  402218:	ldr	x0, [sp, #80]
  40221c:	ldr	x3, [x0, #16]
  402220:	ldr	x0, [sp, #80]
  402224:	ldr	w0, [x0, #32]
  402228:	ldr	x4, [sp, #56]
  40222c:	mov	x5, x4
  402230:	mov	w4, w0
  402234:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402238:	add	x0, x0, #0x828
  40223c:	bl	401cb0 <printf@plt>
  402240:	str	wzr, [sp, #88]
  402244:	b	4022f0 <ferror@plt+0x5c0>
  402248:	ldr	x1, [sp, #80]
  40224c:	ldrsw	x0, [sp, #88]
  402250:	add	x0, x0, #0x6
  402254:	lsl	x0, x0, #3
  402258:	add	x0, x1, x0
  40225c:	ldr	x0, [x0, #8]
  402260:	cmp	x0, #0x0
  402264:	b.eq	40228c <ferror@plt+0x55c>  // b.none
  402268:	ldr	x1, [sp, #80]
  40226c:	ldrsw	x0, [sp, #88]
  402270:	add	x0, x0, #0x6
  402274:	lsl	x0, x0, #3
  402278:	add	x0, x1, x0
  40227c:	ldr	x1, [x0, #8]
  402280:	ldr	x0, [sp, #64]
  402284:	cmp	x1, x0
  402288:	b.ne	4022e4 <ferror@plt+0x5b4>  // b.any
  40228c:	ldr	x1, [sp, #64]
  402290:	ldr	x2, [sp, #80]
  402294:	ldrsw	x0, [sp, #88]
  402298:	add	x0, x0, #0x6
  40229c:	lsl	x0, x0, #3
  4022a0:	add	x0, x2, x0
  4022a4:	str	x1, [x0, #8]
  4022a8:	ldr	x1, [sp, #80]
  4022ac:	ldrsw	x0, [sp, #88]
  4022b0:	add	x0, x0, #0x10
  4022b4:	lsl	x0, x0, #3
  4022b8:	add	x0, x1, x0
  4022bc:	ldr	x1, [x0, #8]
  4022c0:	ldr	x0, [sp, #56]
  4022c4:	add	x1, x1, x0
  4022c8:	ldr	x2, [sp, #80]
  4022cc:	ldrsw	x0, [sp, #88]
  4022d0:	add	x0, x0, #0x10
  4022d4:	lsl	x0, x0, #3
  4022d8:	add	x0, x2, x0
  4022dc:	str	x1, [x0, #8]
  4022e0:	b	402360 <ferror@plt+0x630>
  4022e4:	ldr	w0, [sp, #88]
  4022e8:	add	w0, w0, #0x1
  4022ec:	str	w0, [sp, #88]
  4022f0:	ldr	w0, [sp, #88]
  4022f4:	cmp	w0, #0x9
  4022f8:	b.le	402248 <ferror@plt+0x518>
  4022fc:	b	402360 <ferror@plt+0x630>
  402300:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402304:	add	x0, x0, #0x940
  402308:	ldr	w0, [x0]
  40230c:	cmp	w0, #0x0
  402310:	b.ne	402360 <ferror@plt+0x630>  // b.any
  402314:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402318:	add	x0, x0, #0x940
  40231c:	mov	w1, #0x1                   	// #1
  402320:	str	w1, [x0]
  402324:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402328:	add	x0, x0, #0x8f8
  40232c:	ldr	x19, [x0]
  402330:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402334:	add	x1, x0, #0x858
  402338:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40233c:	add	x0, x0, #0x820
  402340:	bl	401bc0 <dgettext@plt>
  402344:	mov	x1, x0
  402348:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40234c:	add	x0, x0, #0xa90
  402350:	ldr	x0, [x0]
  402354:	mov	x2, x0
  402358:	mov	x0, x19
  40235c:	bl	401d10 <fprintf@plt>
  402360:	ldr	w0, [sp, #92]
  402364:	add	w0, w0, #0x1
  402368:	str	w0, [sp, #92]
  40236c:	ldr	w0, [sp, #76]
  402370:	ldr	w1, [sp, #92]
  402374:	cmp	w1, w0
  402378:	b.cc	4020f4 <ferror@plt+0x3c4>  // b.lo, b.ul, b.last
  40237c:	nop
  402380:	ldr	x19, [sp, #16]
  402384:	ldp	x29, x30, [sp], #96
  402388:	ret
  40238c:	stp	x29, x30, [sp, #-64]!
  402390:	mov	x29, sp
  402394:	str	x0, [sp, #24]
  402398:	str	x1, [sp, #16]
  40239c:	str	wzr, [sp, #60]
  4023a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4023a4:	add	x0, x0, #0xab0
  4023a8:	ldr	x0, [x0, #8]
  4023ac:	str	x0, [sp, #48]
  4023b0:	b	402410 <ferror@plt+0x6e0>
  4023b4:	str	wzr, [sp, #44]
  4023b8:	b	4023c8 <ferror@plt+0x698>
  4023bc:	ldr	w0, [sp, #44]
  4023c0:	add	w0, w0, #0x1
  4023c4:	str	w0, [sp, #44]
  4023c8:	ldr	w0, [sp, #44]
  4023cc:	cmp	w0, #0x9
  4023d0:	b.gt	4023f4 <ferror@plt+0x6c4>
  4023d4:	ldr	x1, [sp, #48]
  4023d8:	ldrsw	x0, [sp, #44]
  4023dc:	add	x0, x0, #0x6
  4023e0:	lsl	x0, x0, #3
  4023e4:	add	x0, x1, x0
  4023e8:	ldr	x0, [x0, #8]
  4023ec:	cmp	x0, #0x0
  4023f0:	b.ne	4023bc <ferror@plt+0x68c>  // b.any
  4023f4:	ldr	w0, [sp, #44]
  4023f8:	ldr	w1, [sp, #60]
  4023fc:	add	w0, w1, w0
  402400:	str	w0, [sp, #60]
  402404:	ldr	x0, [sp, #48]
  402408:	add	x0, x0, #0x158
  40240c:	str	x0, [sp, #48]
  402410:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402414:	add	x0, x0, #0xab0
  402418:	ldr	x0, [x0, #16]
  40241c:	ldr	x1, [sp, #48]
  402420:	cmp	x1, x0
  402424:	b.cc	4023b4 <ferror@plt+0x684>  // b.lo, b.ul, b.last
  402428:	mov	w1, #0x2                   	// #2
  40242c:	ldr	x0, [sp, #24]
  402430:	bl	40aefc <ferror@plt+0x91cc>
  402434:	cmp	w0, #0x0
  402438:	b.ne	402450 <ferror@plt+0x720>  // b.any
  40243c:	ldr	w1, [sp, #60]
  402440:	ldr	x0, [sp, #24]
  402444:	bl	40adbc <ferror@plt+0x908c>
  402448:	cmp	w0, #0x0
  40244c:	b.eq	402460 <ferror@plt+0x730>  // b.none
  402450:	ldr	x0, [sp, #16]
  402454:	bl	401930 <perror@plt>
  402458:	mov	w0, #0x1                   	// #1
  40245c:	bl	40d4e0 <ferror@plt+0xb7b0>
  402460:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402464:	add	x0, x0, #0xab0
  402468:	ldr	x0, [x0, #8]
  40246c:	str	x0, [sp, #48]
  402470:	b	402528 <ferror@plt+0x7f8>
  402474:	str	wzr, [sp, #44]
  402478:	b	4024f0 <ferror@plt+0x7c0>
  40247c:	ldr	x1, [sp, #48]
  402480:	ldrsw	x0, [sp, #44]
  402484:	add	x0, x0, #0x6
  402488:	lsl	x0, x0, #3
  40248c:	add	x0, x1, x0
  402490:	ldr	x0, [x0, #8]
  402494:	mov	x1, x0
  402498:	ldr	x0, [sp, #24]
  40249c:	bl	40ae80 <ferror@plt+0x9150>
  4024a0:	cmp	w0, #0x0
  4024a4:	b.ne	4024d4 <ferror@plt+0x7a4>  // b.any
  4024a8:	ldr	x1, [sp, #48]
  4024ac:	ldrsw	x0, [sp, #44]
  4024b0:	add	x0, x0, #0x10
  4024b4:	lsl	x0, x0, #3
  4024b8:	add	x0, x1, x0
  4024bc:	ldr	x0, [x0, #8]
  4024c0:	mov	x1, x0
  4024c4:	ldr	x0, [sp, #24]
  4024c8:	bl	40ae80 <ferror@plt+0x9150>
  4024cc:	cmp	w0, #0x0
  4024d0:	b.eq	4024e4 <ferror@plt+0x7b4>  // b.none
  4024d4:	ldr	x0, [sp, #16]
  4024d8:	bl	401930 <perror@plt>
  4024dc:	mov	w0, #0x1                   	// #1
  4024e0:	bl	40d4e0 <ferror@plt+0xb7b0>
  4024e4:	ldr	w0, [sp, #44]
  4024e8:	add	w0, w0, #0x1
  4024ec:	str	w0, [sp, #44]
  4024f0:	ldr	w0, [sp, #44]
  4024f4:	cmp	w0, #0x9
  4024f8:	b.gt	40251c <ferror@plt+0x7ec>
  4024fc:	ldr	x1, [sp, #48]
  402500:	ldrsw	x0, [sp, #44]
  402504:	add	x0, x0, #0x6
  402508:	lsl	x0, x0, #3
  40250c:	add	x0, x1, x0
  402510:	ldr	x0, [x0, #8]
  402514:	cmp	x0, #0x0
  402518:	b.ne	40247c <ferror@plt+0x74c>  // b.any
  40251c:	ldr	x0, [sp, #48]
  402520:	add	x0, x0, #0x158
  402524:	str	x0, [sp, #48]
  402528:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40252c:	add	x0, x0, #0xab0
  402530:	ldr	x0, [x0, #16]
  402534:	ldr	x1, [sp, #48]
  402538:	cmp	x1, x0
  40253c:	b.cc	402474 <ferror@plt+0x744>  // b.lo, b.ul, b.last
  402540:	nop
  402544:	nop
  402548:	ldp	x29, x30, [sp], #64
  40254c:	ret
  402550:	stp	x29, x30, [sp, #-64]!
  402554:	mov	x29, sp
  402558:	str	x19, [sp, #16]
  40255c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402560:	add	x0, x0, #0x278
  402564:	ldr	w0, [x0]
  402568:	cmp	w0, #0x0
  40256c:	b.eq	402580 <ferror@plt+0x850>  // b.none
  402570:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402574:	add	x0, x0, #0x278
  402578:	str	wzr, [x0]
  40257c:	b	40258c <ferror@plt+0x85c>
  402580:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402584:	add	x0, x0, #0x8a0
  402588:	bl	401b60 <puts@plt>
  40258c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402590:	add	x0, x0, #0xab0
  402594:	ldr	w0, [x0]
  402598:	mov	w0, w0
  40259c:	lsl	x0, x0, #3
  4025a0:	bl	401a90 <xmalloc@plt>
  4025a4:	str	x0, [sp, #32]
  4025a8:	str	wzr, [sp, #44]
  4025ac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4025b0:	add	x0, x0, #0xab0
  4025b4:	ldr	x0, [x0, #8]
  4025b8:	str	x0, [sp, #56]
  4025bc:	b	402644 <ferror@plt+0x914>
  4025c0:	ldr	x0, [sp, #56]
  4025c4:	ldr	x0, [x0]
  4025c8:	mov	x1, x0
  4025cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4025d0:	add	x0, x0, #0xbb8
  4025d4:	bl	410220 <ferror@plt+0xe4f0>
  4025d8:	cmp	x0, #0x0
  4025dc:	b.ne	402614 <ferror@plt+0x8e4>  // b.any
  4025e0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4025e4:	add	x0, x0, #0xac8
  4025e8:	ldr	w0, [x0, #240]
  4025ec:	cmp	w0, #0x0
  4025f0:	b.ne	402638 <ferror@plt+0x908>  // b.any
  4025f4:	ldr	x0, [sp, #56]
  4025f8:	ldr	x0, [x0]
  4025fc:	mov	x1, x0
  402600:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402604:	add	x0, x0, #0xbd0
  402608:	bl	410220 <ferror@plt+0xe4f0>
  40260c:	cmp	x0, #0x0
  402610:	b.ne	402638 <ferror@plt+0x908>  // b.any
  402614:	ldr	w0, [sp, #44]
  402618:	add	w1, w0, #0x1
  40261c:	str	w1, [sp, #44]
  402620:	mov	w0, w0
  402624:	lsl	x0, x0, #3
  402628:	ldr	x1, [sp, #32]
  40262c:	add	x0, x1, x0
  402630:	ldr	x1, [sp, #56]
  402634:	str	x1, [x0]
  402638:	ldr	x0, [sp, #56]
  40263c:	add	x0, x0, #0x158
  402640:	str	x0, [sp, #56]
  402644:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402648:	add	x0, x0, #0xab0
  40264c:	ldr	x0, [x0, #16]
  402650:	ldr	x1, [sp, #56]
  402654:	cmp	x1, x0
  402658:	b.cc	4025c0 <ferror@plt+0x890>  // b.lo, b.ul, b.last
  40265c:	ldr	w1, [sp, #44]
  402660:	adrp	x0, 401000 <memcpy@plt-0x8c0>
  402664:	add	x3, x0, #0xe4c
  402668:	mov	x2, #0x8                   	// #8
  40266c:	ldr	x0, [sp, #32]
  402670:	bl	401990 <qsort@plt>
  402674:	str	wzr, [sp, #52]
  402678:	b	402854 <ferror@plt+0xb24>
  40267c:	ldr	w0, [sp, #52]
  402680:	lsl	x0, x0, #3
  402684:	ldr	x1, [sp, #32]
  402688:	add	x0, x1, x0
  40268c:	ldr	x0, [x0]
  402690:	str	x0, [sp, #56]
  402694:	ldr	x0, [sp, #56]
  402698:	ldr	x0, [x0, #40]
  40269c:	cmp	x0, #0x0
  4026a0:	b.ne	4026b8 <ferror@plt+0x988>  // b.any
  4026a4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4026a8:	add	x0, x0, #0x270
  4026ac:	ldr	w0, [x0]
  4026b0:	cmp	w0, #0x0
  4026b4:	b.ne	402734 <ferror@plt+0xa04>  // b.any
  4026b8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4026bc:	add	x1, x0, #0x8a8
  4026c0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4026c4:	add	x0, x0, #0x820
  4026c8:	bl	401bc0 <dgettext@plt>
  4026cc:	mov	x19, x0
  4026d0:	ldr	x0, [sp, #56]
  4026d4:	ldr	x0, [x0, #24]
  4026d8:	cmp	x0, #0x0
  4026dc:	b.eq	4026f0 <ferror@plt+0x9c0>  // b.none
  4026e0:	ldr	x0, [sp, #56]
  4026e4:	ldr	x0, [x0, #24]
  4026e8:	ldr	x0, [x0, #8]
  4026ec:	b	402704 <ferror@plt+0x9d4>
  4026f0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4026f4:	add	x1, x0, #0x8d0
  4026f8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4026fc:	add	x0, x0, #0x820
  402700:	bl	401bc0 <dgettext@plt>
  402704:	ldr	x1, [sp, #56]
  402708:	ldr	w2, [x1, #32]
  40270c:	ldr	x1, [sp, #56]
  402710:	ldr	x3, [x1, #16]
  402714:	ldr	x1, [sp, #56]
  402718:	ldr	x4, [x1]
  40271c:	ldr	x1, [sp, #56]
  402720:	ldr	x1, [x1, #40]
  402724:	mov	x5, x1
  402728:	mov	x1, x0
  40272c:	mov	x0, x19
  402730:	bl	401cb0 <printf@plt>
  402734:	str	wzr, [sp, #48]
  402738:	b	40281c <ferror@plt+0xaec>
  40273c:	ldr	x1, [sp, #56]
  402740:	ldr	w0, [sp, #48]
  402744:	add	x0, x0, #0x10
  402748:	lsl	x0, x0, #3
  40274c:	add	x0, x1, x0
  402750:	ldr	x0, [x0, #8]
  402754:	cmp	x0, #0x0
  402758:	b.ne	402770 <ferror@plt+0xa40>  // b.any
  40275c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402760:	add	x0, x0, #0x270
  402764:	ldr	w0, [x0]
  402768:	cmp	w0, #0x0
  40276c:	b.ne	402810 <ferror@plt+0xae0>  // b.any
  402770:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402774:	add	x1, x0, #0x8a8
  402778:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40277c:	add	x0, x0, #0x820
  402780:	bl	401bc0 <dgettext@plt>
  402784:	mov	x19, x0
  402788:	ldr	x0, [sp, #56]
  40278c:	ldr	x0, [x0, #24]
  402790:	cmp	x0, #0x0
  402794:	b.eq	4027a8 <ferror@plt+0xa78>  // b.none
  402798:	ldr	x0, [sp, #56]
  40279c:	ldr	x0, [x0, #24]
  4027a0:	ldr	x0, [x0, #8]
  4027a4:	b	4027bc <ferror@plt+0xa8c>
  4027a8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4027ac:	add	x1, x0, #0x8d0
  4027b0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4027b4:	add	x0, x0, #0x820
  4027b8:	bl	401bc0 <dgettext@plt>
  4027bc:	ldr	x1, [sp, #56]
  4027c0:	ldr	w6, [x1, #32]
  4027c4:	ldr	x1, [sp, #56]
  4027c8:	ldr	x3, [x1, #16]
  4027cc:	ldr	x2, [sp, #56]
  4027d0:	ldr	w1, [sp, #48]
  4027d4:	add	x1, x1, #0x6
  4027d8:	lsl	x1, x1, #3
  4027dc:	add	x1, x2, x1
  4027e0:	ldr	x4, [x1, #8]
  4027e4:	ldr	x2, [sp, #56]
  4027e8:	ldr	w1, [sp, #48]
  4027ec:	add	x1, x1, #0x10
  4027f0:	lsl	x1, x1, #3
  4027f4:	add	x1, x2, x1
  4027f8:	ldr	x1, [x1, #8]
  4027fc:	mov	x5, x1
  402800:	mov	w2, w6
  402804:	mov	x1, x0
  402808:	mov	x0, x19
  40280c:	bl	401cb0 <printf@plt>
  402810:	ldr	w0, [sp, #48]
  402814:	add	w0, w0, #0x1
  402818:	str	w0, [sp, #48]
  40281c:	ldr	w0, [sp, #48]
  402820:	cmp	w0, #0x9
  402824:	b.hi	402848 <ferror@plt+0xb18>  // b.pmore
  402828:	ldr	x1, [sp, #56]
  40282c:	ldr	w0, [sp, #48]
  402830:	add	x0, x0, #0x6
  402834:	lsl	x0, x0, #3
  402838:	add	x0, x1, x0
  40283c:	ldr	x0, [x0, #8]
  402840:	cmp	x0, #0x0
  402844:	b.ne	40273c <ferror@plt+0xa0c>  // b.any
  402848:	ldr	w0, [sp, #52]
  40284c:	add	w0, w0, #0x1
  402850:	str	w0, [sp, #52]
  402854:	ldr	w1, [sp, #52]
  402858:	ldr	w0, [sp, #44]
  40285c:	cmp	w1, w0
  402860:	b.cc	40267c <ferror@plt+0x94c>  // b.lo, b.ul, b.last
  402864:	ldr	x0, [sp, #32]
  402868:	bl	401bd0 <free@plt>
  40286c:	nop
  402870:	ldr	x19, [sp, #16]
  402874:	ldp	x29, x30, [sp], #64
  402878:	ret
  40287c:	stp	x29, x30, [sp, #-416]!
  402880:	mov	x29, sp
  402884:	str	x0, [sp, #40]
  402888:	str	w1, [sp, #36]
  40288c:	str	w2, [sp, #32]
  402890:	str	x3, [sp, #24]
  402894:	ldr	x0, [sp, #24]
  402898:	str	x0, [sp, #352]
  40289c:	mov	x0, #0xffffffffffffffff    	// #-1
  4028a0:	str	x0, [sp, #392]
  4028a4:	str	xzr, [sp, #408]
  4028a8:	ldr	x0, [sp, #352]
  4028ac:	ldr	w0, [x0, #24]
  4028b0:	ldr	w1, [sp, #32]
  4028b4:	cmp	w1, w0
  4028b8:	b.gt	4028dc <ferror@plt+0xbac>
  4028bc:	ldr	x0, [sp, #352]
  4028c0:	ldr	x1, [x0, #32]
  4028c4:	ldrsw	x0, [sp, #32]
  4028c8:	lsl	x0, x0, #3
  4028cc:	sub	x0, x0, #0x8
  4028d0:	add	x0, x1, x0
  4028d4:	ldr	x0, [x0]
  4028d8:	str	x0, [sp, #408]
  4028dc:	ldr	x0, [sp, #408]
  4028e0:	cmp	x0, #0x0
  4028e4:	b.ne	402934 <ferror@plt+0xc04>  // b.any
  4028e8:	str	wzr, [sp, #404]
  4028ec:	b	402910 <ferror@plt+0xbe0>
  4028f0:	ldr	w0, [sp, #404]
  4028f4:	ldr	x1, [sp, #40]
  4028f8:	add	x0, x1, x0
  4028fc:	mov	w1, #0x20                  	// #32
  402900:	strb	w1, [x0]
  402904:	ldr	w0, [sp, #404]
  402908:	add	w0, w0, #0x1
  40290c:	str	w0, [sp, #404]
  402910:	ldr	w1, [sp, #404]
  402914:	ldr	w0, [sp, #36]
  402918:	cmp	w1, w0
  40291c:	b.cc	4028f0 <ferror@plt+0xbc0>  // b.lo, b.ul, b.last
  402920:	ldr	w0, [sp, #36]
  402924:	ldr	x1, [sp, #40]
  402928:	add	x0, x1, x0
  40292c:	strb	wzr, [x0]
  402930:	b	402dc0 <ferror@plt+0x1090>
  402934:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402938:	add	x0, x0, #0x930
  40293c:	ldr	x0, [x0]
  402940:	add	x1, x0, #0x1
  402944:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402948:	add	x0, x0, #0x930
  40294c:	str	x1, [x0]
  402950:	add	x0, sp, #0x30
  402954:	str	x0, [sp, #384]
  402958:	ldr	x0, [sp, #384]
  40295c:	strb	wzr, [x0]
  402960:	str	xzr, [sp, #376]
  402964:	str	wzr, [sp, #372]
  402968:	ldr	x0, [sp, #408]
  40296c:	ldrb	w0, [x0, #36]
  402970:	and	w0, w0, #0x1
  402974:	and	w0, w0, #0xff
  402978:	cmp	w0, #0x0
  40297c:	b.eq	4029f0 <ferror@plt+0xcc0>  // b.none
  402980:	ldr	x0, [sp, #408]
  402984:	ldr	x0, [x0, #40]
  402988:	mov	x2, x0
  40298c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402990:	add	x1, x0, #0x8e0
  402994:	ldr	x0, [sp, #384]
  402998:	bl	401950 <sprintf@plt>
  40299c:	ldr	x0, [sp, #384]
  4029a0:	bl	401900 <strlen@plt>
  4029a4:	mov	x1, x0
  4029a8:	ldr	x0, [sp, #384]
  4029ac:	add	x0, x0, x1
  4029b0:	str	x0, [sp, #384]
  4029b4:	ldr	x0, [sp, #408]
  4029b8:	ldr	x1, [x0, #40]
  4029bc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4029c0:	add	x0, x0, #0x948
  4029c4:	str	x1, [x0]
  4029c8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4029cc:	add	x0, x0, #0x948
  4029d0:	ldr	x0, [x0]
  4029d4:	str	x0, [sp, #392]
  4029d8:	ldr	x0, [sp, #408]
  4029dc:	ldr	x0, [x0, #40]
  4029e0:	str	x0, [sp, #376]
  4029e4:	mov	w0, #0x1                   	// #1
  4029e8:	str	w0, [sp, #372]
  4029ec:	b	402a8c <ferror@plt+0xd5c>
  4029f0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4029f4:	add	x0, x0, #0x928
  4029f8:	ldr	w0, [x0]
  4029fc:	cmp	w0, #0x0
  402a00:	b.eq	402a8c <ferror@plt+0xd5c>  // b.none
  402a04:	ldr	x0, [sp, #408]
  402a08:	ldr	x0, [x0, #56]
  402a0c:	cmp	x0, #0x0
  402a10:	b.eq	402a8c <ferror@plt+0xd5c>  // b.none
  402a14:	ldr	x0, [sp, #408]
  402a18:	ldr	x1, [x0, #56]
  402a1c:	ldr	x0, [sp, #408]
  402a20:	ldr	x0, [x0]
  402a24:	cmp	x1, x0
  402a28:	b.ls	402a8c <ferror@plt+0xd5c>  // b.plast
  402a2c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402a30:	add	x0, x0, #0x948
  402a34:	ldr	x0, [x0]
  402a38:	mov	x2, x0
  402a3c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402a40:	add	x1, x0, #0x8e0
  402a44:	ldr	x0, [sp, #384]
  402a48:	bl	401950 <sprintf@plt>
  402a4c:	ldr	x0, [sp, #384]
  402a50:	bl	401900 <strlen@plt>
  402a54:	mov	x1, x0
  402a58:	ldr	x0, [sp, #384]
  402a5c:	add	x0, x0, x1
  402a60:	str	x0, [sp, #384]
  402a64:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402a68:	add	x0, x0, #0x948
  402a6c:	ldr	x0, [x0]
  402a70:	str	x0, [sp, #392]
  402a74:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402a78:	add	x0, x0, #0x948
  402a7c:	ldr	x0, [x0]
  402a80:	str	x0, [sp, #376]
  402a84:	mov	w0, #0x1                   	// #1
  402a88:	str	w0, [sp, #372]
  402a8c:	str	wzr, [sp, #404]
  402a90:	b	402b94 <ferror@plt+0xe64>
  402a94:	ldr	x1, [sp, #408]
  402a98:	ldr	w0, [sp, #404]
  402a9c:	add	x0, x0, #0x10
  402aa0:	lsl	x0, x0, #3
  402aa4:	add	x0, x1, x0
  402aa8:	ldr	x1, [x0, #8]
  402aac:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402ab0:	add	x0, x0, #0x948
  402ab4:	str	x1, [x0]
  402ab8:	ldr	w0, [sp, #372]
  402abc:	cmp	w0, #0x0
  402ac0:	b.ne	402ad0 <ferror@plt+0xda0>  // b.any
  402ac4:	str	xzr, [sp, #376]
  402ac8:	mov	w0, #0x1                   	// #1
  402acc:	str	w0, [sp, #372]
  402ad0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402ad4:	add	x0, x0, #0x948
  402ad8:	ldr	x0, [x0]
  402adc:	ldr	x1, [sp, #376]
  402ae0:	add	x0, x1, x0
  402ae4:	str	x0, [sp, #376]
  402ae8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402aec:	add	x0, x0, #0x928
  402af0:	ldr	w0, [x0]
  402af4:	cmp	w0, #0x0
  402af8:	b.eq	402b14 <ferror@plt+0xde4>  // b.none
  402afc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402b00:	add	x0, x0, #0x948
  402b04:	ldr	x0, [x0]
  402b08:	ldr	x1, [sp, #392]
  402b0c:	cmp	x1, x0
  402b10:	b.eq	402b84 <ferror@plt+0xe54>  // b.none
  402b14:	add	x0, sp, #0x30
  402b18:	ldr	x1, [sp, #384]
  402b1c:	cmp	x1, x0
  402b20:	b.ls	402b38 <ferror@plt+0xe08>  // b.plast
  402b24:	ldr	x0, [sp, #384]
  402b28:	add	x1, x0, #0x1
  402b2c:	str	x1, [sp, #384]
  402b30:	mov	w1, #0x2c                  	// #44
  402b34:	strb	w1, [x0]
  402b38:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402b3c:	add	x0, x0, #0x948
  402b40:	ldr	x0, [x0]
  402b44:	mov	x2, x0
  402b48:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402b4c:	add	x1, x0, #0x8e0
  402b50:	ldr	x0, [sp, #384]
  402b54:	bl	401950 <sprintf@plt>
  402b58:	ldr	x0, [sp, #384]
  402b5c:	bl	401900 <strlen@plt>
  402b60:	mov	x1, x0
  402b64:	ldr	x0, [sp, #384]
  402b68:	add	x0, x0, x1
  402b6c:	str	x0, [sp, #384]
  402b70:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402b74:	add	x0, x0, #0x948
  402b78:	ldr	x0, [x0]
  402b7c:	str	x0, [sp, #392]
  402b80:	b	402b88 <ferror@plt+0xe58>
  402b84:	nop
  402b88:	ldr	w0, [sp, #404]
  402b8c:	add	w0, w0, #0x1
  402b90:	str	w0, [sp, #404]
  402b94:	ldr	w0, [sp, #404]
  402b98:	cmp	w0, #0x9
  402b9c:	b.hi	402bc0 <ferror@plt+0xe90>  // b.pmore
  402ba0:	ldr	x1, [sp, #408]
  402ba4:	ldr	w0, [sp, #404]
  402ba8:	add	x0, x0, #0x6
  402bac:	lsl	x0, x0, #3
  402bb0:	add	x0, x1, x0
  402bb4:	ldr	x0, [x0, #8]
  402bb8:	cmp	x0, #0x0
  402bbc:	b.ne	402a94 <ferror@plt+0xd64>  // b.any
  402bc0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402bc4:	add	x0, x0, #0x928
  402bc8:	ldr	w0, [x0]
  402bcc:	cmp	w0, #0x0
  402bd0:	b.eq	402c34 <ferror@plt+0xf04>  // b.none
  402bd4:	add	x0, sp, #0x30
  402bd8:	ldr	x1, [sp, #384]
  402bdc:	cmp	x1, x0
  402be0:	b.ne	402c34 <ferror@plt+0xf04>  // b.any
  402be4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402be8:	add	x0, x0, #0x948
  402bec:	ldr	x0, [x0]
  402bf0:	mov	x2, x0
  402bf4:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402bf8:	add	x1, x0, #0x8e0
  402bfc:	ldr	x0, [sp, #384]
  402c00:	bl	401950 <sprintf@plt>
  402c04:	ldr	x0, [sp, #384]
  402c08:	bl	401900 <strlen@plt>
  402c0c:	mov	x1, x0
  402c10:	ldr	x0, [sp, #384]
  402c14:	add	x0, x0, x1
  402c18:	str	x0, [sp, #384]
  402c1c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402c20:	add	x0, x0, #0x948
  402c24:	ldr	x0, [x0]
  402c28:	str	x0, [sp, #376]
  402c2c:	mov	w0, #0x1                   	// #1
  402c30:	str	w0, [sp, #372]
  402c34:	ldr	w0, [sp, #372]
  402c38:	cmp	w0, #0x0
  402c3c:	b.ne	402c8c <ferror@plt+0xf5c>  // b.any
  402c40:	str	wzr, [sp, #368]
  402c44:	b	402c68 <ferror@plt+0xf38>
  402c48:	ldr	w0, [sp, #368]
  402c4c:	ldr	x1, [sp, #40]
  402c50:	add	x0, x1, x0
  402c54:	mov	w1, #0x20                  	// #32
  402c58:	strb	w1, [x0]
  402c5c:	ldr	w0, [sp, #368]
  402c60:	add	w0, w0, #0x1
  402c64:	str	w0, [sp, #368]
  402c68:	ldr	w1, [sp, #368]
  402c6c:	ldr	w0, [sp, #36]
  402c70:	cmp	w1, w0
  402c74:	b.cc	402c48 <ferror@plt+0xf18>  // b.lo, b.ul, b.last
  402c78:	ldr	w0, [sp, #36]
  402c7c:	ldr	x1, [sp, #40]
  402c80:	add	x0, x1, x0
  402c84:	strb	wzr, [x0]
  402c88:	b	402dc0 <ferror@plt+0x1090>
  402c8c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402c90:	add	x0, x0, #0x938
  402c94:	ldr	x0, [x0]
  402c98:	add	x1, x0, #0x1
  402c9c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402ca0:	add	x0, x0, #0x938
  402ca4:	str	x1, [x0]
  402ca8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402cac:	add	x0, x0, #0x250
  402cb0:	ldr	x0, [x0]
  402cb4:	ldr	x1, [sp, #376]
  402cb8:	cmp	x1, x0
  402cbc:	b.cs	402cec <ferror@plt+0xfbc>  // b.hs, b.nlast
  402cc0:	add	x2, sp, #0x30
  402cc4:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402cc8:	add	x1, x0, #0x8e8
  402ccc:	mov	x0, x2
  402cd0:	ldr	w2, [x1]
  402cd4:	str	w2, [x0]
  402cd8:	ldrh	w1, [x1, #4]
  402cdc:	strh	w1, [x0, #4]
  402ce0:	add	x0, sp, #0x30
  402ce4:	add	x0, x0, #0x5
  402ce8:	str	x0, [sp, #384]
  402cec:	ldr	x2, [sp, #384]
  402cf0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  402cf4:	add	x1, x0, #0x8f0
  402cf8:	mov	x0, x2
  402cfc:	ldr	w2, [x1]
  402d00:	str	w2, [x0]
  402d04:	ldrb	w1, [x1, #4]
  402d08:	strb	w1, [x0, #4]
  402d0c:	ldr	x0, [sp, #384]
  402d10:	add	x0, x0, #0x4
  402d14:	str	x0, [sp, #384]
  402d18:	add	x0, sp, #0x30
  402d1c:	ldr	x1, [sp, #384]
  402d20:	sub	x0, x1, x0
  402d24:	str	w0, [sp, #348]
  402d28:	ldr	w1, [sp, #348]
  402d2c:	ldr	w0, [sp, #36]
  402d30:	cmp	w1, w0
  402d34:	b.cc	402d64 <ferror@plt+0x1034>  // b.lo, b.ul, b.last
  402d38:	ldr	w1, [sp, #36]
  402d3c:	add	x0, sp, #0x30
  402d40:	mov	x2, x1
  402d44:	mov	x1, x0
  402d48:	ldr	x0, [sp, #40]
  402d4c:	bl	401c90 <strncpy@plt>
  402d50:	ldr	w0, [sp, #36]
  402d54:	ldr	x1, [sp, #40]
  402d58:	add	x0, x1, x0
  402d5c:	strb	wzr, [x0]
  402d60:	b	402dc0 <ferror@plt+0x1090>
  402d64:	ldr	w1, [sp, #36]
  402d68:	ldr	w0, [sp, #348]
  402d6c:	sub	x0, x1, x0
  402d70:	ldr	x1, [sp, #40]
  402d74:	add	x0, x1, x0
  402d78:	add	x1, sp, #0x30
  402d7c:	bl	401c30 <strcpy@plt>
  402d80:	str	wzr, [sp, #364]
  402d84:	b	402da8 <ferror@plt+0x1078>
  402d88:	ldr	w0, [sp, #364]
  402d8c:	ldr	x1, [sp, #40]
  402d90:	add	x0, x1, x0
  402d94:	mov	w1, #0x20                  	// #32
  402d98:	strb	w1, [x0]
  402d9c:	ldr	w0, [sp, #364]
  402da0:	add	w0, w0, #0x1
  402da4:	str	w0, [sp, #364]
  402da8:	ldr	w1, [sp, #36]
  402dac:	ldr	w0, [sp, #348]
  402db0:	sub	w0, w1, w0
  402db4:	ldr	w1, [sp, #364]
  402db8:	cmp	w1, w0
  402dbc:	b.cc	402d88 <ferror@plt+0x1058>  // b.lo, b.ul, b.last
  402dc0:	ldp	x29, x30, [sp], #416
  402dc4:	ret
  402dc8:	stp	x29, x30, [sp, #-64]!
  402dcc:	mov	x29, sp
  402dd0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402dd4:	add	x0, x0, #0xab0
  402dd8:	ldr	x0, [x0, #8]
  402ddc:	str	x0, [sp, #56]
  402de0:	b	402e84 <ferror@plt+0x1154>
  402de4:	ldr	x0, [sp, #56]
  402de8:	ldr	x0, [x0, #24]
  402dec:	cmp	x0, #0x0
  402df0:	b.eq	402e78 <ferror@plt+0x1148>  // b.none
  402df4:	ldr	x0, [sp, #56]
  402df8:	ldr	w1, [x0, #32]
  402dfc:	ldr	x0, [sp, #56]
  402e00:	ldr	x0, [x0, #24]
  402e04:	ldr	w0, [x0, #24]
  402e08:	cmp	w1, w0
  402e0c:	b.le	402e78 <ferror@plt+0x1148>
  402e10:	ldr	x0, [sp, #56]
  402e14:	ldr	x0, [x0]
  402e18:	mov	x1, x0
  402e1c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402e20:	add	x0, x0, #0xb88
  402e24:	bl	410220 <ferror@plt+0xe4f0>
  402e28:	cmp	x0, #0x0
  402e2c:	b.ne	402e64 <ferror@plt+0x1134>  // b.any
  402e30:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402e34:	add	x0, x0, #0xac8
  402e38:	ldr	w0, [x0, #192]
  402e3c:	cmp	w0, #0x0
  402e40:	b.ne	402e78 <ferror@plt+0x1148>  // b.any
  402e44:	ldr	x0, [sp, #56]
  402e48:	ldr	x0, [x0]
  402e4c:	mov	x1, x0
  402e50:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402e54:	add	x0, x0, #0xba0
  402e58:	bl	410220 <ferror@plt+0xe4f0>
  402e5c:	cmp	x0, #0x0
  402e60:	b.ne	402e78 <ferror@plt+0x1148>  // b.any
  402e64:	ldr	x0, [sp, #56]
  402e68:	ldr	x0, [x0, #24]
  402e6c:	ldr	x1, [sp, #56]
  402e70:	ldr	w1, [x1, #32]
  402e74:	str	w1, [x0, #24]
  402e78:	ldr	x0, [sp, #56]
  402e7c:	add	x0, x0, #0x158
  402e80:	str	x0, [sp, #56]
  402e84:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402e88:	add	x0, x0, #0xab0
  402e8c:	ldr	x0, [x0, #16]
  402e90:	ldr	x1, [sp, #56]
  402e94:	cmp	x1, x0
  402e98:	b.cc	402de4 <ferror@plt+0x10b4>  // b.lo, b.ul, b.last
  402e9c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402ea0:	add	x0, x0, #0x5f8
  402ea4:	ldr	x0, [x0]
  402ea8:	str	x0, [sp, #48]
  402eac:	b	402f14 <ferror@plt+0x11e4>
  402eb0:	ldr	x0, [sp, #48]
  402eb4:	ldr	w0, [x0, #24]
  402eb8:	cmp	w0, #0x0
  402ebc:	b.le	402f08 <ferror@plt+0x11d8>
  402ec0:	ldr	x0, [sp, #48]
  402ec4:	ldr	w0, [x0, #24]
  402ec8:	sxtw	x0, w0
  402ecc:	lsl	x0, x0, #3
  402ed0:	bl	401a90 <xmalloc@plt>
  402ed4:	mov	x1, x0
  402ed8:	ldr	x0, [sp, #48]
  402edc:	str	x1, [x0, #32]
  402ee0:	ldr	x0, [sp, #48]
  402ee4:	ldr	x3, [x0, #32]
  402ee8:	ldr	x0, [sp, #48]
  402eec:	ldr	w0, [x0, #24]
  402ef0:	sxtw	x0, w0
  402ef4:	lsl	x0, x0, #3
  402ef8:	mov	x2, x0
  402efc:	mov	w1, #0x0                   	// #0
  402f00:	mov	x0, x3
  402f04:	bl	401a80 <memset@plt>
  402f08:	ldr	x0, [sp, #48]
  402f0c:	ldr	x0, [x0]
  402f10:	str	x0, [sp, #48]
  402f14:	ldr	x0, [sp, #48]
  402f18:	cmp	x0, #0x0
  402f1c:	b.ne	402eb0 <ferror@plt+0x1180>  // b.any
  402f20:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402f24:	add	x0, x0, #0xab0
  402f28:	ldr	x0, [x0, #8]
  402f2c:	str	x0, [sp, #56]
  402f30:	b	4030f0 <ferror@plt+0x13c0>
  402f34:	ldr	x0, [sp, #56]
  402f38:	ldr	x0, [x0, #24]
  402f3c:	cmp	x0, #0x0
  402f40:	b.eq	4030e4 <ferror@plt+0x13b4>  // b.none
  402f44:	ldr	x0, [sp, #56]
  402f48:	ldr	x0, [x0, #24]
  402f4c:	ldr	w0, [x0, #24]
  402f50:	cmp	w0, #0x0
  402f54:	b.eq	4030e4 <ferror@plt+0x13b4>  // b.none
  402f58:	ldr	x0, [sp, #56]
  402f5c:	ldr	x0, [x0]
  402f60:	mov	x1, x0
  402f64:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402f68:	add	x0, x0, #0xb88
  402f6c:	bl	410220 <ferror@plt+0xe4f0>
  402f70:	cmp	x0, #0x0
  402f74:	b.ne	402fac <ferror@plt+0x127c>  // b.any
  402f78:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402f7c:	add	x0, x0, #0xac8
  402f80:	ldr	w0, [x0, #192]
  402f84:	cmp	w0, #0x0
  402f88:	b.ne	4030e4 <ferror@plt+0x13b4>  // b.any
  402f8c:	ldr	x0, [sp, #56]
  402f90:	ldr	x0, [x0]
  402f94:	mov	x1, x0
  402f98:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  402f9c:	add	x0, x0, #0xba0
  402fa0:	bl	410220 <ferror@plt+0xe4f0>
  402fa4:	cmp	x0, #0x0
  402fa8:	b.ne	4030e4 <ferror@plt+0x13b4>  // b.any
  402fac:	ldr	x0, [sp, #56]
  402fb0:	ldr	x0, [x0, #24]
  402fb4:	ldr	x2, [x0, #16]
  402fb8:	ldr	x0, [sp, #56]
  402fbc:	ldr	x1, [x0, #40]
  402fc0:	ldr	x0, [sp, #56]
  402fc4:	ldr	x0, [x0, #24]
  402fc8:	add	x1, x2, x1
  402fcc:	str	x1, [x0, #16]
  402fd0:	ldr	x0, [sp, #56]
  402fd4:	ldr	x0, [x0, #24]
  402fd8:	ldr	x1, [x0, #32]
  402fdc:	ldr	x0, [sp, #56]
  402fe0:	ldr	w0, [x0, #32]
  402fe4:	sxtw	x0, w0
  402fe8:	lsl	x0, x0, #3
  402fec:	sub	x0, x0, #0x8
  402ff0:	add	x0, x1, x0
  402ff4:	ldr	x0, [x0]
  402ff8:	str	x0, [sp, #24]
  402ffc:	ldr	x0, [sp, #24]
  403000:	cmp	x0, #0x0
  403004:	b.ne	403038 <ferror@plt+0x1308>  // b.any
  403008:	ldr	x0, [sp, #56]
  40300c:	ldr	x0, [x0, #24]
  403010:	ldr	x1, [x0, #32]
  403014:	ldr	x0, [sp, #56]
  403018:	ldr	w0, [x0, #32]
  40301c:	sxtw	x0, w0
  403020:	lsl	x0, x0, #3
  403024:	sub	x0, x0, #0x8
  403028:	add	x0, x1, x0
  40302c:	ldr	x1, [sp, #56]
  403030:	str	x1, [x0]
  403034:	b	4030e4 <ferror@plt+0x13b4>
  403038:	ldr	x0, [sp, #24]
  40303c:	ldr	x0, [x0]
  403040:	cmp	x0, #0x0
  403044:	b.ne	403068 <ferror@plt+0x1338>  // b.any
  403048:	ldr	x0, [sp, #24]
  40304c:	ldr	x1, [x0, #40]
  403050:	ldr	x0, [sp, #56]
  403054:	ldr	x0, [x0, #40]
  403058:	add	x1, x1, x0
  40305c:	ldr	x0, [sp, #24]
  403060:	str	x1, [x0, #40]
  403064:	b	4030e4 <ferror@plt+0x13b4>
  403068:	mov	x0, #0x158                 	// #344
  40306c:	bl	401a90 <xmalloc@plt>
  403070:	str	x0, [sp, #16]
  403074:	ldr	x1, [sp, #16]
  403078:	ldr	x0, [sp, #24]
  40307c:	mov	x3, x1
  403080:	mov	x1, x0
  403084:	mov	x0, #0x158                 	// #344
  403088:	mov	x2, x0
  40308c:	mov	x0, x3
  403090:	bl	4018c0 <memcpy@plt>
  403094:	ldr	x0, [sp, #16]
  403098:	str	xzr, [x0]
  40309c:	ldr	x0, [sp, #16]
  4030a0:	ldr	x1, [x0, #40]
  4030a4:	ldr	x0, [sp, #56]
  4030a8:	ldr	x0, [x0, #40]
  4030ac:	add	x1, x1, x0
  4030b0:	ldr	x0, [sp, #16]
  4030b4:	str	x1, [x0, #40]
  4030b8:	ldr	x0, [sp, #56]
  4030bc:	ldr	x0, [x0, #24]
  4030c0:	ldr	x1, [x0, #32]
  4030c4:	ldr	x0, [sp, #56]
  4030c8:	ldr	w0, [x0, #32]
  4030cc:	sxtw	x0, w0
  4030d0:	lsl	x0, x0, #3
  4030d4:	sub	x0, x0, #0x8
  4030d8:	add	x0, x1, x0
  4030dc:	ldr	x1, [sp, #16]
  4030e0:	str	x1, [x0]
  4030e4:	ldr	x0, [sp, #56]
  4030e8:	add	x0, x0, #0x158
  4030ec:	str	x0, [sp, #56]
  4030f0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4030f4:	add	x0, x0, #0xab0
  4030f8:	ldr	x0, [x0, #16]
  4030fc:	ldr	x1, [sp, #56]
  403100:	cmp	x1, x0
  403104:	b.cc	402f34 <ferror@plt+0x1204>  // b.lo, b.ul, b.last
  403108:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40310c:	add	x0, x0, #0x5f8
  403110:	ldr	x0, [x0]
  403114:	str	x0, [sp, #48]
  403118:	b	403484 <ferror@plt+0x1754>
  40311c:	ldr	x0, [sp, #48]
  403120:	ldr	w0, [x0, #24]
  403124:	cmp	w0, #0x0
  403128:	b.eq	40346c <ferror@plt+0x173c>  // b.none
  40312c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403130:	add	x0, x0, #0x270
  403134:	ldr	w0, [x0]
  403138:	cmp	w0, #0x0
  40313c:	b.eq	403150 <ferror@plt+0x1420>  // b.none
  403140:	ldr	x0, [sp, #48]
  403144:	ldr	x0, [x0, #16]
  403148:	cmp	x0, #0x0
  40314c:	b.eq	40346c <ferror@plt+0x173c>  // b.none
  403150:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403154:	add	x0, x0, #0x938
  403158:	str	xzr, [x0]
  40315c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403160:	add	x0, x0, #0x938
  403164:	ldr	x1, [x0]
  403168:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40316c:	add	x0, x0, #0x930
  403170:	str	x1, [x0]
  403174:	ldr	x3, [sp, #48]
  403178:	adrp	x0, 402000 <ferror@plt+0x2d0>
  40317c:	add	x2, x0, #0x87c
  403180:	mov	w1, #0x10                  	// #16
  403184:	ldr	x0, [sp, #48]
  403188:	bl	40f314 <ferror@plt+0xd5e4>
  40318c:	str	x0, [sp, #32]
  403190:	ldr	x0, [sp, #32]
  403194:	cmp	x0, #0x0
  403198:	b.eq	403474 <ferror@plt+0x1744>  // b.none
  40319c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4031a0:	add	x0, x0, #0x258
  4031a4:	ldr	w0, [x0]
  4031a8:	cmp	w0, #0x0
  4031ac:	b.le	4032bc <ferror@plt+0x158c>
  4031b0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4031b4:	add	x1, x0, #0x8f8
  4031b8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4031bc:	add	x0, x0, #0x820
  4031c0:	bl	401bc0 <dgettext@plt>
  4031c4:	mov	x1, x0
  4031c8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4031cc:	add	x0, x0, #0x258
  4031d0:	ldr	w0, [x0]
  4031d4:	mov	w2, w0
  4031d8:	ldr	x0, [sp, #32]
  4031dc:	bl	401d10 <fprintf@plt>
  4031e0:	ldr	x0, [sp, #48]
  4031e4:	ldr	x4, [x0, #32]
  4031e8:	ldr	x0, [sp, #48]
  4031ec:	ldr	w0, [x0, #24]
  4031f0:	sxtw	x1, w0
  4031f4:	adrp	x0, 401000 <memcpy@plt-0x8c0>
  4031f8:	add	x3, x0, #0xf4c
  4031fc:	mov	x2, #0x8                   	// #8
  403200:	mov	x0, x4
  403204:	bl	401990 <qsort@plt>
  403208:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40320c:	add	x0, x0, #0x258
  403210:	ldr	w0, [x0]
  403214:	str	w0, [sp, #40]
  403218:	ldr	x0, [sp, #48]
  40321c:	ldr	w0, [x0, #24]
  403220:	ldr	w1, [sp, #40]
  403224:	cmp	w1, w0
  403228:	b.le	403238 <ferror@plt+0x1508>
  40322c:	ldr	x0, [sp, #48]
  403230:	ldr	w0, [x0, #24]
  403234:	str	w0, [sp, #40]
  403238:	str	wzr, [sp, #44]
  40323c:	b	4032ac <ferror@plt+0x157c>
  403240:	ldr	x0, [sp, #48]
  403244:	ldr	x1, [x0, #32]
  403248:	ldrsw	x0, [sp, #44]
  40324c:	lsl	x0, x0, #3
  403250:	add	x0, x1, x0
  403254:	ldr	x0, [x0]
  403258:	str	x0, [sp, #56]
  40325c:	ldr	x0, [sp, #56]
  403260:	cmp	x0, #0x0
  403264:	b.eq	4032bc <ferror@plt+0x158c>  // b.none
  403268:	ldr	x0, [sp, #56]
  40326c:	ldr	x0, [x0, #40]
  403270:	cmp	x0, #0x0
  403274:	b.eq	4032bc <ferror@plt+0x158c>  // b.none
  403278:	ldr	x0, [sp, #56]
  40327c:	ldr	w1, [x0, #32]
  403280:	ldr	x0, [sp, #56]
  403284:	ldr	x0, [x0, #40]
  403288:	mov	x3, x0
  40328c:	mov	w2, w1
  403290:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403294:	add	x1, x0, #0x920
  403298:	ldr	x0, [sp, #32]
  40329c:	bl	401d10 <fprintf@plt>
  4032a0:	ldr	w0, [sp, #44]
  4032a4:	add	w0, w0, #0x1
  4032a8:	str	w0, [sp, #44]
  4032ac:	ldr	w1, [sp, #44]
  4032b0:	ldr	w0, [sp, #40]
  4032b4:	cmp	w1, w0
  4032b8:	b.lt	403240 <ferror@plt+0x1510>  // b.tstop
  4032bc:	ldr	x0, [sp, #48]
  4032c0:	ldr	x0, [x0, #32]
  4032c4:	bl	401bd0 <free@plt>
  4032c8:	ldr	x0, [sp, #48]
  4032cc:	str	xzr, [x0, #32]
  4032d0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4032d4:	add	x1, x0, #0x930
  4032d8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4032dc:	add	x0, x0, #0x820
  4032e0:	bl	401bc0 <dgettext@plt>
  4032e4:	mov	x1, x0
  4032e8:	ldr	x0, [sp, #32]
  4032ec:	bl	401d10 <fprintf@plt>
  4032f0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4032f4:	add	x1, x0, #0x948
  4032f8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4032fc:	add	x0, x0, #0x820
  403300:	bl	401bc0 <dgettext@plt>
  403304:	mov	x1, x0
  403308:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40330c:	add	x0, x0, #0x930
  403310:	ldr	x0, [x0]
  403314:	mov	x2, x0
  403318:	ldr	x0, [sp, #32]
  40331c:	bl	401d10 <fprintf@plt>
  403320:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403324:	add	x1, x0, #0x970
  403328:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40332c:	add	x0, x0, #0x820
  403330:	bl	401bc0 <dgettext@plt>
  403334:	mov	x1, x0
  403338:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40333c:	add	x0, x0, #0x938
  403340:	ldr	x0, [x0]
  403344:	mov	x2, x0
  403348:	ldr	x0, [sp, #32]
  40334c:	bl	401d10 <fprintf@plt>
  403350:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403354:	add	x1, x0, #0x988
  403358:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40335c:	add	x0, x0, #0x820
  403360:	bl	401bc0 <dgettext@plt>
  403364:	mov	x1, x0
  403368:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40336c:	add	x0, x0, #0x930
  403370:	ldr	x0, [x0]
  403374:	cmp	x0, #0x0
  403378:	b.eq	4033b0 <ferror@plt+0x1680>  // b.none
  40337c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403380:	add	x0, x0, #0x938
  403384:	ldr	d0, [x0]
  403388:	scvtf	d0, d0
  40338c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  403390:	fmov	d1, x0
  403394:	fmul	d1, d0, d1
  403398:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40339c:	add	x0, x0, #0x930
  4033a0:	ldr	d0, [x0]
  4033a4:	scvtf	d0, d0
  4033a8:	fdiv	d0, d1, d0
  4033ac:	b	4033b8 <ferror@plt+0x1688>
  4033b0:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4033b4:	fmov	d0, x0
  4033b8:	ldr	x0, [sp, #32]
  4033bc:	bl	401d10 <fprintf@plt>
  4033c0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4033c4:	add	x1, x0, #0x9b0
  4033c8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4033cc:	add	x0, x0, #0x820
  4033d0:	bl	401bc0 <dgettext@plt>
  4033d4:	mov	x1, x0
  4033d8:	ldr	x0, [sp, #48]
  4033dc:	ldr	x0, [x0, #16]
  4033e0:	mov	x2, x0
  4033e4:	ldr	x0, [sp, #32]
  4033e8:	bl	401d10 <fprintf@plt>
  4033ec:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4033f0:	add	x1, x0, #0x9e0
  4033f4:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4033f8:	add	x0, x0, #0x820
  4033fc:	bl	401bc0 <dgettext@plt>
  403400:	mov	x1, x0
  403404:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403408:	add	x0, x0, #0x930
  40340c:	ldr	x0, [x0]
  403410:	cmp	x0, #0x0
  403414:	b.eq	40343c <ferror@plt+0x170c>  // b.none
  403418:	ldr	x0, [sp, #48]
  40341c:	ldr	d0, [x0, #16]
  403420:	ucvtf	d1, d0
  403424:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403428:	add	x0, x0, #0x930
  40342c:	ldr	d0, [x0]
  403430:	scvtf	d0, d0
  403434:	fdiv	d0, d1, d0
  403438:	b	403440 <ferror@plt+0x1710>
  40343c:	movi	d0, #0x0
  403440:	ldr	x0, [sp, #32]
  403444:	bl	401d10 <fprintf@plt>
  403448:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40344c:	add	x0, x0, #0x910
  403450:	ldr	x0, [x0]
  403454:	ldr	x1, [sp, #32]
  403458:	cmp	x1, x0
  40345c:	b.eq	403478 <ferror@plt+0x1748>  // b.none
  403460:	ldr	x0, [sp, #32]
  403464:	bl	4019c0 <fclose@plt>
  403468:	b	403478 <ferror@plt+0x1748>
  40346c:	nop
  403470:	b	403478 <ferror@plt+0x1748>
  403474:	nop
  403478:	ldr	x0, [sp, #48]
  40347c:	ldr	x0, [x0]
  403480:	str	x0, [sp, #48]
  403484:	ldr	x0, [sp, #48]
  403488:	cmp	x0, #0x0
  40348c:	b.ne	40311c <ferror@plt+0x13ec>  // b.any
  403490:	nop
  403494:	nop
  403498:	ldp	x29, x30, [sp], #64
  40349c:	ret
  4034a0:	stp	x29, x30, [sp, #-64]!
  4034a4:	mov	x29, sp
  4034a8:	str	x0, [sp, #40]
  4034ac:	str	x1, [sp, #32]
  4034b0:	str	x2, [sp, #24]
  4034b4:	ldr	x1, [sp, #40]
  4034b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4034bc:	add	x0, x0, #0xab0
  4034c0:	bl	410220 <ferror@plt+0xe4f0>
  4034c4:	str	x0, [sp, #48]
  4034c8:	ldr	x1, [sp, #32]
  4034cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4034d0:	add	x0, x0, #0xab0
  4034d4:	bl	410220 <ferror@plt+0xe4f0>
  4034d8:	str	x0, [sp, #56]
  4034dc:	ldr	x0, [sp, #56]
  4034e0:	cmp	x0, #0x0
  4034e4:	b.eq	403614 <ferror@plt+0x18e4>  // b.none
  4034e8:	ldr	x0, [sp, #48]
  4034ec:	cmp	x0, #0x0
  4034f0:	b.eq	403614 <ferror@plt+0x18e4>  // b.none
  4034f4:	b	403504 <ferror@plt+0x17d4>
  4034f8:	ldr	x0, [sp, #56]
  4034fc:	sub	x0, x0, #0x158
  403500:	str	x0, [sp, #56]
  403504:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403508:	add	x0, x0, #0xab0
  40350c:	ldr	x0, [x0, #8]
  403510:	ldr	x1, [sp, #56]
  403514:	cmp	x1, x0
  403518:	b.cc	403534 <ferror@plt+0x1804>  // b.lo, b.ul, b.last
  40351c:	ldr	x0, [sp, #56]
  403520:	ldrb	w0, [x0, #36]
  403524:	and	w0, w0, #0x1
  403528:	and	w0, w0, #0xff
  40352c:	cmp	w0, #0x0
  403530:	b.eq	4034f8 <ferror@plt+0x17c8>  // b.none
  403534:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403538:	add	x0, x0, #0xab0
  40353c:	ldr	x0, [x0, #8]
  403540:	ldr	x1, [sp, #56]
  403544:	cmp	x1, x0
  403548:	b.cc	40361c <ferror@plt+0x18ec>  // b.lo, b.ul, b.last
  40354c:	ldr	x2, [sp, #56]
  403550:	ldr	x1, [sp, #48]
  403554:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403558:	add	x0, x0, #0xaf8
  40355c:	bl	4110f4 <ferror@plt+0xf3c4>
  403560:	cmp	w0, #0x0
  403564:	b.ne	403598 <ferror@plt+0x1868>  // b.any
  403568:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40356c:	add	x0, x0, #0xac8
  403570:	ldr	w0, [x0, #48]
  403574:	cmp	w0, #0x0
  403578:	b.ne	403620 <ferror@plt+0x18f0>  // b.any
  40357c:	ldr	x2, [sp, #56]
  403580:	ldr	x1, [sp, #48]
  403584:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403588:	add	x0, x0, #0xb10
  40358c:	bl	4110f4 <ferror@plt+0xf3c4>
  403590:	cmp	w0, #0x0
  403594:	b.ne	403620 <ferror@plt+0x18f0>  // b.any
  403598:	ldr	x0, [sp, #56]
  40359c:	ldr	x1, [x0, #40]
  4035a0:	ldr	x0, [sp, #24]
  4035a4:	add	x1, x1, x0
  4035a8:	ldr	x0, [sp, #56]
  4035ac:	str	x1, [x0, #40]
  4035b0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4035b4:	add	x0, x0, #0x5a0
  4035b8:	ldr	w0, [x0]
  4035bc:	and	w0, w0, #0x10
  4035c0:	cmp	w0, #0x0
  4035c4:	b.eq	403600 <ferror@plt+0x18d0>  // b.none
  4035c8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4035cc:	add	x1, x0, #0xa08
  4035d0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4035d4:	add	x0, x0, #0xa40
  4035d8:	bl	401bc0 <dgettext@plt>
  4035dc:	mov	x4, x0
  4035e0:	ldr	x0, [sp, #48]
  4035e4:	ldr	x1, [x0, #16]
  4035e8:	ldr	x0, [sp, #56]
  4035ec:	ldr	x0, [x0, #16]
  4035f0:	ldr	x3, [sp, #24]
  4035f4:	mov	x2, x0
  4035f8:	mov	x0, x4
  4035fc:	bl	401cb0 <printf@plt>
  403600:	ldr	x2, [sp, #24]
  403604:	ldr	x1, [sp, #56]
  403608:	ldr	x0, [sp, #48]
  40360c:	bl	4039a0 <ferror@plt+0x1c70>
  403610:	b	403620 <ferror@plt+0x18f0>
  403614:	nop
  403618:	b	403620 <ferror@plt+0x18f0>
  40361c:	nop
  403620:	ldp	x29, x30, [sp], #64
  403624:	ret
  403628:	stp	x29, x30, [sp, #-80]!
  40362c:	mov	x29, sp
  403630:	str	x19, [sp, #16]
  403634:	str	x0, [sp, #40]
  403638:	str	x1, [sp, #32]
  40363c:	add	x0, sp, #0x48
  403640:	mov	x1, x0
  403644:	ldr	x0, [sp, #40]
  403648:	bl	40ac9c <ferror@plt+0x8f6c>
  40364c:	cmp	w0, #0x0
  403650:	b.ne	403684 <ferror@plt+0x1954>  // b.any
  403654:	add	x0, sp, #0x40
  403658:	mov	x1, x0
  40365c:	ldr	x0, [sp, #40]
  403660:	bl	40ac9c <ferror@plt+0x8f6c>
  403664:	cmp	w0, #0x0
  403668:	b.ne	403684 <ferror@plt+0x1954>  // b.any
  40366c:	add	x0, sp, #0x3c
  403670:	mov	x1, x0
  403674:	ldr	x0, [sp, #40]
  403678:	bl	40abcc <ferror@plt+0x8e9c>
  40367c:	cmp	w0, #0x0
  403680:	b.eq	4036cc <ferror@plt+0x199c>  // b.none
  403684:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403688:	add	x0, x0, #0x8f8
  40368c:	ldr	x19, [x0]
  403690:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403694:	add	x1, x0, #0xa48
  403698:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40369c:	add	x0, x0, #0xa40
  4036a0:	bl	401bc0 <dgettext@plt>
  4036a4:	mov	x1, x0
  4036a8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4036ac:	add	x0, x0, #0xa90
  4036b0:	ldr	x0, [x0]
  4036b4:	ldr	x3, [sp, #32]
  4036b8:	mov	x2, x0
  4036bc:	mov	x0, x19
  4036c0:	bl	401d10 <fprintf@plt>
  4036c4:	mov	w0, #0x1                   	// #1
  4036c8:	bl	40d4e0 <ferror@plt+0xb7b0>
  4036cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4036d0:	add	x0, x0, #0x5a0
  4036d4:	ldr	w0, [x0]
  4036d8:	and	w0, w0, #0x40
  4036dc:	cmp	w0, #0x0
  4036e0:	b.eq	40370c <ferror@plt+0x19dc>  // b.none
  4036e4:	ldr	x0, [sp, #72]
  4036e8:	ldr	x1, [sp, #64]
  4036ec:	ldr	w2, [sp, #60]
  4036f0:	mov	w2, w2
  4036f4:	mov	x3, x2
  4036f8:	mov	x2, x1
  4036fc:	mov	x1, x0
  403700:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403704:	add	x0, x0, #0xa68
  403708:	bl	401cb0 <printf@plt>
  40370c:	ldr	x0, [sp, #72]
  403710:	ldr	x1, [sp, #64]
  403714:	ldr	w2, [sp, #60]
  403718:	mov	w2, w2
  40371c:	bl	4034a0 <ferror@plt+0x1770>
  403720:	nop
  403724:	ldr	x19, [sp, #16]
  403728:	ldp	x29, x30, [sp], #80
  40372c:	ret
  403730:	stp	x29, x30, [sp, #-48]!
  403734:	mov	x29, sp
  403738:	str	x0, [sp, #24]
  40373c:	str	x1, [sp, #16]
  403740:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403744:	add	x0, x0, #0xab0
  403748:	ldr	x0, [x0, #8]
  40374c:	str	x0, [sp, #32]
  403750:	b	403850 <ferror@plt+0x1b20>
  403754:	ldr	x0, [sp, #32]
  403758:	ldr	x0, [x0, #336]
  40375c:	str	x0, [sp, #40]
  403760:	b	403838 <ferror@plt+0x1b08>
  403764:	mov	w1, #0x1                   	// #1
  403768:	ldr	x0, [sp, #24]
  40376c:	bl	40aefc <ferror@plt+0x91cc>
  403770:	cmp	w0, #0x0
  403774:	b.ne	4037d4 <ferror@plt+0x1aa4>  // b.any
  403778:	ldr	x0, [sp, #40]
  40377c:	ldr	x0, [x0]
  403780:	ldr	x0, [x0]
  403784:	mov	x1, x0
  403788:	ldr	x0, [sp, #24]
  40378c:	bl	40ae80 <ferror@plt+0x9150>
  403790:	cmp	w0, #0x0
  403794:	b.ne	4037d4 <ferror@plt+0x1aa4>  // b.any
  403798:	ldr	x0, [sp, #40]
  40379c:	ldr	x0, [x0, #8]
  4037a0:	ldr	x0, [x0]
  4037a4:	mov	x1, x0
  4037a8:	ldr	x0, [sp, #24]
  4037ac:	bl	40ae80 <ferror@plt+0x9150>
  4037b0:	cmp	w0, #0x0
  4037b4:	b.ne	4037d4 <ferror@plt+0x1aa4>  // b.any
  4037b8:	ldr	x0, [sp, #40]
  4037bc:	ldr	x0, [x0, #16]
  4037c0:	mov	w1, w0
  4037c4:	ldr	x0, [sp, #24]
  4037c8:	bl	40adbc <ferror@plt+0x908c>
  4037cc:	cmp	w0, #0x0
  4037d0:	b.eq	4037e4 <ferror@plt+0x1ab4>  // b.none
  4037d4:	ldr	x0, [sp, #16]
  4037d8:	bl	401930 <perror@plt>
  4037dc:	mov	w0, #0x1                   	// #1
  4037e0:	bl	40d4e0 <ferror@plt+0xb7b0>
  4037e4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4037e8:	add	x0, x0, #0x5a0
  4037ec:	ldr	w0, [x0]
  4037f0:	and	w0, w0, #0x40
  4037f4:	cmp	w0, #0x0
  4037f8:	b.eq	40382c <ferror@plt+0x1afc>  // b.none
  4037fc:	ldr	x0, [sp, #40]
  403800:	ldr	x0, [x0]
  403804:	ldr	x1, [x0]
  403808:	ldr	x0, [sp, #40]
  40380c:	ldr	x0, [x0, #8]
  403810:	ldr	x2, [x0]
  403814:	ldr	x0, [sp, #40]
  403818:	ldr	x0, [x0, #16]
  40381c:	mov	x3, x0
  403820:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403824:	add	x0, x0, #0xaa0
  403828:	bl	401cb0 <printf@plt>
  40382c:	ldr	x0, [sp, #40]
  403830:	ldr	x0, [x0, #48]
  403834:	str	x0, [sp, #40]
  403838:	ldr	x0, [sp, #40]
  40383c:	cmp	x0, #0x0
  403840:	b.ne	403764 <ferror@plt+0x1a34>  // b.any
  403844:	ldr	x0, [sp, #32]
  403848:	add	x0, x0, #0x158
  40384c:	str	x0, [sp, #32]
  403850:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403854:	add	x0, x0, #0xab0
  403858:	ldr	x0, [x0, #16]
  40385c:	ldr	x1, [sp, #32]
  403860:	cmp	x1, x0
  403864:	b.cc	403754 <ferror@plt+0x1a24>  // b.lo, b.ul, b.last
  403868:	nop
  40386c:	nop
  403870:	ldp	x29, x30, [sp], #48
  403874:	ret
  403878:	stp	x29, x30, [sp, #-48]!
  40387c:	mov	x29, sp
  403880:	str	x0, [sp, #24]
  403884:	str	x1, [sp, #16]
  403888:	ldr	x0, [sp, #24]
  40388c:	cmp	x0, #0x0
  403890:	b.eq	4038a0 <ferror@plt+0x1b70>  // b.none
  403894:	ldr	x0, [sp, #16]
  403898:	cmp	x0, #0x0
  40389c:	b.ne	4038b4 <ferror@plt+0x1b84>  // b.any
  4038a0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4038a4:	add	x0, x0, #0xad8
  4038a8:	bl	401b60 <puts@plt>
  4038ac:	mov	x0, #0x0                   	// #0
  4038b0:	b	403998 <ferror@plt+0x1c68>
  4038b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4038b8:	add	x0, x0, #0x5a0
  4038bc:	ldr	w0, [x0]
  4038c0:	and	w0, w0, #0x200
  4038c4:	cmp	w0, #0x0
  4038c8:	b.eq	4038ec <ferror@plt+0x1bbc>  // b.none
  4038cc:	ldr	x0, [sp, #24]
  4038d0:	ldr	x1, [x0, #16]
  4038d4:	ldr	x0, [sp, #16]
  4038d8:	ldr	x0, [x0, #16]
  4038dc:	mov	x2, x0
  4038e0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4038e4:	add	x0, x0, #0xb00
  4038e8:	bl	401cb0 <printf@plt>
  4038ec:	ldr	x0, [sp, #24]
  4038f0:	ldr	x0, [x0, #336]
  4038f4:	str	x0, [sp, #40]
  4038f8:	b	403988 <ferror@plt+0x1c58>
  4038fc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403900:	add	x0, x0, #0x5a0
  403904:	ldr	w0, [x0]
  403908:	and	w0, w0, #0x200
  40390c:	cmp	w0, #0x0
  403910:	b.eq	40393c <ferror@plt+0x1c0c>  // b.none
  403914:	ldr	x0, [sp, #40]
  403918:	ldr	x0, [x0]
  40391c:	ldr	x1, [x0, #16]
  403920:	ldr	x0, [sp, #40]
  403924:	ldr	x0, [x0, #8]
  403928:	ldr	x0, [x0, #16]
  40392c:	mov	x2, x0
  403930:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403934:	add	x0, x0, #0xb28
  403938:	bl	401cb0 <printf@plt>
  40393c:	ldr	x0, [sp, #16]
  403940:	ldr	x1, [x0]
  403944:	ldr	x0, [sp, #40]
  403948:	ldr	x0, [x0, #8]
  40394c:	ldr	x0, [x0]
  403950:	cmp	x1, x0
  403954:	b.cc	40397c <ferror@plt+0x1c4c>  // b.lo, b.ul, b.last
  403958:	ldr	x0, [sp, #16]
  40395c:	ldr	x1, [x0, #8]
  403960:	ldr	x0, [sp, #40]
  403964:	ldr	x0, [x0, #8]
  403968:	ldr	x0, [x0, #8]
  40396c:	cmp	x1, x0
  403970:	b.hi	40397c <ferror@plt+0x1c4c>  // b.pmore
  403974:	ldr	x0, [sp, #40]
  403978:	b	403998 <ferror@plt+0x1c68>
  40397c:	ldr	x0, [sp, #40]
  403980:	ldr	x0, [x0, #48]
  403984:	str	x0, [sp, #40]
  403988:	ldr	x0, [sp, #40]
  40398c:	cmp	x0, #0x0
  403990:	b.ne	4038fc <ferror@plt+0x1bcc>  // b.any
  403994:	mov	x0, #0x0                   	// #0
  403998:	ldp	x29, x30, [sp], #48
  40399c:	ret
  4039a0:	stp	x29, x30, [sp, #-64]!
  4039a4:	mov	x29, sp
  4039a8:	str	x0, [sp, #40]
  4039ac:	str	x1, [sp, #32]
  4039b0:	str	x2, [sp, #24]
  4039b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4039b8:	add	x0, x0, #0x5a0
  4039bc:	ldr	w0, [x0]
  4039c0:	and	w0, w0, #0x10
  4039c4:	cmp	w0, #0x0
  4039c8:	b.eq	4039f4 <ferror@plt+0x1cc4>  // b.none
  4039cc:	ldr	x0, [sp, #40]
  4039d0:	ldr	x1, [x0, #16]
  4039d4:	ldr	x0, [sp, #32]
  4039d8:	ldr	x0, [x0, #16]
  4039dc:	mov	x3, x0
  4039e0:	mov	x2, x1
  4039e4:	ldr	x1, [sp, #24]
  4039e8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4039ec:	add	x0, x0, #0xb50
  4039f0:	bl	401cb0 <printf@plt>
  4039f4:	ldr	x1, [sp, #32]
  4039f8:	ldr	x0, [sp, #40]
  4039fc:	bl	403878 <ferror@plt+0x1b48>
  403a00:	str	x0, [sp, #56]
  403a04:	ldr	x0, [sp, #56]
  403a08:	cmp	x0, #0x0
  403a0c:	b.eq	403a60 <ferror@plt+0x1d30>  // b.none
  403a10:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403a14:	add	x0, x0, #0x5a0
  403a18:	ldr	w0, [x0]
  403a1c:	and	w0, w0, #0x10
  403a20:	cmp	w0, #0x0
  403a24:	b.eq	403a44 <ferror@plt+0x1d14>  // b.none
  403a28:	ldr	x0, [sp, #56]
  403a2c:	ldr	x0, [x0, #16]
  403a30:	ldr	x2, [sp, #24]
  403a34:	mov	x1, x0
  403a38:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403a3c:	add	x0, x0, #0xb78
  403a40:	bl	401cb0 <printf@plt>
  403a44:	ldr	x0, [sp, #56]
  403a48:	ldr	x1, [x0, #16]
  403a4c:	ldr	x0, [sp, #24]
  403a50:	add	x1, x1, x0
  403a54:	ldr	x0, [sp, #56]
  403a58:	str	x1, [x0, #16]
  403a5c:	b	403bec <ferror@plt+0x1ebc>
  403a60:	mov	x0, #0x40                  	// #64
  403a64:	bl	401a90 <xmalloc@plt>
  403a68:	str	x0, [sp, #56]
  403a6c:	mov	x2, #0x40                  	// #64
  403a70:	mov	w1, #0x0                   	// #0
  403a74:	ldr	x0, [sp, #56]
  403a78:	bl	401a80 <memset@plt>
  403a7c:	ldr	x0, [sp, #56]
  403a80:	ldr	x1, [sp, #40]
  403a84:	str	x1, [x0]
  403a88:	ldr	x0, [sp, #56]
  403a8c:	ldr	x1, [sp, #32]
  403a90:	str	x1, [x0, #8]
  403a94:	ldr	x0, [sp, #56]
  403a98:	ldr	x1, [sp, #24]
  403a9c:	str	x1, [x0, #16]
  403aa0:	ldr	x1, [sp, #40]
  403aa4:	ldr	x0, [sp, #32]
  403aa8:	cmp	x1, x0
  403aac:	b.eq	403bb4 <ferror@plt+0x1e84>  // b.none
  403ab0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403ab4:	add	x0, x0, #0xa38
  403ab8:	ldr	w1, [x0]
  403abc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403ac0:	add	x0, x0, #0x950
  403ac4:	ldr	w0, [x0]
  403ac8:	cmp	w1, w0
  403acc:	b.ne	403b78 <ferror@plt+0x1e48>  // b.any
  403ad0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403ad4:	add	x0, x0, #0x950
  403ad8:	ldr	w0, [x0]
  403adc:	cmp	w0, #0x0
  403ae0:	b.ne	403af4 <ferror@plt+0x1dc4>  // b.any
  403ae4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403ae8:	add	x0, x0, #0x950
  403aec:	mov	w1, #0x1                   	// #1
  403af0:	str	w1, [x0]
  403af4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403af8:	add	x0, x0, #0x950
  403afc:	ldr	w0, [x0]
  403b00:	lsl	w1, w0, #1
  403b04:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403b08:	add	x0, x0, #0x950
  403b0c:	str	w1, [x0]
  403b10:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403b14:	add	x0, x0, #0x950
  403b18:	ldr	w0, [x0]
  403b1c:	mov	w0, w0
  403b20:	lsl	x0, x0, #3
  403b24:	bl	401a90 <xmalloc@plt>
  403b28:	str	x0, [sp, #48]
  403b2c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403b30:	add	x0, x0, #0xa48
  403b34:	ldr	x1, [x0]
  403b38:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403b3c:	add	x0, x0, #0xa38
  403b40:	ldr	w0, [x0]
  403b44:	mov	w0, w0
  403b48:	lsl	x0, x0, #3
  403b4c:	mov	x2, x0
  403b50:	ldr	x0, [sp, #48]
  403b54:	bl	4018c0 <memcpy@plt>
  403b58:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403b5c:	add	x0, x0, #0xa48
  403b60:	ldr	x0, [x0]
  403b64:	bl	401bd0 <free@plt>
  403b68:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403b6c:	add	x0, x0, #0xa48
  403b70:	ldr	x1, [sp, #48]
  403b74:	str	x1, [x0]
  403b78:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403b7c:	add	x0, x0, #0xa48
  403b80:	ldr	x1, [x0]
  403b84:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403b88:	add	x0, x0, #0xa38
  403b8c:	ldr	w0, [x0]
  403b90:	add	w3, w0, #0x1
  403b94:	adrp	x2, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403b98:	add	x2, x2, #0xa38
  403b9c:	str	w3, [x2]
  403ba0:	mov	w0, w0
  403ba4:	lsl	x0, x0, #3
  403ba8:	add	x0, x1, x0
  403bac:	ldr	x1, [sp, #56]
  403bb0:	str	x1, [x0]
  403bb4:	ldr	x0, [sp, #40]
  403bb8:	ldr	x1, [x0, #336]
  403bbc:	ldr	x0, [sp, #56]
  403bc0:	str	x1, [x0, #48]
  403bc4:	ldr	x0, [sp, #40]
  403bc8:	ldr	x1, [sp, #56]
  403bcc:	str	x1, [x0, #336]
  403bd0:	ldr	x0, [sp, #32]
  403bd4:	ldr	x1, [x0, #328]
  403bd8:	ldr	x0, [sp, #56]
  403bdc:	str	x1, [x0, #40]
  403be0:	ldr	x0, [sp, #32]
  403be4:	ldr	x1, [sp, #56]
  403be8:	str	x1, [x0, #328]
  403bec:	ldp	x29, x30, [sp], #64
  403bf0:	ret
  403bf4:	sub	sp, sp, #0x20
  403bf8:	str	x0, [sp, #8]
  403bfc:	str	x1, [sp]
  403c00:	ldr	x0, [sp, #8]
  403c04:	ldr	x0, [x0]
  403c08:	str	x0, [sp, #24]
  403c0c:	ldr	x0, [sp]
  403c10:	ldr	x0, [x0]
  403c14:	str	x0, [sp, #16]
  403c18:	ldr	x0, [sp, #24]
  403c1c:	ldr	w1, [x0, #268]
  403c20:	ldr	x0, [sp, #16]
  403c24:	ldr	w0, [x0, #268]
  403c28:	sub	w0, w1, w0
  403c2c:	add	sp, sp, #0x20
  403c30:	ret
  403c34:	stp	x29, x30, [sp, #-64]!
  403c38:	mov	x29, sp
  403c3c:	str	x0, [sp, #24]
  403c40:	ldr	x0, [sp, #24]
  403c44:	ldr	d0, [x0, #280]
  403c48:	fcmp	d0, #0.0
  403c4c:	b.eq	403f60 <ferror@plt+0x2230>  // b.none
  403c50:	ldr	x0, [sp, #24]
  403c54:	ldr	x0, [x0, #336]
  403c58:	str	x0, [sp, #56]
  403c5c:	b	403f50 <ferror@plt+0x2220>
  403c60:	ldr	x0, [sp, #56]
  403c64:	ldr	x0, [x0, #8]
  403c68:	str	x0, [sp, #48]
  403c6c:	ldr	x0, [sp, #56]
  403c70:	ldr	x0, [x0, #16]
  403c74:	cmp	x0, #0x0
  403c78:	b.eq	403f30 <ferror@plt+0x2200>  // b.none
  403c7c:	ldr	x1, [sp, #48]
  403c80:	ldr	x0, [sp, #24]
  403c84:	cmp	x1, x0
  403c88:	b.eq	403f30 <ferror@plt+0x2200>  // b.none
  403c8c:	ldr	x0, [sp, #48]
  403c90:	ldr	d0, [x0, #280]
  403c94:	fcmp	d0, #0.0
  403c98:	b.eq	403f30 <ferror@plt+0x2200>  // b.none
  403c9c:	ldr	x0, [sp, #48]
  403ca0:	ldr	x0, [x0, #312]
  403ca4:	ldr	x1, [sp, #48]
  403ca8:	cmp	x1, x0
  403cac:	b.eq	403d14 <ferror@plt+0x1fe4>  // b.none
  403cb0:	ldr	x0, [sp, #24]
  403cb4:	ldr	w1, [x0, #304]
  403cb8:	ldr	x0, [sp, #48]
  403cbc:	ldr	w0, [x0, #304]
  403cc0:	cmp	w1, w0
  403cc4:	b.eq	403f38 <ferror@plt+0x2208>  // b.none
  403cc8:	ldr	x0, [sp, #24]
  403ccc:	ldr	w1, [x0, #268]
  403cd0:	ldr	x0, [sp, #48]
  403cd4:	ldr	w0, [x0, #268]
  403cd8:	cmp	w1, w0
  403cdc:	b.gt	403d04 <ferror@plt+0x1fd4>
  403ce0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403ce4:	add	x0, x0, #0x8f8
  403ce8:	ldr	x0, [x0]
  403cec:	mov	x3, x0
  403cf0:	mov	x2, #0x1d                  	// #29
  403cf4:	mov	x1, #0x1                   	// #1
  403cf8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403cfc:	add	x0, x0, #0xb90
  403d00:	bl	401c10 <fwrite@plt>
  403d04:	ldr	x0, [sp, #48]
  403d08:	ldr	x0, [x0, #312]
  403d0c:	str	x0, [sp, #48]
  403d10:	b	403d54 <ferror@plt+0x2024>
  403d14:	ldr	x0, [sp, #24]
  403d18:	ldr	w1, [x0, #268]
  403d1c:	ldr	x0, [sp, #48]
  403d20:	ldr	w0, [x0, #268]
  403d24:	cmp	w1, w0
  403d28:	b.gt	403d54 <ferror@plt+0x2024>
  403d2c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  403d30:	add	x0, x0, #0x8f8
  403d34:	ldr	x0, [x0]
  403d38:	mov	x3, x0
  403d3c:	mov	x2, #0x1d                  	// #29
  403d40:	mov	x1, #0x1                   	// #1
  403d44:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403d48:	add	x0, x0, #0xb90
  403d4c:	bl	401c10 <fwrite@plt>
  403d50:	b	403f44 <ferror@plt+0x2214>
  403d54:	ldr	x0, [sp, #48]
  403d58:	ldr	x0, [x0, #40]
  403d5c:	cmp	x0, #0x0
  403d60:	b.eq	403f40 <ferror@plt+0x2210>  // b.none
  403d64:	ldr	x0, [sp, #48]
  403d68:	ldr	d1, [x0, #232]
  403d6c:	ldr	x0, [sp, #56]
  403d70:	ldr	d0, [x0, #16]
  403d74:	ucvtf	d2, d0
  403d78:	ldr	x0, [sp, #48]
  403d7c:	ldr	d0, [x0, #40]
  403d80:	ucvtf	d0, d0
  403d84:	fdiv	d0, d2, d0
  403d88:	fmul	d0, d1, d0
  403d8c:	ldr	x0, [sp, #56]
  403d90:	str	d0, [x0, #24]
  403d94:	ldr	x0, [sp, #48]
  403d98:	ldr	d1, [x0, #256]
  403d9c:	ldr	x0, [sp, #56]
  403da0:	ldr	d0, [x0, #16]
  403da4:	ucvtf	d2, d0
  403da8:	ldr	x0, [sp, #48]
  403dac:	ldr	d0, [x0, #40]
  403db0:	ucvtf	d0, d0
  403db4:	fdiv	d0, d2, d0
  403db8:	fmul	d0, d1, d0
  403dbc:	ldr	x0, [sp, #56]
  403dc0:	str	d0, [x0, #32]
  403dc4:	ldr	x0, [sp, #56]
  403dc8:	ldr	d1, [x0, #24]
  403dcc:	ldr	x0, [sp, #56]
  403dd0:	ldr	d0, [x0, #32]
  403dd4:	fadd	d0, d1, d0
  403dd8:	str	d0, [sp, #40]
  403ddc:	ldr	x0, [sp, #24]
  403de0:	ldr	d1, [x0, #256]
  403de4:	ldr	d0, [sp, #40]
  403de8:	fadd	d0, d1, d0
  403dec:	ldr	x0, [sp, #24]
  403df0:	str	d0, [x0, #256]
  403df4:	ldr	x0, [sp, #24]
  403df8:	ldr	d0, [x0, #280]
  403dfc:	ldr	d1, [sp, #40]
  403e00:	fmul	d0, d1, d0
  403e04:	str	d0, [sp, #32]
  403e08:	ldr	x0, [sp, #24]
  403e0c:	ldr	d1, [x0, #296]
  403e10:	ldr	d0, [sp, #32]
  403e14:	fadd	d0, d1, d0
  403e18:	ldr	x0, [sp, #24]
  403e1c:	str	d0, [x0, #296]
  403e20:	ldr	x0, [sp, #56]
  403e24:	ldr	d1, [x0, #24]
  403e28:	ldr	x0, [sp, #24]
  403e2c:	ldr	d0, [x0, #280]
  403e30:	fmul	d0, d1, d0
  403e34:	ldr	x0, [sp, #56]
  403e38:	str	d0, [x0, #24]
  403e3c:	ldr	x0, [sp, #56]
  403e40:	ldr	d1, [x0, #32]
  403e44:	ldr	x0, [sp, #24]
  403e48:	ldr	d0, [x0, #280]
  403e4c:	fmul	d0, d1, d0
  403e50:	ldr	x0, [sp, #56]
  403e54:	str	d0, [x0, #32]
  403e58:	ldr	x0, [sp, #24]
  403e5c:	ldr	x0, [x0, #312]
  403e60:	ldr	x1, [sp, #24]
  403e64:	cmp	x1, x0
  403e68:	b.eq	403eac <ferror@plt+0x217c>  // b.none
  403e6c:	ldr	x0, [sp, #24]
  403e70:	ldr	x0, [x0, #312]
  403e74:	ldr	d1, [x0, #256]
  403e78:	ldr	x0, [sp, #24]
  403e7c:	ldr	x0, [x0, #312]
  403e80:	ldr	d0, [sp, #40]
  403e84:	fadd	d0, d1, d0
  403e88:	str	d0, [x0, #256]
  403e8c:	ldr	x0, [sp, #24]
  403e90:	ldr	x0, [x0, #312]
  403e94:	ldr	d1, [x0, #296]
  403e98:	ldr	x0, [sp, #24]
  403e9c:	ldr	x0, [x0, #312]
  403ea0:	ldr	d0, [sp, #32]
  403ea4:	fadd	d0, d1, d0
  403ea8:	str	d0, [x0, #296]
  403eac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403eb0:	add	x0, x0, #0x5a0
  403eb4:	ldr	w0, [x0]
  403eb8:	and	w0, w0, #0x400
  403ebc:	cmp	w0, #0x0
  403ec0:	b.eq	403f44 <ferror@plt+0x2214>  // b.none
  403ec4:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403ec8:	add	x0, x0, #0xbb0
  403ecc:	bl	401cb0 <printf@plt>
  403ed0:	ldr	x0, [sp, #48]
  403ed4:	bl	4113f0 <ferror@plt+0xf6c0>
  403ed8:	ldr	x0, [sp, #48]
  403edc:	ldr	d0, [x0, #232]
  403ee0:	ldr	x0, [sp, #48]
  403ee4:	ldr	d1, [x0, #256]
  403ee8:	ldr	x0, [sp, #56]
  403eec:	ldr	x1, [x0, #16]
  403ef0:	ldr	x0, [sp, #48]
  403ef4:	ldr	x0, [x0, #40]
  403ef8:	mov	x2, x0
  403efc:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403f00:	add	x0, x0, #0xbc8
  403f04:	bl	401cb0 <printf@plt>
  403f08:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403f0c:	add	x0, x0, #0xbe0
  403f10:	bl	401cb0 <printf@plt>
  403f14:	ldr	x0, [sp, #24]
  403f18:	bl	4113f0 <ferror@plt+0xf6c0>
  403f1c:	ldr	d0, [sp, #40]
  403f20:	adrp	x0, 414000 <ferror@plt+0x122d0>
  403f24:	add	x0, x0, #0xbf8
  403f28:	bl	401cb0 <printf@plt>
  403f2c:	b	403f44 <ferror@plt+0x2214>
  403f30:	nop
  403f34:	b	403f44 <ferror@plt+0x2214>
  403f38:	nop
  403f3c:	b	403f44 <ferror@plt+0x2214>
  403f40:	nop
  403f44:	ldr	x0, [sp, #56]
  403f48:	ldr	x0, [x0, #48]
  403f4c:	str	x0, [sp, #56]
  403f50:	ldr	x0, [sp, #56]
  403f54:	cmp	x0, #0x0
  403f58:	b.ne	403c60 <ferror@plt+0x1f30>  // b.any
  403f5c:	b	403f64 <ferror@plt+0x2234>
  403f60:	nop
  403f64:	ldp	x29, x30, [sp], #64
  403f68:	ret
  403f6c:	sub	sp, sp, #0x10
  403f70:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  403f74:	add	x0, x0, #0xa40
  403f78:	ldr	x0, [x0]
  403f7c:	add	x0, x0, #0x158
  403f80:	str	x0, [sp]
  403f84:	b	40400c <ferror@plt+0x22dc>
  403f88:	ldr	x0, [sp]
  403f8c:	ldr	x0, [x0, #320]
  403f90:	str	x0, [sp, #8]
  403f94:	b	403fd8 <ferror@plt+0x22a8>
  403f98:	ldr	x0, [sp, #8]
  403f9c:	ldr	d0, [x0, #280]
  403fa0:	fcmp	d0, #0.0
  403fa4:	b.eq	403fc8 <ferror@plt+0x2298>  // b.none
  403fa8:	ldr	x0, [sp]
  403fac:	ldr	d1, [x0, #232]
  403fb0:	ldr	x0, [sp, #8]
  403fb4:	ldr	d0, [x0, #232]
  403fb8:	fadd	d0, d1, d0
  403fbc:	ldr	x0, [sp]
  403fc0:	str	d0, [x0, #232]
  403fc4:	b	403fcc <ferror@plt+0x229c>
  403fc8:	nop
  403fcc:	ldr	x0, [sp, #8]
  403fd0:	ldr	x0, [x0, #320]
  403fd4:	str	x0, [sp, #8]
  403fd8:	ldr	x0, [sp, #8]
  403fdc:	cmp	x0, #0x0
  403fe0:	b.ne	403f98 <ferror@plt+0x2268>  // b.any
  403fe4:	ldr	x0, [sp]
  403fe8:	ldr	d1, [x0, #280]
  403fec:	ldr	x0, [sp]
  403ff0:	ldr	d0, [x0, #232]
  403ff4:	fmul	d0, d1, d0
  403ff8:	ldr	x0, [sp]
  403ffc:	str	d0, [x0, #288]
  404000:	ldr	x0, [sp]
  404004:	add	x0, x0, #0x158
  404008:	str	x0, [sp]
  40400c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404010:	add	x0, x0, #0xa40
  404014:	ldr	x1, [x0]
  404018:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40401c:	add	x0, x0, #0xa50
  404020:	ldr	w0, [x0]
  404024:	mov	w2, w0
  404028:	mov	x0, #0x158                 	// #344
  40402c:	mul	x0, x2, x0
  404030:	add	x0, x1, x0
  404034:	ldr	x1, [sp]
  404038:	cmp	x1, x0
  40403c:	b.ls	403f88 <ferror@plt+0x2258>  // b.plast
  404040:	nop
  404044:	nop
  404048:	add	sp, sp, #0x10
  40404c:	ret
  404050:	stp	x29, x30, [sp, #-64]!
  404054:	mov	x29, sp
  404058:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40405c:	add	x0, x0, #0xa50
  404060:	str	wzr, [x0]
  404064:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404068:	add	x0, x0, #0xab0
  40406c:	ldr	x0, [x0, #8]
  404070:	str	x0, [sp, #56]
  404074:	b	4040c4 <ferror@plt+0x2394>
  404078:	ldr	x0, [sp, #56]
  40407c:	ldr	x0, [x0, #312]
  404080:	ldr	x1, [sp, #56]
  404084:	cmp	x1, x0
  404088:	b.ne	4040b8 <ferror@plt+0x2388>  // b.any
  40408c:	ldr	x0, [sp, #56]
  404090:	ldr	x0, [x0, #320]
  404094:	cmp	x0, #0x0
  404098:	b.eq	4040b8 <ferror@plt+0x2388>  // b.none
  40409c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4040a0:	add	x0, x0, #0xa50
  4040a4:	ldr	w0, [x0]
  4040a8:	add	w1, w0, #0x1
  4040ac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4040b0:	add	x0, x0, #0xa50
  4040b4:	str	w1, [x0]
  4040b8:	ldr	x0, [sp, #56]
  4040bc:	add	x0, x0, #0x158
  4040c0:	str	x0, [sp, #56]
  4040c4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4040c8:	add	x0, x0, #0xab0
  4040cc:	ldr	x0, [x0, #16]
  4040d0:	ldr	x1, [sp, #56]
  4040d4:	cmp	x1, x0
  4040d8:	b.cc	404078 <ferror@plt+0x2348>  // b.lo, b.ul, b.last
  4040dc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4040e0:	add	x0, x0, #0xa50
  4040e4:	ldr	w0, [x0]
  4040e8:	add	w0, w0, #0x1
  4040ec:	mov	w1, w0
  4040f0:	mov	x0, #0x158                 	// #344
  4040f4:	mul	x0, x1, x0
  4040f8:	bl	401a90 <xmalloc@plt>
  4040fc:	mov	x1, x0
  404100:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404104:	add	x0, x0, #0xa40
  404108:	str	x1, [x0]
  40410c:	str	wzr, [sp, #28]
  404110:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404114:	add	x0, x0, #0xa40
  404118:	ldr	x0, [x0]
  40411c:	str	x0, [sp, #48]
  404120:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404124:	add	x0, x0, #0xab0
  404128:	ldr	x0, [x0, #8]
  40412c:	str	x0, [sp, #56]
  404130:	b	4042f8 <ferror@plt+0x25c8>
  404134:	ldr	x0, [sp, #56]
  404138:	ldr	x0, [x0, #312]
  40413c:	ldr	x1, [sp, #56]
  404140:	cmp	x1, x0
  404144:	b.ne	4042e8 <ferror@plt+0x25b8>  // b.any
  404148:	ldr	x0, [sp, #56]
  40414c:	ldr	x0, [x0, #320]
  404150:	cmp	x0, #0x0
  404154:	b.eq	4042e8 <ferror@plt+0x25b8>  // b.none
  404158:	ldr	w0, [sp, #28]
  40415c:	add	w0, w0, #0x1
  404160:	str	w0, [sp, #28]
  404164:	ldr	x0, [sp, #48]
  404168:	add	x0, x0, #0x158
  40416c:	str	x0, [sp, #48]
  404170:	ldr	x0, [sp, #48]
  404174:	bl	40f8a8 <ferror@plt+0xdb78>
  404178:	ldr	x0, [sp, #48]
  40417c:	mov	w1, #0x1                   	// #1
  404180:	str	w1, [x0, #272]
  404184:	ldr	x0, [sp, #48]
  404188:	str	wzr, [x0, #268]
  40418c:	ldr	x0, [sp, #48]
  404190:	ldr	w1, [sp, #28]
  404194:	str	w1, [x0, #304]
  404198:	ldr	x0, [sp, #48]
  40419c:	ldr	x1, [sp, #48]
  4041a0:	str	x1, [x0, #312]
  4041a4:	ldr	x0, [sp, #48]
  4041a8:	ldr	x1, [sp, #56]
  4041ac:	str	x1, [x0, #320]
  4041b0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4041b4:	add	x0, x0, #0x5a0
  4041b8:	ldr	w0, [x0]
  4041bc:	and	w0, w0, #0x4
  4041c0:	cmp	w0, #0x0
  4041c4:	b.eq	4041ec <ferror@plt+0x24bc>  // b.none
  4041c8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4041cc:	add	x0, x0, #0xc10
  4041d0:	bl	401cb0 <printf@plt>
  4041d4:	ldr	x0, [sp, #56]
  4041d8:	bl	4113f0 <ferror@plt+0xf6c0>
  4041dc:	ldr	w1, [sp, #28]
  4041e0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4041e4:	add	x0, x0, #0xc20
  4041e8:	bl	401cb0 <printf@plt>
  4041ec:	ldr	x0, [sp, #56]
  4041f0:	str	x0, [sp, #40]
  4041f4:	b	40421c <ferror@plt+0x24ec>
  4041f8:	ldr	x0, [sp, #40]
  4041fc:	ldr	w1, [sp, #28]
  404200:	str	w1, [x0, #304]
  404204:	ldr	x0, [sp, #40]
  404208:	ldr	x1, [sp, #48]
  40420c:	str	x1, [x0, #312]
  404210:	ldr	x0, [sp, #40]
  404214:	ldr	x0, [x0, #320]
  404218:	str	x0, [sp, #40]
  40421c:	ldr	x0, [sp, #40]
  404220:	cmp	x0, #0x0
  404224:	b.ne	4041f8 <ferror@plt+0x24c8>  // b.any
  404228:	ldr	x0, [sp, #56]
  40422c:	str	x0, [sp, #40]
  404230:	b	4042d8 <ferror@plt+0x25a8>
  404234:	ldr	x0, [sp, #40]
  404238:	ldr	x0, [x0, #328]
  40423c:	str	x0, [sp, #32]
  404240:	b	4042c0 <ferror@plt+0x2590>
  404244:	ldr	x0, [sp, #32]
  404248:	ldr	x0, [x0]
  40424c:	ldr	x1, [sp, #40]
  404250:	cmp	x1, x0
  404254:	b.eq	4042b0 <ferror@plt+0x2580>  // b.none
  404258:	ldr	x0, [sp, #32]
  40425c:	ldr	x0, [x0]
  404260:	ldr	w0, [x0, #304]
  404264:	ldr	w1, [sp, #28]
  404268:	cmp	w1, w0
  40426c:	b.ne	404290 <ferror@plt+0x2560>  // b.any
  404270:	ldr	x0, [sp, #48]
  404274:	ldr	x1, [x0, #248]
  404278:	ldr	x0, [sp, #32]
  40427c:	ldr	x0, [x0, #16]
  404280:	add	x1, x1, x0
  404284:	ldr	x0, [sp, #48]
  404288:	str	x1, [x0, #248]
  40428c:	b	4042b4 <ferror@plt+0x2584>
  404290:	ldr	x0, [sp, #48]
  404294:	ldr	x1, [x0, #40]
  404298:	ldr	x0, [sp, #32]
  40429c:	ldr	x0, [x0, #16]
  4042a0:	add	x1, x1, x0
  4042a4:	ldr	x0, [sp, #48]
  4042a8:	str	x1, [x0, #40]
  4042ac:	b	4042b4 <ferror@plt+0x2584>
  4042b0:	nop
  4042b4:	ldr	x0, [sp, #32]
  4042b8:	ldr	x0, [x0, #40]
  4042bc:	str	x0, [sp, #32]
  4042c0:	ldr	x0, [sp, #32]
  4042c4:	cmp	x0, #0x0
  4042c8:	b.ne	404244 <ferror@plt+0x2514>  // b.any
  4042cc:	ldr	x0, [sp, #40]
  4042d0:	ldr	x0, [x0, #320]
  4042d4:	str	x0, [sp, #40]
  4042d8:	ldr	x0, [sp, #40]
  4042dc:	cmp	x0, #0x0
  4042e0:	b.ne	404234 <ferror@plt+0x2504>  // b.any
  4042e4:	b	4042ec <ferror@plt+0x25bc>
  4042e8:	nop
  4042ec:	ldr	x0, [sp, #56]
  4042f0:	add	x0, x0, #0x158
  4042f4:	str	x0, [sp, #56]
  4042f8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4042fc:	add	x0, x0, #0xab0
  404300:	ldr	x0, [x0, #16]
  404304:	ldr	x1, [sp, #56]
  404308:	cmp	x1, x0
  40430c:	b.cc	404134 <ferror@plt+0x2404>  // b.lo, b.ul, b.last
  404310:	nop
  404314:	nop
  404318:	ldp	x29, x30, [sp], #64
  40431c:	ret
  404320:	sub	sp, sp, #0x30
  404324:	str	x0, [sp, #8]
  404328:	ldr	x0, [sp, #8]
  40432c:	ldr	x0, [x0, #312]
  404330:	str	x0, [sp, #24]
  404334:	ldr	x1, [sp, #8]
  404338:	ldr	x0, [sp, #24]
  40433c:	cmp	x1, x0
  404340:	b.ne	40440c <ferror@plt+0x26dc>  // b.any
  404344:	ldr	x0, [sp, #8]
  404348:	str	wzr, [x0, #272]
  40434c:	ldr	x0, [sp, #8]
  404350:	str	xzr, [x0, #280]
  404354:	ldr	x0, [sp, #8]
  404358:	ldr	x0, [x0, #328]
  40435c:	str	x0, [sp, #32]
  404360:	b	4043fc <ferror@plt+0x26cc>
  404364:	ldr	x0, [sp, #32]
  404368:	ldr	x0, [x0]
  40436c:	str	x0, [sp, #16]
  404370:	ldr	x1, [sp, #8]
  404374:	ldr	x0, [sp, #16]
  404378:	cmp	x1, x0
  40437c:	b.eq	4043ec <ferror@plt+0x26bc>  // b.none
  404380:	ldr	x0, [sp, #8]
  404384:	ldr	w1, [x0, #272]
  404388:	ldr	x0, [sp, #16]
  40438c:	ldr	w0, [x0, #272]
  404390:	orr	w1, w1, w0
  404394:	ldr	x0, [sp, #8]
  404398:	str	w1, [x0, #272]
  40439c:	ldr	x0, [sp, #8]
  4043a0:	ldr	x0, [x0, #40]
  4043a4:	cmp	x0, #0x0
  4043a8:	b.eq	4043f0 <ferror@plt+0x26c0>  // b.none
  4043ac:	ldr	x0, [sp, #8]
  4043b0:	ldr	d1, [x0, #280]
  4043b4:	ldr	x0, [sp, #16]
  4043b8:	ldr	d2, [x0, #280]
  4043bc:	ldr	x0, [sp, #32]
  4043c0:	ldr	d0, [x0, #16]
  4043c4:	ucvtf	d3, d0
  4043c8:	ldr	x0, [sp, #8]
  4043cc:	ldr	d0, [x0, #40]
  4043d0:	ucvtf	d0, d0
  4043d4:	fdiv	d0, d3, d0
  4043d8:	fmul	d0, d2, d0
  4043dc:	fadd	d0, d1, d0
  4043e0:	ldr	x0, [sp, #8]
  4043e4:	str	d0, [x0, #280]
  4043e8:	b	4043f0 <ferror@plt+0x26c0>
  4043ec:	nop
  4043f0:	ldr	x0, [sp, #32]
  4043f4:	ldr	x0, [x0, #40]
  4043f8:	str	x0, [sp, #32]
  4043fc:	ldr	x0, [sp, #32]
  404400:	cmp	x0, #0x0
  404404:	b.ne	404364 <ferror@plt+0x2634>  // b.any
  404408:	b	404544 <ferror@plt+0x2814>
  40440c:	ldr	x0, [sp, #24]
  404410:	str	wzr, [x0, #272]
  404414:	ldr	x0, [sp, #24]
  404418:	str	xzr, [x0, #280]
  40441c:	ldr	x0, [sp, #24]
  404420:	ldr	x0, [x0, #320]
  404424:	str	x0, [sp, #40]
  404428:	b	4044f4 <ferror@plt+0x27c4>
  40442c:	ldr	x0, [sp, #40]
  404430:	ldr	x0, [x0, #328]
  404434:	str	x0, [sp, #32]
  404438:	b	4044dc <ferror@plt+0x27ac>
  40443c:	ldr	x0, [sp, #32]
  404440:	ldr	x0, [x0]
  404444:	ldr	x0, [x0, #312]
  404448:	ldr	x1, [sp, #24]
  40444c:	cmp	x1, x0
  404450:	b.eq	4044cc <ferror@plt+0x279c>  // b.none
  404454:	ldr	x0, [sp, #32]
  404458:	ldr	x0, [x0]
  40445c:	str	x0, [sp, #16]
  404460:	ldr	x0, [sp, #24]
  404464:	ldr	w1, [x0, #272]
  404468:	ldr	x0, [sp, #16]
  40446c:	ldr	w0, [x0, #272]
  404470:	orr	w1, w1, w0
  404474:	ldr	x0, [sp, #24]
  404478:	str	w1, [x0, #272]
  40447c:	ldr	x0, [sp, #24]
  404480:	ldr	x0, [x0, #40]
  404484:	cmp	x0, #0x0
  404488:	b.eq	4044d0 <ferror@plt+0x27a0>  // b.none
  40448c:	ldr	x0, [sp, #24]
  404490:	ldr	d1, [x0, #280]
  404494:	ldr	x0, [sp, #16]
  404498:	ldr	d2, [x0, #280]
  40449c:	ldr	x0, [sp, #32]
  4044a0:	ldr	d0, [x0, #16]
  4044a4:	ucvtf	d3, d0
  4044a8:	ldr	x0, [sp, #24]
  4044ac:	ldr	d0, [x0, #40]
  4044b0:	ucvtf	d0, d0
  4044b4:	fdiv	d0, d3, d0
  4044b8:	fmul	d0, d2, d0
  4044bc:	fadd	d0, d1, d0
  4044c0:	ldr	x0, [sp, #24]
  4044c4:	str	d0, [x0, #280]
  4044c8:	b	4044d0 <ferror@plt+0x27a0>
  4044cc:	nop
  4044d0:	ldr	x0, [sp, #32]
  4044d4:	ldr	x0, [x0, #40]
  4044d8:	str	x0, [sp, #32]
  4044dc:	ldr	x0, [sp, #32]
  4044e0:	cmp	x0, #0x0
  4044e4:	b.ne	40443c <ferror@plt+0x270c>  // b.any
  4044e8:	ldr	x0, [sp, #40]
  4044ec:	ldr	x0, [x0, #320]
  4044f0:	str	x0, [sp, #40]
  4044f4:	ldr	x0, [sp, #40]
  4044f8:	cmp	x0, #0x0
  4044fc:	b.ne	40442c <ferror@plt+0x26fc>  // b.any
  404500:	ldr	x0, [sp, #24]
  404504:	str	x0, [sp, #40]
  404508:	b	404538 <ferror@plt+0x2808>
  40450c:	ldr	x0, [sp, #24]
  404510:	ldr	w1, [x0, #272]
  404514:	ldr	x0, [sp, #40]
  404518:	str	w1, [x0, #272]
  40451c:	ldr	x0, [sp, #24]
  404520:	ldr	d0, [x0, #280]
  404524:	ldr	x0, [sp, #40]
  404528:	str	d0, [x0, #280]
  40452c:	ldr	x0, [sp, #40]
  404530:	ldr	x0, [x0, #320]
  404534:	str	x0, [sp, #40]
  404538:	ldr	x0, [sp, #40]
  40453c:	cmp	x0, #0x0
  404540:	b.ne	40450c <ferror@plt+0x27dc>  // b.any
  404544:	nop
  404548:	add	sp, sp, #0x30
  40454c:	ret
  404550:	stp	x29, x30, [sp, #-64]!
  404554:	mov	x29, sp
  404558:	str	x0, [sp, #24]
  40455c:	str	xzr, [sp, #48]
  404560:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404564:	add	x0, x0, #0xab0
  404568:	ldr	w0, [x0]
  40456c:	sub	w0, w0, #0x1
  404570:	str	w0, [sp, #60]
  404574:	b	404834 <ferror@plt+0x2b04>
  404578:	ldrsw	x0, [sp, #60]
  40457c:	lsl	x0, x0, #3
  404580:	ldr	x1, [sp, #24]
  404584:	add	x0, x1, x0
  404588:	ldr	x0, [x0]
  40458c:	str	x0, [sp, #40]
  404590:	ldr	x0, [sp, #40]
  404594:	ldr	x0, [x0, #312]
  404598:	ldr	x1, [sp, #48]
  40459c:	cmp	x1, x0
  4045a0:	b.eq	4045b8 <ferror@plt+0x2888>  // b.none
  4045a4:	ldr	x0, [sp, #40]
  4045a8:	ldr	x0, [x0, #312]
  4045ac:	str	x0, [sp, #48]
  4045b0:	ldr	x0, [sp, #40]
  4045b4:	bl	404320 <ferror@plt+0x25f0>
  4045b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4045bc:	add	x0, x0, #0x5a0
  4045c0:	ldr	w0, [x0]
  4045c4:	and	w0, w0, #0x400
  4045c8:	cmp	w0, #0x0
  4045cc:	b.eq	404600 <ferror@plt+0x28d0>  // b.none
  4045d0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4045d4:	add	x0, x0, #0xc40
  4045d8:	bl	401cb0 <printf@plt>
  4045dc:	ldr	x0, [sp, #40]
  4045e0:	bl	4113f0 <ferror@plt+0xf6c0>
  4045e4:	ldr	x0, [sp, #40]
  4045e8:	ldr	w1, [x0, #272]
  4045ec:	ldr	x0, [sp, #40]
  4045f0:	ldr	d0, [x0, #280]
  4045f4:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4045f8:	add	x0, x0, #0xc50
  4045fc:	bl	401cb0 <printf@plt>
  404600:	ldr	x0, [sp, #40]
  404604:	ldr	w0, [x0, #272]
  404608:	cmp	w0, #0x0
  40460c:	b.ne	404674 <ferror@plt+0x2944>  // b.any
  404610:	ldr	x0, [sp, #40]
  404614:	ldr	x0, [x0]
  404618:	mov	x1, x0
  40461c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404620:	add	x0, x0, #0xac8
  404624:	bl	410220 <ferror@plt+0xe4f0>
  404628:	cmp	x0, #0x0
  40462c:	b.ne	404664 <ferror@plt+0x2934>  // b.any
  404630:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404634:	add	x0, x0, #0xac8
  404638:	ldr	w0, [x0]
  40463c:	cmp	w0, #0x0
  404640:	b.ne	4046bc <ferror@plt+0x298c>  // b.any
  404644:	ldr	x0, [sp, #40]
  404648:	ldr	x0, [x0]
  40464c:	mov	x1, x0
  404650:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404654:	add	x0, x0, #0xae0
  404658:	bl	410220 <ferror@plt+0xe4f0>
  40465c:	cmp	x0, #0x0
  404660:	b.ne	4046bc <ferror@plt+0x298c>  // b.any
  404664:	ldr	x0, [sp, #40]
  404668:	mov	w1, #0x1                   	// #1
  40466c:	str	w1, [x0, #272]
  404670:	b	4046bc <ferror@plt+0x298c>
  404674:	ldr	x0, [sp, #40]
  404678:	ldr	x0, [x0]
  40467c:	mov	x1, x0
  404680:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404684:	add	x0, x0, #0xac8
  404688:	bl	410220 <ferror@plt+0xe4f0>
  40468c:	cmp	x0, #0x0
  404690:	b.ne	4046bc <ferror@plt+0x298c>  // b.any
  404694:	ldr	x0, [sp, #40]
  404698:	ldr	x0, [x0]
  40469c:	mov	x1, x0
  4046a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4046a4:	add	x0, x0, #0xae0
  4046a8:	bl	410220 <ferror@plt+0xe4f0>
  4046ac:	cmp	x0, #0x0
  4046b0:	b.eq	4046bc <ferror@plt+0x298c>  // b.none
  4046b4:	ldr	x0, [sp, #40]
  4046b8:	str	wzr, [x0, #272]
  4046bc:	ldr	x0, [sp, #40]
  4046c0:	ldr	d0, [x0, #280]
  4046c4:	fcmp	d0, #0.0
  4046c8:	b.ne	404730 <ferror@plt+0x2a00>  // b.any
  4046cc:	ldr	x0, [sp, #40]
  4046d0:	ldr	x0, [x0]
  4046d4:	mov	x1, x0
  4046d8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4046dc:	add	x0, x0, #0xb58
  4046e0:	bl	410220 <ferror@plt+0xe4f0>
  4046e4:	cmp	x0, #0x0
  4046e8:	b.ne	404720 <ferror@plt+0x29f0>  // b.any
  4046ec:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4046f0:	add	x0, x0, #0xac8
  4046f4:	ldr	w0, [x0, #144]
  4046f8:	cmp	w0, #0x0
  4046fc:	b.ne	404778 <ferror@plt+0x2a48>  // b.any
  404700:	ldr	x0, [sp, #40]
  404704:	ldr	x0, [x0]
  404708:	mov	x1, x0
  40470c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404710:	add	x0, x0, #0xb70
  404714:	bl	410220 <ferror@plt+0xe4f0>
  404718:	cmp	x0, #0x0
  40471c:	b.ne	404778 <ferror@plt+0x2a48>  // b.any
  404720:	ldr	x0, [sp, #40]
  404724:	fmov	d0, #1.000000000000000000e+00
  404728:	str	d0, [x0, #280]
  40472c:	b	404778 <ferror@plt+0x2a48>
  404730:	ldr	x0, [sp, #40]
  404734:	ldr	x0, [x0]
  404738:	mov	x1, x0
  40473c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404740:	add	x0, x0, #0xb58
  404744:	bl	410220 <ferror@plt+0xe4f0>
  404748:	cmp	x0, #0x0
  40474c:	b.ne	404778 <ferror@plt+0x2a48>  // b.any
  404750:	ldr	x0, [sp, #40]
  404754:	ldr	x0, [x0]
  404758:	mov	x1, x0
  40475c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404760:	add	x0, x0, #0xb70
  404764:	bl	410220 <ferror@plt+0xe4f0>
  404768:	cmp	x0, #0x0
  40476c:	b.eq	404778 <ferror@plt+0x2a48>  // b.none
  404770:	ldr	x0, [sp, #40]
  404774:	str	xzr, [x0, #280]
  404778:	ldr	x0, [sp, #40]
  40477c:	ldr	d1, [x0, #232]
  404780:	ldr	x0, [sp, #40]
  404784:	ldr	d0, [x0, #280]
  404788:	fmul	d0, d1, d0
  40478c:	ldr	x0, [sp, #40]
  404790:	str	d0, [x0, #288]
  404794:	ldr	x0, [sp, #40]
  404798:	ldr	d1, [x0, #288]
  40479c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4047a0:	add	x0, x0, #0x970
  4047a4:	ldr	d0, [x0]
  4047a8:	fadd	d0, d1, d0
  4047ac:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4047b0:	add	x0, x0, #0x970
  4047b4:	str	d0, [x0]
  4047b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4047bc:	add	x0, x0, #0x5a0
  4047c0:	ldr	w0, [x0]
  4047c4:	and	w0, w0, #0x400
  4047c8:	cmp	w0, #0x0
  4047cc:	b.eq	404828 <ferror@plt+0x2af8>  // b.none
  4047d0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4047d4:	add	x0, x0, #0xc40
  4047d8:	bl	401cb0 <printf@plt>
  4047dc:	ldr	x0, [sp, #40]
  4047e0:	bl	4113f0 <ferror@plt+0xf6c0>
  4047e4:	ldr	x0, [sp, #40]
  4047e8:	ldr	w1, [x0, #272]
  4047ec:	ldr	x0, [sp, #40]
  4047f0:	ldr	d0, [x0, #280]
  4047f4:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4047f8:	add	x0, x0, #0xc80
  4047fc:	bl	401cb0 <printf@plt>
  404800:	ldr	x0, [sp, #40]
  404804:	ldr	d0, [x0, #232]
  404808:	ldr	x0, [sp, #40]
  40480c:	ldr	d1, [x0, #288]
  404810:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  404814:	add	x0, x0, #0x970
  404818:	ldr	d2, [x0]
  40481c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  404820:	add	x0, x0, #0xcb0
  404824:	bl	401cb0 <printf@plt>
  404828:	ldr	w0, [sp, #60]
  40482c:	sub	w0, w0, #0x1
  404830:	str	w0, [sp, #60]
  404834:	ldr	w0, [sp, #60]
  404838:	cmp	w0, #0x0
  40483c:	b.ge	404578 <ferror@plt+0x2848>  // b.tcont
  404840:	nop
  404844:	nop
  404848:	ldp	x29, x30, [sp], #64
  40484c:	ret
  404850:	stp	x29, x30, [sp, #-64]!
  404854:	mov	x29, sp
  404858:	str	x0, [sp, #24]
  40485c:	str	x1, [sp, #16]
  404860:	ldr	x0, [sp, #24]
  404864:	ldr	x0, [x0]
  404868:	str	x0, [sp, #56]
  40486c:	ldr	x0, [sp, #16]
  404870:	ldr	x0, [x0]
  404874:	str	x0, [sp, #48]
  404878:	ldr	x0, [sp, #56]
  40487c:	ldr	d1, [x0, #288]
  404880:	ldr	x0, [sp, #56]
  404884:	ldr	d0, [x0, #296]
  404888:	fadd	d1, d1, d0
  40488c:	ldr	x0, [sp, #48]
  404890:	ldr	d2, [x0, #288]
  404894:	ldr	x0, [sp, #48]
  404898:	ldr	d0, [x0, #296]
  40489c:	fadd	d0, d2, d0
  4048a0:	fsub	d0, d1, d0
  4048a4:	str	d0, [sp, #40]
  4048a8:	ldr	d0, [sp, #40]
  4048ac:	fcmpe	d0, #0.0
  4048b0:	b.pl	4048bc <ferror@plt+0x2b8c>  // b.nfrst
  4048b4:	mov	w0, #0x1                   	// #1
  4048b8:	b	404a0c <ferror@plt+0x2cdc>
  4048bc:	ldr	d0, [sp, #40]
  4048c0:	fcmpe	d0, #0.0
  4048c4:	b.le	4048d0 <ferror@plt+0x2ba0>
  4048c8:	mov	w0, #0xffffffff            	// #-1
  4048cc:	b	404a0c <ferror@plt+0x2cdc>
  4048d0:	ldr	x0, [sp, #56]
  4048d4:	ldr	x0, [x0, #16]
  4048d8:	cmp	x0, #0x0
  4048dc:	b.ne	4048f8 <ferror@plt+0x2bc8>  // b.any
  4048e0:	ldr	x0, [sp, #56]
  4048e4:	ldr	w0, [x0, #304]
  4048e8:	cmp	w0, #0x0
  4048ec:	b.eq	4048f8 <ferror@plt+0x2bc8>  // b.none
  4048f0:	mov	w0, #0xffffffff            	// #-1
  4048f4:	b	404a0c <ferror@plt+0x2cdc>
  4048f8:	ldr	x0, [sp, #48]
  4048fc:	ldr	x0, [x0, #16]
  404900:	cmp	x0, #0x0
  404904:	b.ne	404920 <ferror@plt+0x2bf0>  // b.any
  404908:	ldr	x0, [sp, #48]
  40490c:	ldr	w0, [x0, #304]
  404910:	cmp	w0, #0x0
  404914:	b.eq	404920 <ferror@plt+0x2bf0>  // b.none
  404918:	mov	w0, #0x1                   	// #1
  40491c:	b	404a0c <ferror@plt+0x2cdc>
  404920:	ldr	x0, [sp, #56]
  404924:	ldr	x0, [x0, #16]
  404928:	cmp	x0, #0x0
  40492c:	b.ne	404938 <ferror@plt+0x2c08>  // b.any
  404930:	mov	w0, #0xffffffff            	// #-1
  404934:	b	404a0c <ferror@plt+0x2cdc>
  404938:	ldr	x0, [sp, #48]
  40493c:	ldr	x0, [x0, #16]
  404940:	cmp	x0, #0x0
  404944:	b.ne	404950 <ferror@plt+0x2c20>  // b.any
  404948:	mov	w0, #0x1                   	// #1
  40494c:	b	404a0c <ferror@plt+0x2cdc>
  404950:	ldr	x0, [sp, #56]
  404954:	ldr	x0, [x0, #16]
  404958:	ldrb	w0, [x0]
  40495c:	cmp	w0, #0x5f
  404960:	b.eq	404980 <ferror@plt+0x2c50>  // b.none
  404964:	ldr	x0, [sp, #48]
  404968:	ldr	x0, [x0, #16]
  40496c:	ldrb	w0, [x0]
  404970:	cmp	w0, #0x5f
  404974:	b.ne	404980 <ferror@plt+0x2c50>  // b.any
  404978:	mov	w0, #0xffffffff            	// #-1
  40497c:	b	404a0c <ferror@plt+0x2cdc>
  404980:	ldr	x0, [sp, #56]
  404984:	ldr	x0, [x0, #16]
  404988:	ldrb	w0, [x0]
  40498c:	cmp	w0, #0x5f
  404990:	b.ne	4049b0 <ferror@plt+0x2c80>  // b.any
  404994:	ldr	x0, [sp, #48]
  404998:	ldr	x0, [x0, #16]
  40499c:	ldrb	w0, [x0]
  4049a0:	cmp	w0, #0x5f
  4049a4:	b.eq	4049b0 <ferror@plt+0x2c80>  // b.none
  4049a8:	mov	w0, #0x1                   	// #1
  4049ac:	b	404a0c <ferror@plt+0x2cdc>
  4049b0:	ldr	x0, [sp, #56]
  4049b4:	ldr	x1, [x0, #40]
  4049b8:	ldr	x0, [sp, #48]
  4049bc:	ldr	x0, [x0, #40]
  4049c0:	cmp	x1, x0
  4049c4:	b.ls	4049d0 <ferror@plt+0x2ca0>  // b.plast
  4049c8:	mov	w0, #0xffffffff            	// #-1
  4049cc:	b	404a0c <ferror@plt+0x2cdc>
  4049d0:	ldr	x0, [sp, #56]
  4049d4:	ldr	x1, [x0, #40]
  4049d8:	ldr	x0, [sp, #48]
  4049dc:	ldr	x0, [x0, #40]
  4049e0:	cmp	x1, x0
  4049e4:	b.cs	4049f0 <ferror@plt+0x2cc0>  // b.hs, b.nlast
  4049e8:	mov	w0, #0x1                   	// #1
  4049ec:	b	404a0c <ferror@plt+0x2cdc>
  4049f0:	ldr	x0, [sp, #56]
  4049f4:	ldr	x2, [x0, #16]
  4049f8:	ldr	x0, [sp, #48]
  4049fc:	ldr	x0, [x0, #16]
  404a00:	mov	x1, x0
  404a04:	mov	x0, x2
  404a08:	bl	401ba0 <strcmp@plt>
  404a0c:	ldp	x29, x30, [sp], #64
  404a10:	ret
  404a14:	stp	x29, x30, [sp, #-64]!
  404a18:	mov	x29, sp
  404a1c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404a20:	add	x0, x0, #0xab0
  404a24:	ldr	x0, [x0, #8]
  404a28:	str	x0, [sp, #56]
  404a2c:	b	404b24 <ferror@plt+0x2df4>
  404a30:	ldr	x0, [sp, #56]
  404a34:	str	xzr, [x0, #256]
  404a38:	ldr	x1, [sp, #56]
  404a3c:	ldr	x0, [sp, #56]
  404a40:	bl	403878 <ferror@plt+0x1b48>
  404a44:	str	x0, [sp, #24]
  404a48:	ldr	x0, [sp, #24]
  404a4c:	cmp	x0, #0x0
  404a50:	b.eq	404a98 <ferror@plt+0x2d68>  // b.none
  404a54:	ldr	x0, [sp, #24]
  404a58:	ldr	x0, [x0, #8]
  404a5c:	ldr	x1, [sp, #56]
  404a60:	cmp	x1, x0
  404a64:	b.ne	404a98 <ferror@plt+0x2d68>  // b.any
  404a68:	ldr	x0, [sp, #56]
  404a6c:	ldr	x1, [x0, #40]
  404a70:	ldr	x0, [sp, #24]
  404a74:	ldr	x0, [x0, #16]
  404a78:	sub	x1, x1, x0
  404a7c:	ldr	x0, [sp, #56]
  404a80:	str	x1, [x0, #40]
  404a84:	ldr	x0, [sp, #24]
  404a88:	ldr	x1, [x0, #16]
  404a8c:	ldr	x0, [sp, #56]
  404a90:	str	x1, [x0, #248]
  404a94:	b	404aa0 <ferror@plt+0x2d70>
  404a98:	ldr	x0, [sp, #56]
  404a9c:	str	xzr, [x0, #248]
  404aa0:	ldr	x0, [sp, #56]
  404aa4:	str	xzr, [x0, #280]
  404aa8:	ldr	x0, [sp, #56]
  404aac:	str	xzr, [x0, #288]
  404ab0:	ldr	x0, [sp, #56]
  404ab4:	str	xzr, [x0, #296]
  404ab8:	ldr	x0, [sp, #56]
  404abc:	str	wzr, [x0, #272]
  404ac0:	ldr	x0, [sp, #56]
  404ac4:	str	wzr, [x0, #268]
  404ac8:	ldr	x0, [sp, #56]
  404acc:	str	wzr, [x0, #304]
  404ad0:	ldr	x0, [sp, #56]
  404ad4:	ldr	x1, [sp, #56]
  404ad8:	str	x1, [x0, #312]
  404adc:	ldr	x0, [sp, #56]
  404ae0:	str	xzr, [x0, #320]
  404ae4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404ae8:	add	x0, x0, #0x5ac
  404aec:	ldr	w0, [x0]
  404af0:	cmp	w0, #0x0
  404af4:	b.eq	404b18 <ferror@plt+0x2de8>  // b.none
  404af8:	ldr	x0, [sp, #56]
  404afc:	ldr	x1, [x0]
  404b00:	ldr	x0, [sp, #56]
  404b04:	add	x0, x0, #0x158
  404b08:	ldr	x0, [x0]
  404b0c:	mov	x2, x0
  404b10:	ldr	x0, [sp, #56]
  404b14:	bl	409174 <ferror@plt+0x7444>
  404b18:	ldr	x0, [sp, #56]
  404b1c:	add	x0, x0, #0x158
  404b20:	str	x0, [sp, #56]
  404b24:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404b28:	add	x0, x0, #0xab0
  404b2c:	ldr	x0, [x0, #16]
  404b30:	ldr	x1, [sp, #56]
  404b34:	cmp	x1, x0
  404b38:	b.cc	404a30 <ferror@plt+0x2d00>  // b.lo, b.ul, b.last
  404b3c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404b40:	add	x0, x0, #0xab0
  404b44:	ldr	x0, [x0, #8]
  404b48:	str	x0, [sp, #56]
  404b4c:	b	404b74 <ferror@plt+0x2e44>
  404b50:	ldr	x0, [sp, #56]
  404b54:	ldr	w0, [x0, #268]
  404b58:	cmp	w0, #0x0
  404b5c:	b.ne	404b68 <ferror@plt+0x2e38>  // b.any
  404b60:	ldr	x0, [sp, #56]
  404b64:	bl	4055b8 <ferror@plt+0x3888>
  404b68:	ldr	x0, [sp, #56]
  404b6c:	add	x0, x0, #0x158
  404b70:	str	x0, [sp, #56]
  404b74:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404b78:	add	x0, x0, #0xab0
  404b7c:	ldr	x0, [x0, #16]
  404b80:	ldr	x1, [sp, #56]
  404b84:	cmp	x1, x0
  404b88:	b.cc	404b50 <ferror@plt+0x2e20>  // b.lo, b.ul, b.last
  404b8c:	bl	404050 <ferror@plt+0x2320>
  404b90:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404b94:	add	x0, x0, #0xab0
  404b98:	ldr	w0, [x0]
  404b9c:	mov	w0, w0
  404ba0:	lsl	x0, x0, #3
  404ba4:	bl	401a90 <xmalloc@plt>
  404ba8:	str	x0, [sp, #40]
  404bac:	str	wzr, [sp, #52]
  404bb0:	b	404bf0 <ferror@plt+0x2ec0>
  404bb4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404bb8:	add	x0, x0, #0xab0
  404bbc:	ldr	x2, [x0, #8]
  404bc0:	ldr	w1, [sp, #52]
  404bc4:	mov	x0, #0x158                 	// #344
  404bc8:	mul	x1, x1, x0
  404bcc:	ldr	w0, [sp, #52]
  404bd0:	lsl	x0, x0, #3
  404bd4:	ldr	x3, [sp, #40]
  404bd8:	add	x0, x3, x0
  404bdc:	add	x1, x2, x1
  404be0:	str	x1, [x0]
  404be4:	ldr	w0, [sp, #52]
  404be8:	add	w0, w0, #0x1
  404bec:	str	w0, [sp, #52]
  404bf0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404bf4:	add	x0, x0, #0xab0
  404bf8:	ldr	w0, [x0]
  404bfc:	ldr	w1, [sp, #52]
  404c00:	cmp	w1, w0
  404c04:	b.cc	404bb4 <ferror@plt+0x2e84>  // b.lo, b.ul, b.last
  404c08:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404c0c:	add	x0, x0, #0xab0
  404c10:	ldr	w0, [x0]
  404c14:	mov	w1, w0
  404c18:	adrp	x0, 403000 <ferror@plt+0x12d0>
  404c1c:	add	x3, x0, #0xbf4
  404c20:	mov	x2, #0x8                   	// #8
  404c24:	ldr	x0, [sp, #40]
  404c28:	bl	401990 <qsort@plt>
  404c2c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404c30:	add	x0, x0, #0x5a0
  404c34:	ldr	w0, [x0]
  404c38:	and	w0, w0, #0x2
  404c3c:	cmp	w0, #0x0
  404c40:	b.eq	404cd0 <ferror@plt+0x2fa0>  // b.none
  404c44:	adrp	x0, 414000 <ferror@plt+0x122d0>
  404c48:	add	x0, x0, #0xce0
  404c4c:	bl	401b60 <puts@plt>
  404c50:	str	wzr, [sp, #52]
  404c54:	b	404cb8 <ferror@plt+0x2f88>
  404c58:	adrp	x0, 414000 <ferror@plt+0x122d0>
  404c5c:	add	x0, x0, #0xd08
  404c60:	bl	401cb0 <printf@plt>
  404c64:	ldr	w0, [sp, #52]
  404c68:	lsl	x0, x0, #3
  404c6c:	ldr	x1, [sp, #40]
  404c70:	add	x0, x1, x0
  404c74:	ldr	x0, [x0]
  404c78:	ldr	w0, [x0, #268]
  404c7c:	mov	w1, w0
  404c80:	adrp	x0, 414000 <ferror@plt+0x122d0>
  404c84:	add	x0, x0, #0xd18
  404c88:	bl	401cb0 <printf@plt>
  404c8c:	ldr	w0, [sp, #52]
  404c90:	lsl	x0, x0, #3
  404c94:	ldr	x1, [sp, #40]
  404c98:	add	x0, x1, x0
  404c9c:	ldr	x0, [x0]
  404ca0:	bl	4113f0 <ferror@plt+0xf6c0>
  404ca4:	mov	w0, #0xa                   	// #10
  404ca8:	bl	401ce0 <putchar@plt>
  404cac:	ldr	w0, [sp, #52]
  404cb0:	add	w0, w0, #0x1
  404cb4:	str	w0, [sp, #52]
  404cb8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404cbc:	add	x0, x0, #0xab0
  404cc0:	ldr	w0, [x0]
  404cc4:	ldr	w1, [sp, #52]
  404cc8:	cmp	w1, w0
  404ccc:	b.cc	404c58 <ferror@plt+0x2f28>  // b.lo, b.ul, b.last
  404cd0:	ldr	x0, [sp, #40]
  404cd4:	bl	404550 <ferror@plt+0x2820>
  404cd8:	bl	403f6c <ferror@plt+0x223c>
  404cdc:	str	wzr, [sp, #52]
  404ce0:	b	404d08 <ferror@plt+0x2fd8>
  404ce4:	ldr	w0, [sp, #52]
  404ce8:	lsl	x0, x0, #3
  404cec:	ldr	x1, [sp, #40]
  404cf0:	add	x0, x1, x0
  404cf4:	ldr	x0, [x0]
  404cf8:	bl	403c34 <ferror@plt+0x1f04>
  404cfc:	ldr	w0, [sp, #52]
  404d00:	add	w0, w0, #0x1
  404d04:	str	w0, [sp, #52]
  404d08:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404d0c:	add	x0, x0, #0xab0
  404d10:	ldr	w0, [x0]
  404d14:	ldr	w1, [sp, #52]
  404d18:	cmp	w1, w0
  404d1c:	b.cc	404ce4 <ferror@plt+0x2fb4>  // b.lo, b.ul, b.last
  404d20:	ldr	x0, [sp, #40]
  404d24:	bl	401bd0 <free@plt>
  404d28:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404d2c:	add	x0, x0, #0xab0
  404d30:	ldr	w1, [x0]
  404d34:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404d38:	add	x0, x0, #0xa50
  404d3c:	ldr	w0, [x0]
  404d40:	add	w0, w1, w0
  404d44:	mov	w0, w0
  404d48:	lsl	x0, x0, #3
  404d4c:	bl	401a90 <xmalloc@plt>
  404d50:	str	x0, [sp, #32]
  404d54:	str	wzr, [sp, #52]
  404d58:	b	404d98 <ferror@plt+0x3068>
  404d5c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404d60:	add	x0, x0, #0xab0
  404d64:	ldr	x2, [x0, #8]
  404d68:	ldr	w1, [sp, #52]
  404d6c:	mov	x0, #0x158                 	// #344
  404d70:	mul	x1, x1, x0
  404d74:	ldr	w0, [sp, #52]
  404d78:	lsl	x0, x0, #3
  404d7c:	ldr	x3, [sp, #32]
  404d80:	add	x0, x3, x0
  404d84:	add	x1, x2, x1
  404d88:	str	x1, [x0]
  404d8c:	ldr	w0, [sp, #52]
  404d90:	add	w0, w0, #0x1
  404d94:	str	w0, [sp, #52]
  404d98:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404d9c:	add	x0, x0, #0xab0
  404da0:	ldr	w0, [x0]
  404da4:	ldr	w1, [sp, #52]
  404da8:	cmp	w1, w0
  404dac:	b.cc	404d5c <ferror@plt+0x302c>  // b.lo, b.ul, b.last
  404db0:	mov	w0, #0x1                   	// #1
  404db4:	str	w0, [sp, #52]
  404db8:	b	404e10 <ferror@plt+0x30e0>
  404dbc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404dc0:	add	x0, x0, #0xa40
  404dc4:	ldr	x2, [x0]
  404dc8:	ldr	w1, [sp, #52]
  404dcc:	mov	x0, #0x158                 	// #344
  404dd0:	mul	x1, x1, x0
  404dd4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404dd8:	add	x0, x0, #0xab0
  404ddc:	ldr	w3, [x0]
  404de0:	ldr	w0, [sp, #52]
  404de4:	add	w0, w3, w0
  404de8:	sub	w0, w0, #0x1
  404dec:	mov	w0, w0
  404df0:	lsl	x0, x0, #3
  404df4:	ldr	x3, [sp, #32]
  404df8:	add	x0, x3, x0
  404dfc:	add	x1, x2, x1
  404e00:	str	x1, [x0]
  404e04:	ldr	w0, [sp, #52]
  404e08:	add	w0, w0, #0x1
  404e0c:	str	w0, [sp, #52]
  404e10:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404e14:	add	x0, x0, #0xa50
  404e18:	ldr	w0, [x0]
  404e1c:	ldr	w1, [sp, #52]
  404e20:	cmp	w1, w0
  404e24:	b.ls	404dbc <ferror@plt+0x308c>  // b.plast
  404e28:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404e2c:	add	x0, x0, #0xab0
  404e30:	ldr	w1, [x0]
  404e34:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404e38:	add	x0, x0, #0xa50
  404e3c:	ldr	w0, [x0]
  404e40:	add	w0, w1, w0
  404e44:	mov	w1, w0
  404e48:	adrp	x0, 404000 <ferror@plt+0x22d0>
  404e4c:	add	x3, x0, #0x850
  404e50:	mov	x2, #0x8                   	// #8
  404e54:	ldr	x0, [sp, #32]
  404e58:	bl	401990 <qsort@plt>
  404e5c:	str	wzr, [sp, #52]
  404e60:	b	404e94 <ferror@plt+0x3164>
  404e64:	ldr	w0, [sp, #52]
  404e68:	add	w2, w0, #0x1
  404e6c:	ldr	w0, [sp, #52]
  404e70:	lsl	x0, x0, #3
  404e74:	ldr	x1, [sp, #32]
  404e78:	add	x0, x1, x0
  404e7c:	ldr	x0, [x0]
  404e80:	mov	w1, w2
  404e84:	str	w1, [x0, #264]
  404e88:	ldr	w0, [sp, #52]
  404e8c:	add	w0, w0, #0x1
  404e90:	str	w0, [sp, #52]
  404e94:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404e98:	add	x0, x0, #0xab0
  404e9c:	ldr	w1, [x0]
  404ea0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  404ea4:	add	x0, x0, #0xa50
  404ea8:	ldr	w0, [x0]
  404eac:	add	w0, w1, w0
  404eb0:	ldr	w1, [sp, #52]
  404eb4:	cmp	w1, w0
  404eb8:	b.cc	404e64 <ferror@plt+0x3134>  // b.lo, b.ul, b.last
  404ebc:	ldr	x0, [sp, #32]
  404ec0:	ldp	x29, x30, [sp], #64
  404ec4:	ret
  404ec8:	sub	sp, sp, #0x10
  404ecc:	str	x0, [sp, #8]
  404ed0:	ldr	x0, [sp, #8]
  404ed4:	ldr	w0, [x0, #268]
  404ed8:	cmp	w0, #0x0
  404edc:	b.eq	404ef8 <ferror@plt+0x31c8>  // b.none
  404ee0:	ldr	x0, [sp, #8]
  404ee4:	ldr	w0, [x0, #268]
  404ee8:	cmn	w0, #0x1
  404eec:	b.eq	404ef8 <ferror@plt+0x31c8>  // b.none
  404ef0:	mov	w0, #0x1                   	// #1
  404ef4:	b	404efc <ferror@plt+0x31cc>
  404ef8:	mov	w0, #0x0                   	// #0
  404efc:	add	sp, sp, #0x10
  404f00:	ret
  404f04:	sub	sp, sp, #0x10
  404f08:	str	x0, [sp, #8]
  404f0c:	ldr	x0, [sp, #8]
  404f10:	ldr	w0, [x0, #268]
  404f14:	cmp	w0, #0x0
  404f18:	b.ne	404f24 <ferror@plt+0x31f4>  // b.any
  404f1c:	mov	w0, #0x0                   	// #0
  404f20:	b	404f28 <ferror@plt+0x31f8>
  404f24:	mov	w0, #0x1                   	// #1
  404f28:	add	sp, sp, #0x10
  404f2c:	ret
  404f30:	stp	x29, x30, [sp, #-64]!
  404f34:	mov	x29, sp
  404f38:	str	x0, [sp, #24]
  404f3c:	str	xzr, [sp, #56]
  404f40:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  404f44:	add	x0, x0, #0x964
  404f48:	ldr	w0, [x0]
  404f4c:	str	w0, [sp, #44]
  404f50:	b	404fb8 <ferror@plt+0x3288>
  404f54:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  404f58:	add	x0, x0, #0x958
  404f5c:	ldr	x1, [x0]
  404f60:	ldrsw	x0, [sp, #44]
  404f64:	lsl	x0, x0, #4
  404f68:	add	x0, x1, x0
  404f6c:	ldr	x0, [x0]
  404f70:	str	x0, [sp, #56]
  404f74:	ldr	x1, [sp, #24]
  404f78:	ldr	x0, [sp, #56]
  404f7c:	cmp	x1, x0
  404f80:	b.eq	404fc8 <ferror@plt+0x3298>  // b.none
  404f84:	ldr	x0, [sp, #24]
  404f88:	ldr	x0, [x0, #312]
  404f8c:	ldr	x1, [sp, #24]
  404f90:	cmp	x1, x0
  404f94:	b.eq	404fac <ferror@plt+0x327c>  // b.none
  404f98:	ldr	x0, [sp, #24]
  404f9c:	ldr	x0, [x0, #312]
  404fa0:	ldr	x1, [sp, #56]
  404fa4:	cmp	x1, x0
  404fa8:	b.eq	404fd0 <ferror@plt+0x32a0>  // b.none
  404fac:	ldr	w0, [sp, #44]
  404fb0:	sub	w0, w0, #0x1
  404fb4:	str	w0, [sp, #44]
  404fb8:	ldr	w0, [sp, #44]
  404fbc:	cmp	w0, #0x0
  404fc0:	b.gt	404f54 <ferror@plt+0x3224>
  404fc4:	b	404fd4 <ferror@plt+0x32a4>
  404fc8:	nop
  404fcc:	b	404fd4 <ferror@plt+0x32a4>
  404fd0:	nop
  404fd4:	ldr	w0, [sp, #44]
  404fd8:	cmp	w0, #0x0
  404fdc:	b.gt	40500c <ferror@plt+0x32dc>
  404fe0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  404fe4:	add	x0, x0, #0x8f8
  404fe8:	ldr	x0, [x0]
  404fec:	mov	x3, x0
  404ff0:	mov	x2, #0x29                  	// #41
  404ff4:	mov	x1, #0x1                   	// #1
  404ff8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  404ffc:	add	x0, x0, #0xd20
  405000:	bl	401c10 <fwrite@plt>
  405004:	mov	w0, #0x1                   	// #1
  405008:	bl	40d4e0 <ferror@plt+0xb7b0>
  40500c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405010:	add	x0, x0, #0x5a0
  405014:	ldr	w0, [x0]
  405018:	and	w0, w0, #0x2
  40501c:	cmp	w0, #0x0
  405020:	b.eq	405070 <ferror@plt+0x3340>  // b.none
  405024:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405028:	add	x0, x0, #0x964
  40502c:	ldr	w0, [x0]
  405030:	ldr	w2, [sp, #44]
  405034:	mov	w1, w0
  405038:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40503c:	add	x0, x0, #0xd50
  405040:	bl	401cb0 <printf@plt>
  405044:	ldr	x0, [sp, #56]
  405048:	cmp	x0, #0x0
  40504c:	b.eq	40505c <ferror@plt+0x332c>  // b.none
  405050:	ldr	x0, [sp, #56]
  405054:	bl	4113f0 <ferror@plt+0xf6c0>
  405058:	b	405068 <ferror@plt+0x3338>
  40505c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405060:	add	x0, x0, #0xd78
  405064:	bl	401cb0 <printf@plt>
  405068:	mov	w0, #0xa                   	// #10
  40506c:	bl	401ce0 <putchar@plt>
  405070:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405074:	add	x0, x0, #0x964
  405078:	ldr	w0, [x0]
  40507c:	ldr	w1, [sp, #44]
  405080:	cmp	w1, w0
  405084:	b.ne	4050c0 <ferror@plt+0x3390>  // b.any
  405088:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40508c:	add	x0, x0, #0x5a0
  405090:	ldr	w0, [x0]
  405094:	and	w0, w0, #0x2
  405098:	cmp	w0, #0x0
  40509c:	b.eq	405300 <ferror@plt+0x35d0>  // b.none
  4050a0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4050a4:	add	x0, x0, #0xd88
  4050a8:	bl	401cb0 <printf@plt>
  4050ac:	ldr	x0, [sp, #24]
  4050b0:	bl	4113f0 <ferror@plt+0xf6c0>
  4050b4:	mov	w0, #0xa                   	// #10
  4050b8:	bl	401ce0 <putchar@plt>
  4050bc:	b	405300 <ferror@plt+0x35d0>
  4050c0:	ldr	x0, [sp, #56]
  4050c4:	str	x0, [sp, #48]
  4050c8:	b	40510c <ferror@plt+0x33dc>
  4050cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4050d0:	add	x0, x0, #0x5a0
  4050d4:	ldr	w0, [x0]
  4050d8:	and	w0, w0, #0x2
  4050dc:	cmp	w0, #0x0
  4050e0:	b.eq	405100 <ferror@plt+0x33d0>  // b.none
  4050e4:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4050e8:	add	x0, x0, #0xd98
  4050ec:	bl	401cb0 <printf@plt>
  4050f0:	ldr	x0, [sp, #48]
  4050f4:	bl	4113f0 <ferror@plt+0xf6c0>
  4050f8:	mov	w0, #0xa                   	// #10
  4050fc:	bl	401ce0 <putchar@plt>
  405100:	ldr	x0, [sp, #48]
  405104:	ldr	x0, [x0, #320]
  405108:	str	x0, [sp, #48]
  40510c:	ldr	x0, [sp, #48]
  405110:	ldr	x0, [x0, #320]
  405114:	cmp	x0, #0x0
  405118:	b.ne	4050cc <ferror@plt+0x339c>  // b.any
  40511c:	ldr	x0, [sp, #56]
  405120:	ldr	x0, [x0, #312]
  405124:	ldr	x1, [sp, #56]
  405128:	cmp	x1, x0
  40512c:	b.eq	405170 <ferror@plt+0x3440>  // b.none
  405130:	ldr	x0, [sp, #56]
  405134:	ldr	x0, [x0, #312]
  405138:	str	x0, [sp, #56]
  40513c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405140:	add	x0, x0, #0x5a0
  405144:	ldr	w0, [x0]
  405148:	and	w0, w0, #0x2
  40514c:	cmp	w0, #0x0
  405150:	b.eq	405170 <ferror@plt+0x3440>  // b.none
  405154:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405158:	add	x0, x0, #0xdb0
  40515c:	bl	401cb0 <printf@plt>
  405160:	ldr	x0, [sp, #56]
  405164:	bl	4113f0 <ferror@plt+0xf6c0>
  405168:	mov	w0, #0xa                   	// #10
  40516c:	bl	401ce0 <putchar@plt>
  405170:	ldr	w0, [sp, #44]
  405174:	add	w0, w0, #0x1
  405178:	str	w0, [sp, #40]
  40517c:	b	4052e8 <ferror@plt+0x35b8>
  405180:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405184:	add	x0, x0, #0x958
  405188:	ldr	x1, [x0]
  40518c:	ldrsw	x0, [sp, #40]
  405190:	lsl	x0, x0, #4
  405194:	add	x0, x1, x0
  405198:	ldr	x0, [x0]
  40519c:	str	x0, [sp, #24]
  4051a0:	ldr	x0, [sp, #24]
  4051a4:	ldr	x0, [x0, #312]
  4051a8:	ldr	x1, [sp, #24]
  4051ac:	cmp	x1, x0
  4051b0:	b.ne	40529c <ferror@plt+0x356c>  // b.any
  4051b4:	ldr	x0, [sp, #48]
  4051b8:	ldr	x1, [sp, #24]
  4051bc:	str	x1, [x0, #320]
  4051c0:	ldr	x0, [sp, #24]
  4051c4:	ldr	x1, [sp, #56]
  4051c8:	str	x1, [x0, #312]
  4051cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4051d0:	add	x0, x0, #0x5a0
  4051d4:	ldr	w0, [x0]
  4051d8:	and	w0, w0, #0x2
  4051dc:	cmp	w0, #0x0
  4051e0:	b.eq	405214 <ferror@plt+0x34e4>  // b.none
  4051e4:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4051e8:	add	x0, x0, #0xdd0
  4051ec:	bl	401cb0 <printf@plt>
  4051f0:	ldr	x0, [sp, #24]
  4051f4:	bl	4113f0 <ferror@plt+0xf6c0>
  4051f8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4051fc:	add	x0, x0, #0xde8
  405200:	bl	401cb0 <printf@plt>
  405204:	ldr	x0, [sp, #56]
  405208:	bl	4113f0 <ferror@plt+0xf6c0>
  40520c:	mov	w0, #0xa                   	// #10
  405210:	bl	401ce0 <putchar@plt>
  405214:	ldr	x0, [sp, #24]
  405218:	str	x0, [sp, #48]
  40521c:	b	405288 <ferror@plt+0x3558>
  405220:	ldr	x0, [sp, #48]
  405224:	ldr	x0, [x0, #320]
  405228:	ldr	x1, [sp, #56]
  40522c:	str	x1, [x0, #312]
  405230:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405234:	add	x0, x0, #0x5a0
  405238:	ldr	w0, [x0]
  40523c:	and	w0, w0, #0x2
  405240:	cmp	w0, #0x0
  405244:	b.eq	40527c <ferror@plt+0x354c>  // b.none
  405248:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40524c:	add	x0, x0, #0xdf0
  405250:	bl	401cb0 <printf@plt>
  405254:	ldr	x0, [sp, #48]
  405258:	ldr	x0, [x0, #320]
  40525c:	bl	4113f0 <ferror@plt+0xf6c0>
  405260:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405264:	add	x0, x0, #0xde8
  405268:	bl	401cb0 <printf@plt>
  40526c:	ldr	x0, [sp, #56]
  405270:	bl	4113f0 <ferror@plt+0xf6c0>
  405274:	mov	w0, #0xa                   	// #10
  405278:	bl	401ce0 <putchar@plt>
  40527c:	ldr	x0, [sp, #48]
  405280:	ldr	x0, [x0, #320]
  405284:	str	x0, [sp, #48]
  405288:	ldr	x0, [sp, #48]
  40528c:	ldr	x0, [x0, #320]
  405290:	cmp	x0, #0x0
  405294:	b.ne	405220 <ferror@plt+0x34f0>  // b.any
  405298:	b	4052dc <ferror@plt+0x35ac>
  40529c:	ldr	x0, [sp, #24]
  4052a0:	ldr	x0, [x0, #312]
  4052a4:	ldr	x1, [sp, #56]
  4052a8:	cmp	x1, x0
  4052ac:	b.eq	4052dc <ferror@plt+0x35ac>  // b.none
  4052b0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4052b4:	add	x0, x0, #0x8f8
  4052b8:	ldr	x0, [x0]
  4052bc:	mov	x3, x0
  4052c0:	mov	x2, #0x26                  	// #38
  4052c4:	mov	x1, #0x1                   	// #1
  4052c8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4052cc:	add	x0, x0, #0xe10
  4052d0:	bl	401c10 <fwrite@plt>
  4052d4:	mov	w0, #0x1                   	// #1
  4052d8:	bl	40d4e0 <ferror@plt+0xb7b0>
  4052dc:	ldr	w0, [sp, #40]
  4052e0:	add	w0, w0, #0x1
  4052e4:	str	w0, [sp, #40]
  4052e8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4052ec:	add	x0, x0, #0x964
  4052f0:	ldr	w0, [x0]
  4052f4:	ldr	w1, [sp, #40]
  4052f8:	cmp	w1, w0
  4052fc:	b.le	405180 <ferror@plt+0x3450>
  405300:	nop
  405304:	ldp	x29, x30, [sp], #64
  405308:	ret
  40530c:	stp	x29, x30, [sp, #-32]!
  405310:	mov	x29, sp
  405314:	str	x0, [sp, #24]
  405318:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40531c:	add	x0, x0, #0x964
  405320:	ldr	w0, [x0]
  405324:	add	w1, w0, #0x1
  405328:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40532c:	add	x0, x0, #0x964
  405330:	str	w1, [x0]
  405334:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405338:	add	x0, x0, #0x964
  40533c:	ldr	w1, [x0]
  405340:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405344:	add	x0, x0, #0x960
  405348:	ldr	w0, [x0]
  40534c:	cmp	w1, w0
  405350:	b.lt	4053ac <ferror@plt+0x367c>  // b.tstop
  405354:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405358:	add	x0, x0, #0x960
  40535c:	ldr	w0, [x0]
  405360:	add	w1, w0, #0x80
  405364:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405368:	add	x0, x0, #0x960
  40536c:	str	w1, [x0]
  405370:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405374:	add	x0, x0, #0x958
  405378:	ldr	x2, [x0]
  40537c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405380:	add	x0, x0, #0x960
  405384:	ldr	w0, [x0]
  405388:	sxtw	x0, w0
  40538c:	lsl	x0, x0, #4
  405390:	mov	x1, x0
  405394:	mov	x0, x2
  405398:	bl	401a00 <xrealloc@plt>
  40539c:	mov	x1, x0
  4053a0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4053a4:	add	x0, x0, #0x958
  4053a8:	str	x1, [x0]
  4053ac:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4053b0:	add	x0, x0, #0x958
  4053b4:	ldr	x1, [x0]
  4053b8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4053bc:	add	x0, x0, #0x964
  4053c0:	ldr	w0, [x0]
  4053c4:	sxtw	x0, w0
  4053c8:	lsl	x0, x0, #4
  4053cc:	add	x0, x1, x0
  4053d0:	ldr	x1, [sp, #24]
  4053d4:	str	x1, [x0]
  4053d8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4053dc:	add	x0, x0, #0x958
  4053e0:	ldr	x1, [x0]
  4053e4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4053e8:	add	x0, x0, #0x964
  4053ec:	ldr	w0, [x0]
  4053f0:	sxtw	x0, w0
  4053f4:	lsl	x0, x0, #4
  4053f8:	add	x0, x1, x0
  4053fc:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  405400:	add	x1, x1, #0x964
  405404:	ldr	w1, [x1]
  405408:	str	w1, [x0, #8]
  40540c:	ldr	x0, [sp, #24]
  405410:	mov	w1, #0xffffffff            	// #-1
  405414:	str	w1, [x0, #268]
  405418:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40541c:	add	x0, x0, #0x5a0
  405420:	ldr	w0, [x0]
  405424:	and	w0, w0, #0x2
  405428:	cmp	w0, #0x0
  40542c:	b.eq	40545c <ferror@plt+0x372c>  // b.none
  405430:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405434:	add	x0, x0, #0x964
  405438:	ldr	w0, [x0]
  40543c:	mov	w1, w0
  405440:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405444:	add	x0, x0, #0xe38
  405448:	bl	401cb0 <printf@plt>
  40544c:	ldr	x0, [sp, #24]
  405450:	bl	4113f0 <ferror@plt+0xf6c0>
  405454:	mov	w0, #0xa                   	// #10
  405458:	bl	401ce0 <putchar@plt>
  40545c:	nop
  405460:	ldp	x29, x30, [sp], #32
  405464:	ret
  405468:	stp	x29, x30, [sp, #-48]!
  40546c:	mov	x29, sp
  405470:	str	x0, [sp, #24]
  405474:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405478:	add	x0, x0, #0x5a0
  40547c:	ldr	w0, [x0]
  405480:	and	w0, w0, #0x2
  405484:	cmp	w0, #0x0
  405488:	b.eq	4054b8 <ferror@plt+0x3788>  // b.none
  40548c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405490:	add	x0, x0, #0x964
  405494:	ldr	w0, [x0]
  405498:	mov	w1, w0
  40549c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4054a0:	add	x0, x0, #0xe50
  4054a4:	bl	401cb0 <printf@plt>
  4054a8:	ldr	x0, [sp, #24]
  4054ac:	bl	4113f0 <ferror@plt+0xf6c0>
  4054b0:	mov	w0, #0xa                   	// #10
  4054b4:	bl	401ce0 <putchar@plt>
  4054b8:	ldr	x0, [sp, #24]
  4054bc:	ldr	x0, [x0, #312]
  4054c0:	ldr	x1, [sp, #24]
  4054c4:	cmp	x1, x0
  4054c8:	b.ne	40556c <ferror@plt+0x383c>  // b.any
  4054cc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4054d0:	add	x0, x0, #0x968
  4054d4:	ldr	w0, [x0]
  4054d8:	add	w1, w0, #0x1
  4054dc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4054e0:	add	x0, x0, #0x968
  4054e4:	str	w1, [x0]
  4054e8:	ldr	x0, [sp, #24]
  4054ec:	str	x0, [sp, #40]
  4054f0:	b	40555c <ferror@plt+0x382c>
  4054f4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4054f8:	add	x0, x0, #0x968
  4054fc:	ldr	w1, [x0]
  405500:	ldr	x0, [sp, #40]
  405504:	str	w1, [x0, #268]
  405508:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40550c:	add	x0, x0, #0x5a0
  405510:	ldr	w0, [x0]
  405514:	and	w0, w0, #0x2
  405518:	cmp	w0, #0x0
  40551c:	b.eq	405550 <ferror@plt+0x3820>  // b.none
  405520:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405524:	add	x0, x0, #0xe68
  405528:	bl	401cb0 <printf@plt>
  40552c:	ldr	x0, [sp, #40]
  405530:	bl	4113f0 <ferror@plt+0xf6c0>
  405534:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405538:	add	x0, x0, #0x968
  40553c:	ldr	w0, [x0]
  405540:	mov	w1, w0
  405544:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405548:	add	x0, x0, #0xe80
  40554c:	bl	401cb0 <printf@plt>
  405550:	ldr	x0, [sp, #40]
  405554:	ldr	x0, [x0, #320]
  405558:	str	x0, [sp, #40]
  40555c:	ldr	x0, [sp, #40]
  405560:	cmp	x0, #0x0
  405564:	b.ne	4054f4 <ferror@plt+0x37c4>  // b.any
  405568:	b	405590 <ferror@plt+0x3860>
  40556c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405570:	add	x0, x0, #0x5a0
  405574:	ldr	w0, [x0]
  405578:	and	w0, w0, #0x2
  40557c:	cmp	w0, #0x0
  405580:	b.eq	405590 <ferror@plt+0x3860>  // b.none
  405584:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405588:	add	x0, x0, #0xe98
  40558c:	bl	401b60 <puts@plt>
  405590:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405594:	add	x0, x0, #0x964
  405598:	ldr	w0, [x0]
  40559c:	sub	w1, w0, #0x1
  4055a0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4055a4:	add	x0, x0, #0x964
  4055a8:	str	w1, [x0]
  4055ac:	nop
  4055b0:	ldp	x29, x30, [sp], #48
  4055b4:	ret
  4055b8:	stp	x29, x30, [sp, #-48]!
  4055bc:	mov	x29, sp
  4055c0:	str	x0, [sp, #24]
  4055c4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4055c8:	add	x0, x0, #0x5a0
  4055cc:	ldr	w0, [x0]
  4055d0:	and	w0, w0, #0x2
  4055d4:	cmp	w0, #0x0
  4055d8:	b.eq	4055fc <ferror@plt+0x38cc>  // b.none
  4055dc:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4055e0:	add	x0, x0, #0xec0
  4055e4:	bl	401cb0 <printf@plt>
  4055e8:	ldr	x0, [sp, #24]
  4055ec:	bl	4113f0 <ferror@plt+0xf6c0>
  4055f0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4055f4:	add	x0, x0, #0xed0
  4055f8:	bl	401b60 <puts@plt>
  4055fc:	ldr	x0, [sp, #24]
  405600:	bl	404ec8 <ferror@plt+0x3198>
  405604:	cmp	w0, #0x0
  405608:	b.ne	405670 <ferror@plt+0x3940>  // b.any
  40560c:	ldr	x0, [sp, #24]
  405610:	bl	404f04 <ferror@plt+0x31d4>
  405614:	cmp	w0, #0x0
  405618:	b.eq	405628 <ferror@plt+0x38f8>  // b.none
  40561c:	ldr	x0, [sp, #24]
  405620:	bl	404f30 <ferror@plt+0x3200>
  405624:	b	405674 <ferror@plt+0x3944>
  405628:	ldr	x0, [sp, #24]
  40562c:	bl	40530c <ferror@plt+0x35dc>
  405630:	ldr	x0, [sp, #24]
  405634:	ldr	x0, [x0, #336]
  405638:	str	x0, [sp, #40]
  40563c:	b	405658 <ferror@plt+0x3928>
  405640:	ldr	x0, [sp, #40]
  405644:	ldr	x0, [x0, #8]
  405648:	bl	4055b8 <ferror@plt+0x3888>
  40564c:	ldr	x0, [sp, #40]
  405650:	ldr	x0, [x0, #48]
  405654:	str	x0, [sp, #40]
  405658:	ldr	x0, [sp, #40]
  40565c:	cmp	x0, #0x0
  405660:	b.ne	405640 <ferror@plt+0x3910>  // b.any
  405664:	ldr	x0, [sp, #24]
  405668:	bl	405468 <ferror@plt+0x3738>
  40566c:	b	405674 <ferror@plt+0x3944>
  405670:	nop
  405674:	ldp	x29, x30, [sp], #48
  405678:	ret
  40567c:	sub	sp, sp, #0x60
  405680:	stp	x29, x30, [sp, #16]
  405684:	add	x29, sp, #0x10
  405688:	stp	x19, x20, [sp, #32]
  40568c:	stp	x21, x22, [sp, #48]
  405690:	stp	x23, x24, [sp, #64]
  405694:	str	x25, [sp, #80]
  405698:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40569c:	add	x0, x0, #0x278
  4056a0:	ldr	w0, [x0]
  4056a4:	cmp	w0, #0x0
  4056a8:	b.eq	4056bc <ferror@plt+0x398c>  // b.none
  4056ac:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4056b0:	add	x0, x0, #0x278
  4056b4:	str	wzr, [x0]
  4056b8:	b	4056c8 <ferror@plt+0x3998>
  4056bc:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4056c0:	add	x0, x0, #0xed8
  4056c4:	bl	401b60 <puts@plt>
  4056c8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4056cc:	add	x0, x0, #0x5a8
  4056d0:	ldr	w0, [x0]
  4056d4:	cmp	w0, #0x0
  4056d8:	b.ne	405724 <ferror@plt+0x39f4>  // b.any
  4056dc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4056e0:	add	x0, x0, #0x274
  4056e4:	ldr	w0, [x0]
  4056e8:	cmp	w0, #0x0
  4056ec:	b.eq	40570c <ferror@plt+0x39dc>  // b.none
  4056f0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4056f4:	add	x1, x0, #0xee0
  4056f8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4056fc:	add	x0, x0, #0xf10
  405700:	bl	401bc0 <dgettext@plt>
  405704:	bl	401cb0 <printf@plt>
  405708:	b	405724 <ferror@plt+0x39f4>
  40570c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405710:	add	x1, x0, #0xf18
  405714:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405718:	add	x0, x0, #0xf10
  40571c:	bl	401bc0 <dgettext@plt>
  405720:	bl	401cb0 <printf@plt>
  405724:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405728:	add	x1, x0, #0xf28
  40572c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405730:	add	x0, x0, #0xf10
  405734:	bl	401bc0 <dgettext@plt>
  405738:	mov	x2, x0
  40573c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405740:	add	x0, x0, #0xaa8
  405744:	ldr	d0, [x0]
  405748:	fcvtzs	d0, d0
  40574c:	fmov	x0, d0
  405750:	lsl	x0, x0, #1
  405754:	mov	x1, x0
  405758:	mov	x0, x2
  40575c:	bl	401cb0 <printf@plt>
  405760:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405764:	add	x0, x0, #0x970
  405768:	ldr	d0, [x0]
  40576c:	fcmpe	d0, #0.0
  405770:	b.le	4057d8 <ferror@plt+0x3aa8>
  405774:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405778:	add	x1, x0, #0xf60
  40577c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405780:	add	x0, x0, #0xf10
  405784:	bl	401bc0 <dgettext@plt>
  405788:	mov	x1, x0
  40578c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  405790:	add	x0, x0, #0x970
  405794:	ldr	d0, [x0]
  405798:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40579c:	fmov	d1, x0
  4057a0:	fdiv	d2, d1, d0
  4057a4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4057a8:	add	x0, x0, #0x970
  4057ac:	ldr	d1, [x0]
  4057b0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4057b4:	add	x0, x0, #0x598
  4057b8:	ldr	d0, [x0]
  4057bc:	scvtf	d0, d0
  4057c0:	fdiv	d0, d1, d0
  4057c4:	fmov	d1, d0
  4057c8:	fmov	d0, d2
  4057cc:	mov	x0, x1
  4057d0:	bl	401cb0 <printf@plt>
  4057d4:	b	405800 <ferror@plt+0x3ad0>
  4057d8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4057dc:	add	x1, x0, #0xf80
  4057e0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4057e4:	add	x0, x0, #0xf10
  4057e8:	bl	401bc0 <dgettext@plt>
  4057ec:	bl	401cb0 <printf@plt>
  4057f0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4057f4:	add	x0, x0, #0x970
  4057f8:	fmov	d0, #1.000000000000000000e+00
  4057fc:	str	d0, [x0]
  405800:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405804:	add	x0, x0, #0x5a8
  405808:	ldr	w0, [x0]
  40580c:	cmp	w0, #0x0
  405810:	b.eq	405a00 <ferror@plt+0x3cd0>  // b.none
  405814:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405818:	add	x1, x0, #0xf98
  40581c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405820:	add	x0, x0, #0xf10
  405824:	bl	401bc0 <dgettext@plt>
  405828:	mov	x19, x0
  40582c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405830:	add	x1, x0, #0xfa0
  405834:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405838:	add	x0, x0, #0xf10
  40583c:	bl	401bc0 <dgettext@plt>
  405840:	mov	x20, x0
  405844:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405848:	add	x1, x0, #0xfa8
  40584c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405850:	add	x0, x0, #0xf10
  405854:	bl	401bc0 <dgettext@plt>
  405858:	mov	x7, x0
  40585c:	mov	x6, x20
  405860:	mov	x5, x19
  405864:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405868:	add	x4, x0, #0xfb0
  40586c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405870:	add	x3, x0, #0xfb0
  405874:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405878:	add	x2, x0, #0xfb0
  40587c:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405880:	add	x1, x0, #0xfb0
  405884:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405888:	add	x0, x0, #0xfb8
  40588c:	bl	401cb0 <printf@plt>
  405890:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405894:	add	x1, x0, #0xff0
  405898:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40589c:	add	x0, x0, #0xf10
  4058a0:	bl	401bc0 <dgettext@plt>
  4058a4:	mov	x19, x0
  4058a8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4058ac:	add	x1, x0, #0xff8
  4058b0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4058b4:	add	x0, x0, #0xf10
  4058b8:	bl	401bc0 <dgettext@plt>
  4058bc:	mov	x20, x0
  4058c0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4058c4:	add	x1, x0, #0x0
  4058c8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4058cc:	add	x0, x0, #0xf10
  4058d0:	bl	401bc0 <dgettext@plt>
  4058d4:	mov	x21, x0
  4058d8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4058dc:	add	x1, x0, #0x8
  4058e0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4058e4:	add	x0, x0, #0xf10
  4058e8:	bl	401bc0 <dgettext@plt>
  4058ec:	mov	x22, x0
  4058f0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4058f4:	add	x1, x0, #0xf98
  4058f8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4058fc:	add	x0, x0, #0xf10
  405900:	bl	401bc0 <dgettext@plt>
  405904:	mov	x23, x0
  405908:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40590c:	add	x1, x0, #0x0
  405910:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405914:	add	x0, x0, #0xf10
  405918:	bl	401bc0 <dgettext@plt>
  40591c:	mov	x24, x0
  405920:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405924:	add	x1, x0, #0x18
  405928:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40592c:	add	x0, x0, #0xf10
  405930:	bl	401bc0 <dgettext@plt>
  405934:	mov	x25, x0
  405938:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40593c:	add	x1, x0, #0xff0
  405940:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405944:	add	x0, x0, #0xf10
  405948:	bl	401bc0 <dgettext@plt>
  40594c:	str	x0, [sp]
  405950:	mov	x7, x25
  405954:	mov	x6, x24
  405958:	mov	x5, x23
  40595c:	mov	x4, x22
  405960:	mov	x3, x21
  405964:	mov	x2, x20
  405968:	mov	x1, x19
  40596c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405970:	add	x0, x0, #0x20
  405974:	bl	401cb0 <printf@plt>
  405978:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40597c:	add	x1, x0, #0xf98
  405980:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405984:	add	x0, x0, #0xf10
  405988:	bl	401bc0 <dgettext@plt>
  40598c:	mov	x19, x0
  405990:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405994:	add	x1, x0, #0xfa0
  405998:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40599c:	add	x0, x0, #0xf10
  4059a0:	bl	401bc0 <dgettext@plt>
  4059a4:	mov	x20, x0
  4059a8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4059ac:	add	x1, x0, #0x58
  4059b0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4059b4:	add	x0, x0, #0xf10
  4059b8:	bl	401bc0 <dgettext@plt>
  4059bc:	mov	x7, x0
  4059c0:	mov	x6, x20
  4059c4:	mov	x5, x19
  4059c8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4059cc:	add	x4, x0, #0xfb0
  4059d0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4059d4:	add	x3, x0, #0xfb0
  4059d8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4059dc:	add	x2, x0, #0xfb0
  4059e0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4059e4:	add	x1, x0, #0xfb0
  4059e8:	adrp	x0, 414000 <ferror@plt+0x122d0>
  4059ec:	add	x0, x0, #0xfb8
  4059f0:	bl	401cb0 <printf@plt>
  4059f4:	mov	w0, #0xa                   	// #10
  4059f8:	bl	401ce0 <putchar@plt>
  4059fc:	b	405a18 <ferror@plt+0x3ce8>
  405a00:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405a04:	add	x1, x0, #0x68
  405a08:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405a0c:	add	x0, x0, #0xf10
  405a10:	bl	401bc0 <dgettext@plt>
  405a14:	bl	401cb0 <printf@plt>
  405a18:	nop
  405a1c:	ldp	x19, x20, [sp, #32]
  405a20:	ldp	x21, x22, [sp, #48]
  405a24:	ldp	x23, x24, [sp, #64]
  405a28:	ldr	x25, [sp, #80]
  405a2c:	ldp	x29, x30, [sp, #16]
  405a30:	add	sp, sp, #0x60
  405a34:	ret
  405a38:	mov	x12, #0x2020                	// #8224
  405a3c:	sub	sp, sp, x12
  405a40:	stp	x29, x30, [sp]
  405a44:	mov	x29, sp
  405a48:	str	x0, [sp, #24]
  405a4c:	ldr	x0, [sp, #24]
  405a50:	ldr	w0, [x0, #264]
  405a54:	add	x3, sp, #0x20
  405a58:	mov	w2, w0
  405a5c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405a60:	add	x1, x0, #0xa0
  405a64:	mov	x0, x3
  405a68:	bl	401950 <sprintf@plt>
  405a6c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405a70:	add	x0, x0, #0x5a8
  405a74:	ldr	w0, [x0]
  405a78:	cmp	w0, #0x0
  405a7c:	b.eq	405a8c <ferror@plt+0x3d5c>  // b.none
  405a80:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405a84:	add	x0, x0, #0xa8
  405a88:	b	405a94 <ferror@plt+0x3d64>
  405a8c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405a90:	add	x0, x0, #0xc8
  405a94:	ldr	x1, [sp, #24]
  405a98:	ldr	d1, [x1, #288]
  405a9c:	ldr	x1, [sp, #24]
  405aa0:	ldr	d0, [x1, #296]
  405aa4:	fadd	d0, d1, d0
  405aa8:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  405aac:	fmov	d1, x1
  405ab0:	fmul	d1, d0, d1
  405ab4:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  405ab8:	add	x1, x1, #0x970
  405abc:	ldr	d0, [x1]
  405ac0:	fdiv	d3, d1, d0
  405ac4:	ldr	x1, [sp, #24]
  405ac8:	ldr	d1, [x1, #288]
  405acc:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405ad0:	add	x1, x1, #0x598
  405ad4:	ldr	d0, [x1]
  405ad8:	scvtf	d0, d0
  405adc:	fdiv	d4, d1, d0
  405ae0:	ldr	x1, [sp, #24]
  405ae4:	ldr	d1, [x1, #296]
  405ae8:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405aec:	add	x1, x1, #0x598
  405af0:	ldr	d0, [x1]
  405af4:	scvtf	d0, d0
  405af8:	fdiv	d0, d1, d0
  405afc:	ldr	x1, [sp, #24]
  405b00:	ldr	x2, [x1, #40]
  405b04:	add	x1, sp, #0x20
  405b08:	fmov	d2, d0
  405b0c:	fmov	d1, d4
  405b10:	fmov	d0, d3
  405b14:	bl	401cb0 <printf@plt>
  405b18:	ldr	x0, [sp, #24]
  405b1c:	ldr	x0, [x0, #248]
  405b20:	cmp	x0, #0x0
  405b24:	b.eq	405b44 <ferror@plt+0x3e14>  // b.none
  405b28:	ldr	x0, [sp, #24]
  405b2c:	ldr	x0, [x0, #248]
  405b30:	mov	x1, x0
  405b34:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405b38:	add	x0, x0, #0xe8
  405b3c:	bl	401cb0 <printf@plt>
  405b40:	b	405b58 <ferror@plt+0x3e28>
  405b44:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405b48:	add	x1, x0, #0xfb0
  405b4c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405b50:	add	x0, x0, #0xf0
  405b54:	bl	401cb0 <printf@plt>
  405b58:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405b5c:	add	x1, x0, #0xf8
  405b60:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405b64:	add	x0, x0, #0xf10
  405b68:	bl	401bc0 <dgettext@plt>
  405b6c:	mov	x3, x0
  405b70:	ldr	x0, [sp, #24]
  405b74:	ldr	w1, [x0, #304]
  405b78:	ldr	x0, [sp, #24]
  405b7c:	ldr	w0, [x0, #264]
  405b80:	mov	w2, w0
  405b84:	mov	x0, x3
  405b88:	bl	401cb0 <printf@plt>
  405b8c:	nop
  405b90:	ldp	x29, x30, [sp]
  405b94:	mov	x12, #0x2020                	// #8224
  405b98:	add	sp, sp, x12
  405b9c:	ret
  405ba0:	sub	sp, sp, #0x30
  405ba4:	str	x0, [sp, #8]
  405ba8:	str	x1, [sp]
  405bac:	ldr	x0, [sp, #8]
  405bb0:	ldr	d1, [x0, #288]
  405bb4:	ldr	x0, [sp, #8]
  405bb8:	ldr	d0, [x0, #296]
  405bbc:	fadd	d0, d1, d0
  405bc0:	str	d0, [sp, #40]
  405bc4:	ldr	x0, [sp]
  405bc8:	ldr	d1, [x0, #288]
  405bcc:	ldr	x0, [sp]
  405bd0:	ldr	d0, [x0, #296]
  405bd4:	fadd	d0, d1, d0
  405bd8:	str	d0, [sp, #32]
  405bdc:	ldr	x0, [sp, #8]
  405be0:	ldr	x1, [x0, #40]
  405be4:	ldr	x0, [sp, #8]
  405be8:	ldr	x0, [x0, #248]
  405bec:	add	x0, x1, x0
  405bf0:	str	x0, [sp, #24]
  405bf4:	ldr	x0, [sp]
  405bf8:	ldr	x1, [x0, #40]
  405bfc:	ldr	x0, [sp]
  405c00:	ldr	x0, [x0, #248]
  405c04:	add	x0, x1, x0
  405c08:	str	x0, [sp, #16]
  405c0c:	ldr	d1, [sp, #40]
  405c10:	ldr	d0, [sp, #32]
  405c14:	fcmpe	d1, d0
  405c18:	b.le	405c24 <ferror@plt+0x3ef4>
  405c1c:	mov	w0, #0x1                   	// #1
  405c20:	b	405c70 <ferror@plt+0x3f40>
  405c24:	ldr	d1, [sp, #40]
  405c28:	ldr	d0, [sp, #32]
  405c2c:	fcmpe	d1, d0
  405c30:	b.pl	405c3c <ferror@plt+0x3f0c>  // b.nfrst
  405c34:	mov	w0, #0xffffffff            	// #-1
  405c38:	b	405c70 <ferror@plt+0x3f40>
  405c3c:	ldr	x1, [sp, #24]
  405c40:	ldr	x0, [sp, #16]
  405c44:	cmp	x1, x0
  405c48:	b.ls	405c54 <ferror@plt+0x3f24>  // b.plast
  405c4c:	mov	w0, #0x1                   	// #1
  405c50:	b	405c70 <ferror@plt+0x3f40>
  405c54:	ldr	x1, [sp, #24]
  405c58:	ldr	x0, [sp, #16]
  405c5c:	cmp	x1, x0
  405c60:	b.cs	405c6c <ferror@plt+0x3f3c>  // b.hs, b.nlast
  405c64:	mov	w0, #0xffffffff            	// #-1
  405c68:	b	405c70 <ferror@plt+0x3f40>
  405c6c:	mov	w0, #0x0                   	// #0
  405c70:	add	sp, sp, #0x30
  405c74:	ret
  405c78:	stp	x29, x30, [sp, #-64]!
  405c7c:	mov	x29, sp
  405c80:	str	x0, [sp, #24]
  405c84:	ldr	x0, [sp, #24]
  405c88:	ldr	x0, [x0, #320]
  405c8c:	str	x0, [sp, #40]
  405c90:	ldr	x0, [sp, #24]
  405c94:	str	xzr, [x0, #320]
  405c98:	ldr	x0, [sp, #40]
  405c9c:	str	x0, [sp, #56]
  405ca0:	b	405d20 <ferror@plt+0x3ff0>
  405ca4:	ldr	x0, [sp, #56]
  405ca8:	ldr	x0, [x0, #320]
  405cac:	str	x0, [sp, #40]
  405cb0:	ldr	x0, [sp, #24]
  405cb4:	str	x0, [sp, #48]
  405cb8:	b	405ce4 <ferror@plt+0x3fb4>
  405cbc:	ldr	x0, [sp, #48]
  405cc0:	ldr	x0, [x0, #320]
  405cc4:	mov	x1, x0
  405cc8:	ldr	x0, [sp, #56]
  405ccc:	bl	405ba0 <ferror@plt+0x3e70>
  405cd0:	cmp	w0, #0x1
  405cd4:	b.eq	405cf8 <ferror@plt+0x3fc8>  // b.none
  405cd8:	ldr	x0, [sp, #48]
  405cdc:	ldr	x0, [x0, #320]
  405ce0:	str	x0, [sp, #48]
  405ce4:	ldr	x0, [sp, #48]
  405ce8:	ldr	x0, [x0, #320]
  405cec:	cmp	x0, #0x0
  405cf0:	b.ne	405cbc <ferror@plt+0x3f8c>  // b.any
  405cf4:	b	405cfc <ferror@plt+0x3fcc>
  405cf8:	nop
  405cfc:	ldr	x0, [sp, #48]
  405d00:	ldr	x1, [x0, #320]
  405d04:	ldr	x0, [sp, #56]
  405d08:	str	x1, [x0, #320]
  405d0c:	ldr	x0, [sp, #48]
  405d10:	ldr	x1, [sp, #56]
  405d14:	str	x1, [x0, #320]
  405d18:	ldr	x0, [sp, #40]
  405d1c:	str	x0, [sp, #56]
  405d20:	ldr	x0, [sp, #56]
  405d24:	cmp	x0, #0x0
  405d28:	b.ne	405ca4 <ferror@plt+0x3f74>  // b.any
  405d2c:	nop
  405d30:	nop
  405d34:	ldp	x29, x30, [sp], #64
  405d38:	ret
  405d3c:	stp	x29, x30, [sp, #-48]!
  405d40:	mov	x29, sp
  405d44:	str	x0, [sp, #24]
  405d48:	ldr	x0, [sp, #24]
  405d4c:	bl	405c78 <ferror@plt+0x3f48>
  405d50:	ldr	x0, [sp, #24]
  405d54:	ldr	x0, [x0, #320]
  405d58:	str	x0, [sp, #40]
  405d5c:	b	405e50 <ferror@plt+0x4120>
  405d60:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405d64:	add	x0, x0, #0x5a8
  405d68:	ldr	w0, [x0]
  405d6c:	cmp	w0, #0x0
  405d70:	b.eq	405d80 <ferror@plt+0x4050>  // b.none
  405d74:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405d78:	add	x0, x0, #0x118
  405d7c:	b	405d88 <ferror@plt+0x4058>
  405d80:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405d84:	add	x0, x0, #0x138
  405d88:	ldr	x1, [sp, #40]
  405d8c:	ldr	d1, [x1, #288]
  405d90:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405d94:	add	x1, x1, #0x598
  405d98:	ldr	d0, [x1]
  405d9c:	scvtf	d0, d0
  405da0:	fdiv	d2, d1, d0
  405da4:	ldr	x1, [sp, #40]
  405da8:	ldr	d1, [x1, #296]
  405dac:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405db0:	add	x1, x1, #0x598
  405db4:	ldr	d0, [x1]
  405db8:	scvtf	d0, d0
  405dbc:	fdiv	d0, d1, d0
  405dc0:	ldr	x1, [sp, #40]
  405dc4:	ldr	x1, [x1, #40]
  405dc8:	mov	x3, x1
  405dcc:	fmov	d1, d0
  405dd0:	fmov	d0, d2
  405dd4:	adrp	x1, 414000 <ferror@plt+0x122d0>
  405dd8:	add	x2, x1, #0xfb0
  405ddc:	adrp	x1, 414000 <ferror@plt+0x122d0>
  405de0:	add	x1, x1, #0xfb0
  405de4:	bl	401cb0 <printf@plt>
  405de8:	ldr	x0, [sp, #40]
  405dec:	ldr	x0, [x0, #248]
  405df0:	cmp	x0, #0x0
  405df4:	b.eq	405e14 <ferror@plt+0x40e4>  // b.none
  405df8:	ldr	x0, [sp, #40]
  405dfc:	ldr	x0, [x0, #248]
  405e00:	mov	x1, x0
  405e04:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405e08:	add	x0, x0, #0xe8
  405e0c:	bl	401cb0 <printf@plt>
  405e10:	b	405e28 <ferror@plt+0x40f8>
  405e14:	adrp	x0, 414000 <ferror@plt+0x122d0>
  405e18:	add	x1, x0, #0xfb0
  405e1c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405e20:	add	x0, x0, #0xf0
  405e24:	bl	401cb0 <printf@plt>
  405e28:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405e2c:	add	x0, x0, #0x158
  405e30:	bl	401cb0 <printf@plt>
  405e34:	ldr	x0, [sp, #40]
  405e38:	bl	4113f0 <ferror@plt+0xf6c0>
  405e3c:	mov	w0, #0xa                   	// #10
  405e40:	bl	401ce0 <putchar@plt>
  405e44:	ldr	x0, [sp, #40]
  405e48:	ldr	x0, [x0, #320]
  405e4c:	str	x0, [sp, #40]
  405e50:	ldr	x0, [sp, #40]
  405e54:	cmp	x0, #0x0
  405e58:	b.ne	405d60 <ferror@plt+0x4030>  // b.any
  405e5c:	nop
  405e60:	nop
  405e64:	ldp	x29, x30, [sp], #48
  405e68:	ret
  405e6c:	stp	x29, x30, [sp, #-80]!
  405e70:	mov	x29, sp
  405e74:	str	x0, [sp, #24]
  405e78:	str	x1, [sp, #16]
  405e7c:	ldr	x0, [sp, #24]
  405e80:	ldr	x0, [x0]
  405e84:	str	x0, [sp, #72]
  405e88:	ldr	x0, [sp, #24]
  405e8c:	ldr	x0, [x0, #8]
  405e90:	str	x0, [sp, #64]
  405e94:	ldr	x0, [sp, #16]
  405e98:	ldr	x0, [x0]
  405e9c:	str	x0, [sp, #56]
  405ea0:	ldr	x0, [sp, #16]
  405ea4:	ldr	x0, [x0, #8]
  405ea8:	str	x0, [sp, #48]
  405eac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  405eb0:	add	x0, x0, #0x5a0
  405eb4:	ldr	w0, [x0]
  405eb8:	and	w0, w0, #0x20
  405ebc:	cmp	w0, #0x0
  405ec0:	b.eq	405f7c <ferror@plt+0x424c>  // b.none
  405ec4:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405ec8:	add	x0, x0, #0x160
  405ecc:	bl	401cb0 <printf@plt>
  405ed0:	ldr	x0, [sp, #72]
  405ed4:	bl	4113f0 <ferror@plt+0xf6c0>
  405ed8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405edc:	add	x0, x0, #0x170
  405ee0:	bl	401cb0 <printf@plt>
  405ee4:	ldr	x0, [sp, #64]
  405ee8:	bl	4113f0 <ferror@plt+0xf6c0>
  405eec:	ldr	x0, [sp, #24]
  405ef0:	ldr	d0, [x0, #24]
  405ef4:	ldr	x0, [sp, #24]
  405ef8:	ldr	d1, [x0, #32]
  405efc:	ldr	x0, [sp, #24]
  405f00:	ldr	x1, [x0, #16]
  405f04:	ldr	x0, [sp, #64]
  405f08:	ldr	x0, [x0, #40]
  405f0c:	mov	x2, x0
  405f10:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405f14:	add	x0, x0, #0x178
  405f18:	bl	401cb0 <printf@plt>
  405f1c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405f20:	add	x0, x0, #0x160
  405f24:	bl	401cb0 <printf@plt>
  405f28:	ldr	x0, [sp, #56]
  405f2c:	bl	4113f0 <ferror@plt+0xf6c0>
  405f30:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405f34:	add	x0, x0, #0x170
  405f38:	bl	401cb0 <printf@plt>
  405f3c:	ldr	x0, [sp, #48]
  405f40:	bl	4113f0 <ferror@plt+0xf6c0>
  405f44:	ldr	x0, [sp, #16]
  405f48:	ldr	d0, [x0, #24]
  405f4c:	ldr	x0, [sp, #16]
  405f50:	ldr	d1, [x0, #32]
  405f54:	ldr	x0, [sp, #16]
  405f58:	ldr	x1, [x0, #16]
  405f5c:	ldr	x0, [sp, #48]
  405f60:	ldr	x0, [x0, #40]
  405f64:	mov	x2, x0
  405f68:	adrp	x0, 415000 <ferror@plt+0x132d0>
  405f6c:	add	x0, x0, #0x178
  405f70:	bl	401cb0 <printf@plt>
  405f74:	mov	w0, #0xa                   	// #10
  405f78:	bl	401ce0 <putchar@plt>
  405f7c:	ldr	x1, [sp, #72]
  405f80:	ldr	x0, [sp, #64]
  405f84:	cmp	x1, x0
  405f88:	b.ne	405f94 <ferror@plt+0x4264>  // b.any
  405f8c:	mov	w0, #0xffffffff            	// #-1
  405f90:	b	406150 <ferror@plt+0x4420>
  405f94:	ldr	x1, [sp, #56]
  405f98:	ldr	x0, [sp, #48]
  405f9c:	cmp	x1, x0
  405fa0:	b.ne	405fac <ferror@plt+0x427c>  // b.any
  405fa4:	mov	w0, #0x1                   	// #1
  405fa8:	b	406150 <ferror@plt+0x4420>
  405fac:	ldr	x0, [sp, #72]
  405fb0:	ldr	w0, [x0, #304]
  405fb4:	cmp	w0, #0x0
  405fb8:	b.eq	40606c <ferror@plt+0x433c>  // b.none
  405fbc:	ldr	x0, [sp, #64]
  405fc0:	ldr	w0, [x0, #304]
  405fc4:	cmp	w0, #0x0
  405fc8:	b.eq	40606c <ferror@plt+0x433c>  // b.none
  405fcc:	ldr	x0, [sp, #72]
  405fd0:	ldr	w1, [x0, #304]
  405fd4:	ldr	x0, [sp, #64]
  405fd8:	ldr	w0, [x0, #304]
  405fdc:	cmp	w1, w0
  405fe0:	b.ne	40606c <ferror@plt+0x433c>  // b.any
  405fe4:	ldr	x0, [sp, #56]
  405fe8:	ldr	w0, [x0, #304]
  405fec:	cmp	w0, #0x0
  405ff0:	b.eq	406064 <ferror@plt+0x4334>  // b.none
  405ff4:	ldr	x0, [sp, #48]
  405ff8:	ldr	w0, [x0, #304]
  405ffc:	cmp	w0, #0x0
  406000:	b.eq	406064 <ferror@plt+0x4334>  // b.none
  406004:	ldr	x0, [sp, #56]
  406008:	ldr	w1, [x0, #304]
  40600c:	ldr	x0, [sp, #48]
  406010:	ldr	w0, [x0, #304]
  406014:	cmp	w1, w0
  406018:	b.ne	406064 <ferror@plt+0x4334>  // b.any
  40601c:	ldr	x0, [sp, #24]
  406020:	ldr	x1, [x0, #16]
  406024:	ldr	x0, [sp, #16]
  406028:	ldr	x0, [x0, #16]
  40602c:	cmp	x1, x0
  406030:	b.cs	40603c <ferror@plt+0x430c>  // b.hs, b.nlast
  406034:	mov	w0, #0xffffffff            	// #-1
  406038:	b	406150 <ferror@plt+0x4420>
  40603c:	ldr	x0, [sp, #24]
  406040:	ldr	x1, [x0, #16]
  406044:	ldr	x0, [sp, #16]
  406048:	ldr	x0, [x0, #16]
  40604c:	cmp	x1, x0
  406050:	b.ls	40605c <ferror@plt+0x432c>  // b.plast
  406054:	mov	w0, #0x1                   	// #1
  406058:	b	406150 <ferror@plt+0x4420>
  40605c:	mov	w0, #0x0                   	// #0
  406060:	b	406150 <ferror@plt+0x4420>
  406064:	mov	w0, #0xffffffff            	// #-1
  406068:	b	406150 <ferror@plt+0x4420>
  40606c:	ldr	x0, [sp, #56]
  406070:	ldr	w0, [x0, #304]
  406074:	cmp	w0, #0x0
  406078:	b.eq	4060ac <ferror@plt+0x437c>  // b.none
  40607c:	ldr	x0, [sp, #48]
  406080:	ldr	w0, [x0, #304]
  406084:	cmp	w0, #0x0
  406088:	b.eq	4060ac <ferror@plt+0x437c>  // b.none
  40608c:	ldr	x0, [sp, #56]
  406090:	ldr	w1, [x0, #304]
  406094:	ldr	x0, [sp, #48]
  406098:	ldr	w0, [x0, #304]
  40609c:	cmp	w1, w0
  4060a0:	b.ne	4060ac <ferror@plt+0x437c>  // b.any
  4060a4:	mov	w0, #0x1                   	// #1
  4060a8:	b	406150 <ferror@plt+0x4420>
  4060ac:	ldr	x0, [sp, #24]
  4060b0:	ldr	d1, [x0, #24]
  4060b4:	ldr	x0, [sp, #24]
  4060b8:	ldr	d0, [x0, #32]
  4060bc:	fadd	d0, d1, d0
  4060c0:	str	d0, [sp, #40]
  4060c4:	ldr	x0, [sp, #16]
  4060c8:	ldr	d1, [x0, #24]
  4060cc:	ldr	x0, [sp, #16]
  4060d0:	ldr	d0, [x0, #32]
  4060d4:	fadd	d0, d1, d0
  4060d8:	str	d0, [sp, #32]
  4060dc:	ldr	d1, [sp, #40]
  4060e0:	ldr	d0, [sp, #32]
  4060e4:	fcmpe	d1, d0
  4060e8:	b.pl	4060f4 <ferror@plt+0x43c4>  // b.nfrst
  4060ec:	mov	w0, #0xffffffff            	// #-1
  4060f0:	b	406150 <ferror@plt+0x4420>
  4060f4:	ldr	d1, [sp, #40]
  4060f8:	ldr	d0, [sp, #32]
  4060fc:	fcmpe	d1, d0
  406100:	b.le	40610c <ferror@plt+0x43dc>
  406104:	mov	w0, #0x1                   	// #1
  406108:	b	406150 <ferror@plt+0x4420>
  40610c:	ldr	x0, [sp, #24]
  406110:	ldr	x1, [x0, #16]
  406114:	ldr	x0, [sp, #16]
  406118:	ldr	x0, [x0, #16]
  40611c:	cmp	x1, x0
  406120:	b.cs	40612c <ferror@plt+0x43fc>  // b.hs, b.nlast
  406124:	mov	w0, #0xffffffff            	// #-1
  406128:	b	406150 <ferror@plt+0x4420>
  40612c:	ldr	x0, [sp, #24]
  406130:	ldr	x1, [x0, #16]
  406134:	ldr	x0, [sp, #16]
  406138:	ldr	x0, [x0, #16]
  40613c:	cmp	x1, x0
  406140:	b.ls	40614c <ferror@plt+0x441c>  // b.plast
  406144:	mov	w0, #0x1                   	// #1
  406148:	b	406150 <ferror@plt+0x4420>
  40614c:	mov	w0, #0x0                   	// #0
  406150:	ldp	x29, x30, [sp], #80
  406154:	ret
  406158:	stp	x29, x30, [sp, #-128]!
  40615c:	mov	x29, sp
  406160:	str	x0, [sp, #24]
  406164:	str	xzr, [sp, #80]
  406168:	ldr	x0, [sp, #24]
  40616c:	ldr	x0, [x0, #328]
  406170:	str	x0, [sp, #120]
  406174:	b	4061f4 <ferror@plt+0x44c4>
  406178:	ldr	x0, [sp, #120]
  40617c:	ldr	x0, [x0, #40]
  406180:	str	x0, [sp, #104]
  406184:	add	x0, sp, #0x28
  406188:	str	x0, [sp, #112]
  40618c:	b	4061b8 <ferror@plt+0x4488>
  406190:	ldr	x0, [sp, #112]
  406194:	ldr	x0, [x0, #40]
  406198:	mov	x1, x0
  40619c:	ldr	x0, [sp, #120]
  4061a0:	bl	405e6c <ferror@plt+0x413c>
  4061a4:	cmp	w0, #0x1
  4061a8:	b.ne	4061cc <ferror@plt+0x449c>  // b.any
  4061ac:	ldr	x0, [sp, #112]
  4061b0:	ldr	x0, [x0, #40]
  4061b4:	str	x0, [sp, #112]
  4061b8:	ldr	x0, [sp, #112]
  4061bc:	ldr	x0, [x0, #40]
  4061c0:	cmp	x0, #0x0
  4061c4:	b.ne	406190 <ferror@plt+0x4460>  // b.any
  4061c8:	b	4061d0 <ferror@plt+0x44a0>
  4061cc:	nop
  4061d0:	ldr	x0, [sp, #112]
  4061d4:	ldr	x1, [x0, #40]
  4061d8:	ldr	x0, [sp, #120]
  4061dc:	str	x1, [x0, #40]
  4061e0:	ldr	x0, [sp, #112]
  4061e4:	ldr	x1, [sp, #120]
  4061e8:	str	x1, [x0, #40]
  4061ec:	ldr	x0, [sp, #104]
  4061f0:	str	x0, [sp, #120]
  4061f4:	ldr	x0, [sp, #120]
  4061f8:	cmp	x0, #0x0
  4061fc:	b.ne	406178 <ferror@plt+0x4448>  // b.any
  406200:	ldr	x1, [sp, #80]
  406204:	ldr	x0, [sp, #24]
  406208:	str	x1, [x0, #328]
  40620c:	nop
  406210:	ldp	x29, x30, [sp], #128
  406214:	ret
  406218:	stp	x29, x30, [sp, #-64]!
  40621c:	mov	x29, sp
  406220:	str	x0, [sp, #24]
  406224:	ldr	x0, [sp, #24]
  406228:	ldr	x0, [x0, #312]
  40622c:	cmp	x0, #0x0
  406230:	b.eq	406244 <ferror@plt+0x4514>  // b.none
  406234:	ldr	x0, [sp, #24]
  406238:	ldr	x0, [x0, #312]
  40623c:	str	x0, [sp, #48]
  406240:	b	40624c <ferror@plt+0x451c>
  406244:	ldr	x0, [sp, #24]
  406248:	str	x0, [sp, #48]
  40624c:	ldr	x0, [sp, #24]
  406250:	ldr	x0, [x0, #328]
  406254:	cmp	x0, #0x0
  406258:	b.ne	4062d4 <ferror@plt+0x45a4>  // b.any
  40625c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406260:	add	x0, x0, #0x5a8
  406264:	ldr	w0, [x0]
  406268:	cmp	w0, #0x0
  40626c:	b.eq	406288 <ferror@plt+0x4558>  // b.none
  406270:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406274:	add	x1, x0, #0x190
  406278:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40627c:	add	x0, x0, #0xf10
  406280:	bl	401bc0 <dgettext@plt>
  406284:	b	40629c <ferror@plt+0x456c>
  406288:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40628c:	add	x1, x0, #0x1d0
  406290:	adrp	x0, 414000 <ferror@plt+0x122d0>
  406294:	add	x0, x0, #0xf10
  406298:	bl	401bc0 <dgettext@plt>
  40629c:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4062a0:	add	x6, x1, #0xfb0
  4062a4:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4062a8:	add	x5, x1, #0xfb0
  4062ac:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4062b0:	add	x4, x1, #0xfb0
  4062b4:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4062b8:	add	x3, x1, #0xfb0
  4062bc:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4062c0:	add	x2, x1, #0xfb0
  4062c4:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4062c8:	add	x1, x1, #0xfb0
  4062cc:	bl	401cb0 <printf@plt>
  4062d0:	b	406460 <ferror@plt+0x4730>
  4062d4:	ldr	x0, [sp, #24]
  4062d8:	bl	406158 <ferror@plt+0x4428>
  4062dc:	ldr	x0, [sp, #24]
  4062e0:	ldr	x0, [x0, #328]
  4062e4:	str	x0, [sp, #56]
  4062e8:	b	406454 <ferror@plt+0x4724>
  4062ec:	ldr	x0, [sp, #56]
  4062f0:	ldr	x0, [x0]
  4062f4:	str	x0, [sp, #40]
  4062f8:	ldr	x1, [sp, #24]
  4062fc:	ldr	x0, [sp, #40]
  406300:	cmp	x1, x0
  406304:	b.eq	406330 <ferror@plt+0x4600>  // b.none
  406308:	ldr	x0, [sp, #24]
  40630c:	ldr	w0, [x0, #304]
  406310:	cmp	w0, #0x0
  406314:	b.eq	4063a4 <ferror@plt+0x4674>  // b.none
  406318:	ldr	x0, [sp, #40]
  40631c:	ldr	w1, [x0, #304]
  406320:	ldr	x0, [sp, #24]
  406324:	ldr	w0, [x0, #304]
  406328:	cmp	w1, w0
  40632c:	b.ne	4063a4 <ferror@plt+0x4674>  // b.any
  406330:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406334:	add	x0, x0, #0x5a8
  406338:	ldr	w0, [x0]
  40633c:	cmp	w0, #0x0
  406340:	b.eq	406350 <ferror@plt+0x4620>  // b.none
  406344:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406348:	add	x0, x0, #0x208
  40634c:	b	406358 <ferror@plt+0x4628>
  406350:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406354:	add	x0, x0, #0x238
  406358:	ldr	x1, [sp, #56]
  40635c:	ldr	x2, [x1, #16]
  406360:	adrp	x1, 414000 <ferror@plt+0x122d0>
  406364:	add	x6, x1, #0xfb0
  406368:	mov	x5, x2
  40636c:	adrp	x1, 414000 <ferror@plt+0x122d0>
  406370:	add	x4, x1, #0xfb0
  406374:	adrp	x1, 414000 <ferror@plt+0x122d0>
  406378:	add	x3, x1, #0xfb0
  40637c:	adrp	x1, 414000 <ferror@plt+0x122d0>
  406380:	add	x2, x1, #0xfb0
  406384:	adrp	x1, 414000 <ferror@plt+0x122d0>
  406388:	add	x1, x1, #0xfb0
  40638c:	bl	401cb0 <printf@plt>
  406390:	ldr	x0, [sp, #40]
  406394:	bl	4113f0 <ferror@plt+0xf6c0>
  406398:	mov	w0, #0xa                   	// #10
  40639c:	bl	401ce0 <putchar@plt>
  4063a0:	b	406448 <ferror@plt+0x4718>
  4063a4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4063a8:	add	x0, x0, #0x5a8
  4063ac:	ldr	w0, [x0]
  4063b0:	cmp	w0, #0x0
  4063b4:	b.eq	4063c4 <ferror@plt+0x4694>  // b.none
  4063b8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4063bc:	add	x0, x0, #0x260
  4063c0:	b	4063cc <ferror@plt+0x469c>
  4063c4:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4063c8:	add	x0, x0, #0x290
  4063cc:	ldr	x1, [sp, #56]
  4063d0:	ldr	d1, [x1, #24]
  4063d4:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4063d8:	add	x1, x1, #0x598
  4063dc:	ldr	d0, [x1]
  4063e0:	scvtf	d0, d0
  4063e4:	fdiv	d2, d1, d0
  4063e8:	ldr	x1, [sp, #56]
  4063ec:	ldr	d1, [x1, #32]
  4063f0:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4063f4:	add	x1, x1, #0x598
  4063f8:	ldr	d0, [x1]
  4063fc:	scvtf	d0, d0
  406400:	fdiv	d0, d1, d0
  406404:	ldr	x1, [sp, #56]
  406408:	ldr	x2, [x1, #16]
  40640c:	ldr	x1, [sp, #48]
  406410:	ldr	x1, [x1, #40]
  406414:	mov	x4, x1
  406418:	mov	x3, x2
  40641c:	fmov	d1, d0
  406420:	fmov	d0, d2
  406424:	adrp	x1, 414000 <ferror@plt+0x122d0>
  406428:	add	x2, x1, #0xfb0
  40642c:	adrp	x1, 414000 <ferror@plt+0x122d0>
  406430:	add	x1, x1, #0xfb0
  406434:	bl	401cb0 <printf@plt>
  406438:	ldr	x0, [sp, #40]
  40643c:	bl	4113f0 <ferror@plt+0xf6c0>
  406440:	mov	w0, #0xa                   	// #10
  406444:	bl	401ce0 <putchar@plt>
  406448:	ldr	x0, [sp, #56]
  40644c:	ldr	x0, [x0, #40]
  406450:	str	x0, [sp, #56]
  406454:	ldr	x0, [sp, #56]
  406458:	cmp	x0, #0x0
  40645c:	b.ne	4062ec <ferror@plt+0x45bc>  // b.any
  406460:	ldp	x29, x30, [sp], #64
  406464:	ret
  406468:	stp	x29, x30, [sp, #-128]!
  40646c:	mov	x29, sp
  406470:	str	x0, [sp, #24]
  406474:	str	xzr, [sp, #88]
  406478:	ldr	x0, [sp, #24]
  40647c:	ldr	x0, [x0, #336]
  406480:	str	x0, [sp, #120]
  406484:	b	406504 <ferror@plt+0x47d4>
  406488:	ldr	x0, [sp, #120]
  40648c:	ldr	x0, [x0, #48]
  406490:	str	x0, [sp, #104]
  406494:	add	x0, sp, #0x28
  406498:	str	x0, [sp, #112]
  40649c:	b	4064c8 <ferror@plt+0x4798>
  4064a0:	ldr	x0, [sp, #112]
  4064a4:	ldr	x0, [x0, #48]
  4064a8:	mov	x1, x0
  4064ac:	ldr	x0, [sp, #120]
  4064b0:	bl	405e6c <ferror@plt+0x413c>
  4064b4:	cmn	w0, #0x1
  4064b8:	b.ne	4064dc <ferror@plt+0x47ac>  // b.any
  4064bc:	ldr	x0, [sp, #112]
  4064c0:	ldr	x0, [x0, #48]
  4064c4:	str	x0, [sp, #112]
  4064c8:	ldr	x0, [sp, #112]
  4064cc:	ldr	x0, [x0, #48]
  4064d0:	cmp	x0, #0x0
  4064d4:	b.ne	4064a0 <ferror@plt+0x4770>  // b.any
  4064d8:	b	4064e0 <ferror@plt+0x47b0>
  4064dc:	nop
  4064e0:	ldr	x0, [sp, #112]
  4064e4:	ldr	x1, [x0, #48]
  4064e8:	ldr	x0, [sp, #120]
  4064ec:	str	x1, [x0, #48]
  4064f0:	ldr	x0, [sp, #112]
  4064f4:	ldr	x1, [sp, #120]
  4064f8:	str	x1, [x0, #48]
  4064fc:	ldr	x0, [sp, #104]
  406500:	str	x0, [sp, #120]
  406504:	ldr	x0, [sp, #120]
  406508:	cmp	x0, #0x0
  40650c:	b.ne	406488 <ferror@plt+0x4758>  // b.any
  406510:	ldr	x1, [sp, #88]
  406514:	ldr	x0, [sp, #24]
  406518:	str	x1, [x0, #336]
  40651c:	nop
  406520:	ldp	x29, x30, [sp], #128
  406524:	ret
  406528:	stp	x29, x30, [sp, #-48]!
  40652c:	mov	x29, sp
  406530:	str	x0, [sp, #24]
  406534:	ldr	x0, [sp, #24]
  406538:	bl	406468 <ferror@plt+0x4738>
  40653c:	ldr	x0, [sp, #24]
  406540:	ldr	x0, [x0, #336]
  406544:	str	x0, [sp, #40]
  406548:	ldr	x0, [sp, #24]
  40654c:	ldr	x0, [x0, #336]
  406550:	str	x0, [sp, #40]
  406554:	b	4066c4 <ferror@plt+0x4994>
  406558:	ldr	x0, [sp, #40]
  40655c:	ldr	x0, [x0, #8]
  406560:	str	x0, [sp, #32]
  406564:	ldr	x1, [sp, #32]
  406568:	ldr	x0, [sp, #24]
  40656c:	cmp	x1, x0
  406570:	b.eq	40659c <ferror@plt+0x486c>  // b.none
  406574:	ldr	x0, [sp, #32]
  406578:	ldr	w0, [x0, #304]
  40657c:	cmp	w0, #0x0
  406580:	b.eq	406610 <ferror@plt+0x48e0>  // b.none
  406584:	ldr	x0, [sp, #32]
  406588:	ldr	w1, [x0, #304]
  40658c:	ldr	x0, [sp, #24]
  406590:	ldr	w0, [x0, #304]
  406594:	cmp	w1, w0
  406598:	b.ne	406610 <ferror@plt+0x48e0>  // b.any
  40659c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4065a0:	add	x0, x0, #0x5a8
  4065a4:	ldr	w0, [x0]
  4065a8:	cmp	w0, #0x0
  4065ac:	b.eq	4065bc <ferror@plt+0x488c>  // b.none
  4065b0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4065b4:	add	x0, x0, #0x208
  4065b8:	b	4065c4 <ferror@plt+0x4894>
  4065bc:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4065c0:	add	x0, x0, #0x238
  4065c4:	ldr	x1, [sp, #40]
  4065c8:	ldr	x2, [x1, #16]
  4065cc:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4065d0:	add	x6, x1, #0xfb0
  4065d4:	mov	x5, x2
  4065d8:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4065dc:	add	x4, x1, #0xfb0
  4065e0:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4065e4:	add	x3, x1, #0xfb0
  4065e8:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4065ec:	add	x2, x1, #0xfb0
  4065f0:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4065f4:	add	x1, x1, #0xfb0
  4065f8:	bl	401cb0 <printf@plt>
  4065fc:	ldr	x0, [sp, #32]
  406600:	bl	4113f0 <ferror@plt+0xf6c0>
  406604:	mov	w0, #0xa                   	// #10
  406608:	bl	401ce0 <putchar@plt>
  40660c:	b	4066b8 <ferror@plt+0x4988>
  406610:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406614:	add	x0, x0, #0x5a8
  406618:	ldr	w0, [x0]
  40661c:	cmp	w0, #0x0
  406620:	b.eq	406630 <ferror@plt+0x4900>  // b.none
  406624:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406628:	add	x0, x0, #0x260
  40662c:	b	406638 <ferror@plt+0x4908>
  406630:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406634:	add	x0, x0, #0x290
  406638:	ldr	x1, [sp, #40]
  40663c:	ldr	d1, [x1, #24]
  406640:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406644:	add	x1, x1, #0x598
  406648:	ldr	d0, [x1]
  40664c:	scvtf	d0, d0
  406650:	fdiv	d2, d1, d0
  406654:	ldr	x1, [sp, #40]
  406658:	ldr	d1, [x1, #32]
  40665c:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406660:	add	x1, x1, #0x598
  406664:	ldr	d0, [x1]
  406668:	scvtf	d0, d0
  40666c:	fdiv	d0, d1, d0
  406670:	ldr	x1, [sp, #40]
  406674:	ldr	x2, [x1, #16]
  406678:	ldr	x1, [sp, #32]
  40667c:	ldr	x1, [x1, #312]
  406680:	ldr	x1, [x1, #40]
  406684:	mov	x4, x1
  406688:	mov	x3, x2
  40668c:	fmov	d1, d0
  406690:	fmov	d0, d2
  406694:	adrp	x1, 414000 <ferror@plt+0x122d0>
  406698:	add	x2, x1, #0xfb0
  40669c:	adrp	x1, 414000 <ferror@plt+0x122d0>
  4066a0:	add	x1, x1, #0xfb0
  4066a4:	bl	401cb0 <printf@plt>
  4066a8:	ldr	x0, [sp, #32]
  4066ac:	bl	4113f0 <ferror@plt+0xf6c0>
  4066b0:	mov	w0, #0xa                   	// #10
  4066b4:	bl	401ce0 <putchar@plt>
  4066b8:	ldr	x0, [sp, #40]
  4066bc:	ldr	x0, [x0, #48]
  4066c0:	str	x0, [sp, #40]
  4066c4:	ldr	x0, [sp, #40]
  4066c8:	cmp	x0, #0x0
  4066cc:	b.ne	406558 <ferror@plt+0x4828>  // b.any
  4066d0:	nop
  4066d4:	nop
  4066d8:	ldp	x29, x30, [sp], #48
  4066dc:	ret
  4066e0:	mov	x12, #0x2020                	// #8224
  4066e4:	sub	sp, sp, x12
  4066e8:	stp	x29, x30, [sp]
  4066ec:	mov	x29, sp
  4066f0:	str	x0, [sp, #24]
  4066f4:	ldr	x0, [sp, #24]
  4066f8:	ldr	w0, [x0, #264]
  4066fc:	add	x3, sp, #0x20
  406700:	mov	w2, w0
  406704:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406708:	add	x1, x0, #0xa0
  40670c:	mov	x0, x3
  406710:	bl	401950 <sprintf@plt>
  406714:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406718:	add	x0, x0, #0x5a8
  40671c:	ldr	w0, [x0]
  406720:	cmp	w0, #0x0
  406724:	b.eq	406734 <ferror@plt+0x4a04>  // b.none
  406728:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40672c:	add	x0, x0, #0x2b8
  406730:	b	40673c <ferror@plt+0x4a0c>
  406734:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406738:	add	x0, x0, #0x2d8
  40673c:	ldr	x1, [sp, #24]
  406740:	ldr	d1, [x1, #288]
  406744:	ldr	x1, [sp, #24]
  406748:	ldr	d0, [x1, #296]
  40674c:	fadd	d0, d1, d0
  406750:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  406754:	fmov	d1, x1
  406758:	fmul	d1, d0, d1
  40675c:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  406760:	add	x1, x1, #0x970
  406764:	ldr	d0, [x1]
  406768:	fdiv	d3, d1, d0
  40676c:	ldr	x1, [sp, #24]
  406770:	ldr	d1, [x1, #288]
  406774:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406778:	add	x1, x1, #0x598
  40677c:	ldr	d0, [x1]
  406780:	scvtf	d0, d0
  406784:	fdiv	d4, d1, d0
  406788:	ldr	x1, [sp, #24]
  40678c:	ldr	d1, [x1, #296]
  406790:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406794:	add	x1, x1, #0x598
  406798:	ldr	d0, [x1]
  40679c:	scvtf	d0, d0
  4067a0:	fdiv	d0, d1, d0
  4067a4:	add	x1, sp, #0x20
  4067a8:	fmov	d2, d0
  4067ac:	fmov	d1, d4
  4067b0:	fmov	d0, d3
  4067b4:	bl	401cb0 <printf@plt>
  4067b8:	ldr	x0, [sp, #24]
  4067bc:	ldr	x1, [x0, #40]
  4067c0:	ldr	x0, [sp, #24]
  4067c4:	ldr	x0, [x0, #248]
  4067c8:	add	x0, x1, x0
  4067cc:	cmp	x0, #0x0
  4067d0:	b.eq	406830 <ferror@plt+0x4b00>  // b.none
  4067d4:	ldr	x0, [sp, #24]
  4067d8:	ldr	x0, [x0, #40]
  4067dc:	mov	x1, x0
  4067e0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4067e4:	add	x0, x0, #0x2f8
  4067e8:	bl	401cb0 <printf@plt>
  4067ec:	ldr	x0, [sp, #24]
  4067f0:	ldr	x0, [x0, #248]
  4067f4:	cmp	x0, #0x0
  4067f8:	b.eq	406818 <ferror@plt+0x4ae8>  // b.none
  4067fc:	ldr	x0, [sp, #24]
  406800:	ldr	x0, [x0, #248]
  406804:	mov	x1, x0
  406808:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40680c:	add	x0, x0, #0x300
  406810:	bl	401cb0 <printf@plt>
  406814:	b	40684c <ferror@plt+0x4b1c>
  406818:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40681c:	add	x1, x0, #0xfb0
  406820:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406824:	add	x0, x0, #0x308
  406828:	bl	401cb0 <printf@plt>
  40682c:	b	40684c <ferror@plt+0x4b1c>
  406830:	adrp	x0, 414000 <ferror@plt+0x122d0>
  406834:	add	x2, x0, #0xfb0
  406838:	adrp	x0, 414000 <ferror@plt+0x122d0>
  40683c:	add	x1, x0, #0xfb0
  406840:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406844:	add	x0, x0, #0x310
  406848:	bl	401cb0 <printf@plt>
  40684c:	ldr	x0, [sp, #24]
  406850:	bl	4113f0 <ferror@plt+0xf6c0>
  406854:	mov	w0, #0xa                   	// #10
  406858:	bl	401ce0 <putchar@plt>
  40685c:	nop
  406860:	ldp	x29, x30, [sp]
  406864:	mov	x12, #0x2020                	// #8224
  406868:	add	sp, sp, x12
  40686c:	ret
  406870:	stp	x29, x30, [sp, #-48]!
  406874:	mov	x29, sp
  406878:	str	x0, [sp, #24]
  40687c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  406880:	add	x0, x0, #0x274
  406884:	ldr	w0, [x0]
  406888:	cmp	w0, #0x0
  40688c:	b.eq	4068b4 <ferror@plt+0x4b84>  // b.none
  406890:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406894:	add	x0, x0, #0x5a8
  406898:	ldr	w0, [x0]
  40689c:	cmp	w0, #0x0
  4068a0:	b.eq	4068b4 <ferror@plt+0x4b84>  // b.none
  4068a4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4068a8:	add	x0, x0, #0x910
  4068ac:	ldr	x0, [x0]
  4068b0:	bl	412ca0 <ferror@plt+0x10f70>
  4068b4:	bl	40567c <ferror@plt+0x394c>
  4068b8:	str	wzr, [sp, #44]
  4068bc:	b	406a0c <ferror@plt+0x4cdc>
  4068c0:	ldr	w0, [sp, #44]
  4068c4:	lsl	x0, x0, #3
  4068c8:	ldr	x1, [sp, #24]
  4068cc:	add	x0, x1, x0
  4068d0:	ldr	x0, [x0]
  4068d4:	str	x0, [sp, #32]
  4068d8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4068dc:	add	x0, x0, #0x270
  4068e0:	ldr	w0, [x0]
  4068e4:	cmp	w0, #0x0
  4068e8:	b.eq	40692c <ferror@plt+0x4bfc>  // b.none
  4068ec:	ldr	x0, [sp, #32]
  4068f0:	ldr	x0, [x0, #40]
  4068f4:	cmp	x0, #0x0
  4068f8:	b.ne	40692c <ferror@plt+0x4bfc>  // b.any
  4068fc:	ldr	x0, [sp, #32]
  406900:	ldr	x0, [x0, #248]
  406904:	cmp	x0, #0x0
  406908:	b.ne	40692c <ferror@plt+0x4bfc>  // b.any
  40690c:	ldr	x0, [sp, #32]
  406910:	ldr	d0, [x0, #288]
  406914:	fcmp	d0, #0.0
  406918:	b.ne	40692c <ferror@plt+0x4bfc>  // b.any
  40691c:	ldr	x0, [sp, #32]
  406920:	ldr	d0, [x0, #296]
  406924:	fcmp	d0, #0.0
  406928:	b.eq	4069fc <ferror@plt+0x4ccc>  // b.none
  40692c:	ldr	x0, [sp, #32]
  406930:	ldr	w0, [x0, #272]
  406934:	cmp	w0, #0x0
  406938:	b.eq	4069fc <ferror@plt+0x4ccc>  // b.none
  40693c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406940:	add	x0, x0, #0x5b4
  406944:	ldr	w0, [x0]
  406948:	cmp	w0, #0x0
  40694c:	b.eq	406968 <ferror@plt+0x4c38>  // b.none
  406950:	ldr	x0, [sp, #32]
  406954:	ldrb	w0, [x0, #36]
  406958:	and	w0, w0, #0x1
  40695c:	and	w0, w0, #0xff
  406960:	cmp	w0, #0x0
  406964:	b.eq	4069fc <ferror@plt+0x4ccc>  // b.none
  406968:	ldr	x0, [sp, #32]
  40696c:	ldr	x0, [x0, #16]
  406970:	cmp	x0, #0x0
  406974:	b.ne	40699c <ferror@plt+0x4c6c>  // b.any
  406978:	ldr	x0, [sp, #32]
  40697c:	ldr	w0, [x0, #304]
  406980:	cmp	w0, #0x0
  406984:	b.eq	40699c <ferror@plt+0x4c6c>  // b.none
  406988:	ldr	x0, [sp, #32]
  40698c:	bl	405a38 <ferror@plt+0x3d08>
  406990:	ldr	x0, [sp, #32]
  406994:	bl	405d3c <ferror@plt+0x400c>
  406998:	b	4069b4 <ferror@plt+0x4c84>
  40699c:	ldr	x0, [sp, #32]
  4069a0:	bl	406218 <ferror@plt+0x44e8>
  4069a4:	ldr	x0, [sp, #32]
  4069a8:	bl	4066e0 <ferror@plt+0x49b0>
  4069ac:	ldr	x0, [sp, #32]
  4069b0:	bl	406528 <ferror@plt+0x47f8>
  4069b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4069b8:	add	x0, x0, #0x5a8
  4069bc:	ldr	w0, [x0]
  4069c0:	cmp	w0, #0x0
  4069c4:	b.eq	4069d0 <ferror@plt+0x4ca0>  // b.none
  4069c8:	mov	w0, #0xa                   	// #10
  4069cc:	bl	401ce0 <putchar@plt>
  4069d0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4069d4:	add	x0, x0, #0x320
  4069d8:	bl	401b60 <puts@plt>
  4069dc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4069e0:	add	x0, x0, #0x5a8
  4069e4:	ldr	w0, [x0]
  4069e8:	cmp	w0, #0x0
  4069ec:	b.eq	406a00 <ferror@plt+0x4cd0>  // b.none
  4069f0:	mov	w0, #0xa                   	// #10
  4069f4:	bl	401ce0 <putchar@plt>
  4069f8:	b	406a00 <ferror@plt+0x4cd0>
  4069fc:	nop
  406a00:	ldr	w0, [sp, #44]
  406a04:	add	w0, w0, #0x1
  406a08:	str	w0, [sp, #44]
  406a0c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406a10:	add	x0, x0, #0xab0
  406a14:	ldr	w1, [x0]
  406a18:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406a1c:	add	x0, x0, #0xa50
  406a20:	ldr	w0, [x0]
  406a24:	add	w0, w1, w0
  406a28:	ldr	w1, [sp, #44]
  406a2c:	cmp	w1, w0
  406a30:	b.cc	4068c0 <ferror@plt+0x4b90>  // b.lo, b.ul, b.last
  406a34:	ldr	x0, [sp, #24]
  406a38:	bl	401bd0 <free@plt>
  406a3c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  406a40:	add	x0, x0, #0x274
  406a44:	ldr	w0, [x0]
  406a48:	cmp	w0, #0x0
  406a4c:	b.eq	406a74 <ferror@plt+0x4d44>  // b.none
  406a50:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406a54:	add	x0, x0, #0x5a8
  406a58:	ldr	w0, [x0]
  406a5c:	cmp	w0, #0x0
  406a60:	b.ne	406a74 <ferror@plt+0x4d44>  // b.any
  406a64:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  406a68:	add	x0, x0, #0x910
  406a6c:	ldr	x0, [x0]
  406a70:	bl	413588 <ferror@plt+0x11858>
  406a74:	nop
  406a78:	ldp	x29, x30, [sp], #48
  406a7c:	ret
  406a80:	stp	x29, x30, [sp, #-48]!
  406a84:	mov	x29, sp
  406a88:	str	x0, [sp, #24]
  406a8c:	str	x1, [sp, #16]
  406a90:	ldr	x0, [sp, #24]
  406a94:	str	x0, [sp, #40]
  406a98:	ldr	x0, [sp, #16]
  406a9c:	str	x0, [sp, #32]
  406aa0:	ldr	x0, [sp, #40]
  406aa4:	ldr	x0, [x0]
  406aa8:	ldr	x2, [x0, #16]
  406aac:	ldr	x0, [sp, #32]
  406ab0:	ldr	x0, [x0]
  406ab4:	ldr	x0, [x0, #16]
  406ab8:	mov	x1, x0
  406abc:	mov	x0, x2
  406ac0:	bl	401ba0 <strcmp@plt>
  406ac4:	ldp	x29, x30, [sp], #48
  406ac8:	ret
  406acc:	stp	x29, x30, [sp, #-112]!
  406ad0:	mov	x29, sp
  406ad4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  406ad8:	add	x0, x0, #0x268
  406adc:	ldr	w0, [x0]
  406ae0:	sub	w0, w0, #0x1
  406ae4:	mov	w1, #0x5556                	// #21846
  406ae8:	movk	w1, #0x5555, lsl #16
  406aec:	smull	x1, w0, w1
  406af0:	lsr	x1, x1, #32
  406af4:	asr	w0, w0, #31
  406af8:	sub	w0, w1, w0
  406afc:	str	w0, [sp, #68]
  406b00:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406b04:	add	x0, x0, #0xab0
  406b08:	ldr	w1, [x0]
  406b0c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406b10:	add	x0, x0, #0xa50
  406b14:	ldr	w0, [x0]
  406b18:	add	w0, w1, w0
  406b1c:	mov	w0, w0
  406b20:	lsl	x0, x0, #3
  406b24:	bl	401a90 <xmalloc@plt>
  406b28:	str	x0, [sp, #56]
  406b2c:	str	wzr, [sp, #108]
  406b30:	str	wzr, [sp, #104]
  406b34:	b	406bec <ferror@plt+0x4ebc>
  406b38:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  406b3c:	add	x0, x0, #0x270
  406b40:	ldr	w0, [x0]
  406b44:	cmp	w0, #0x0
  406b48:	b.eq	406b9c <ferror@plt+0x4e6c>  // b.none
  406b4c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406b50:	add	x0, x0, #0xab0
  406b54:	ldr	x1, [x0, #8]
  406b58:	ldr	w2, [sp, #108]
  406b5c:	mov	x0, #0x158                 	// #344
  406b60:	mul	x0, x2, x0
  406b64:	add	x0, x1, x0
  406b68:	ldr	x0, [x0, #40]
  406b6c:	cmp	x0, #0x0
  406b70:	b.ne	406b9c <ferror@plt+0x4e6c>  // b.any
  406b74:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406b78:	add	x0, x0, #0xab0
  406b7c:	ldr	x1, [x0, #8]
  406b80:	ldr	w2, [sp, #108]
  406b84:	mov	x0, #0x158                 	// #344
  406b88:	mul	x0, x2, x0
  406b8c:	add	x0, x1, x0
  406b90:	ldr	d0, [x0, #232]
  406b94:	fcmp	d0, #0.0
  406b98:	b.eq	406bdc <ferror@plt+0x4eac>  // b.none
  406b9c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406ba0:	add	x0, x0, #0xab0
  406ba4:	ldr	x2, [x0, #8]
  406ba8:	ldr	w1, [sp, #108]
  406bac:	mov	x0, #0x158                 	// #344
  406bb0:	mul	x1, x1, x0
  406bb4:	ldr	w0, [sp, #104]
  406bb8:	add	w3, w0, #0x1
  406bbc:	str	w3, [sp, #104]
  406bc0:	mov	w0, w0
  406bc4:	lsl	x0, x0, #3
  406bc8:	ldr	x3, [sp, #56]
  406bcc:	add	x0, x3, x0
  406bd0:	add	x1, x2, x1
  406bd4:	str	x1, [x0]
  406bd8:	b	406be0 <ferror@plt+0x4eb0>
  406bdc:	nop
  406be0:	ldr	w0, [sp, #108]
  406be4:	add	w0, w0, #0x1
  406be8:	str	w0, [sp, #108]
  406bec:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406bf0:	add	x0, x0, #0xab0
  406bf4:	ldr	w0, [x0]
  406bf8:	ldr	w1, [sp, #108]
  406bfc:	cmp	w1, w0
  406c00:	b.cc	406b38 <ferror@plt+0x4e08>  // b.lo, b.ul, b.last
  406c04:	ldr	w1, [sp, #104]
  406c08:	adrp	x0, 406000 <ferror@plt+0x42d0>
  406c0c:	add	x3, x0, #0xa80
  406c10:	mov	x2, #0x8                   	// #8
  406c14:	ldr	x0, [sp, #56]
  406c18:	bl	401990 <qsort@plt>
  406c1c:	mov	w0, #0x1                   	// #1
  406c20:	str	w0, [sp, #108]
  406c24:	ldr	w0, [sp, #104]
  406c28:	str	w0, [sp, #100]
  406c2c:	b	406c78 <ferror@plt+0x4f48>
  406c30:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406c34:	add	x0, x0, #0xa40
  406c38:	ldr	x2, [x0]
  406c3c:	ldr	w1, [sp, #108]
  406c40:	mov	x0, #0x158                 	// #344
  406c44:	mul	x1, x1, x0
  406c48:	ldr	w0, [sp, #100]
  406c4c:	add	w3, w0, #0x1
  406c50:	str	w3, [sp, #100]
  406c54:	mov	w0, w0
  406c58:	lsl	x0, x0, #3
  406c5c:	ldr	x3, [sp, #56]
  406c60:	add	x0, x3, x0
  406c64:	add	x1, x2, x1
  406c68:	str	x1, [x0]
  406c6c:	ldr	w0, [sp, #108]
  406c70:	add	w0, w0, #0x1
  406c74:	str	w0, [sp, #108]
  406c78:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406c7c:	add	x0, x0, #0xa50
  406c80:	ldr	w0, [x0]
  406c84:	ldr	w1, [sp, #108]
  406c88:	cmp	w1, w0
  406c8c:	b.ls	406c30 <ferror@plt+0x4f00>  // b.plast
  406c90:	adrp	x0, 414000 <ferror@plt+0x122d0>
  406c94:	add	x0, x0, #0xed8
  406c98:	bl	401b60 <puts@plt>
  406c9c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406ca0:	add	x1, x0, #0x350
  406ca4:	adrp	x0, 414000 <ferror@plt+0x122d0>
  406ca8:	add	x0, x0, #0xf10
  406cac:	bl	401bc0 <dgettext@plt>
  406cb0:	bl	401cb0 <printf@plt>
  406cb4:	ldr	w0, [sp, #100]
  406cb8:	add	w1, w0, #0x2
  406cbc:	mov	w0, #0xaaab                	// #43691
  406cc0:	movk	w0, #0xaaaa, lsl #16
  406cc4:	umull	x0, w1, w0
  406cc8:	lsr	x0, x0, #32
  406ccc:	lsr	w0, w0, #1
  406cd0:	str	w0, [sp, #108]
  406cd4:	str	wzr, [sp, #96]
  406cd8:	b	407048 <ferror@plt+0x5318>
  406cdc:	str	wzr, [sp, #88]
  406ce0:	str	wzr, [sp, #84]
  406ce4:	ldr	w0, [sp, #96]
  406ce8:	str	w0, [sp, #92]
  406cec:	b	407024 <ferror@plt+0x52f4>
  406cf0:	ldr	w0, [sp, #92]
  406cf4:	lsl	x0, x0, #3
  406cf8:	ldr	x1, [sp, #56]
  406cfc:	add	x0, x1, x0
  406d00:	ldr	x0, [x0]
  406d04:	str	x0, [sp, #48]
  406d08:	ldr	x0, [sp, #48]
  406d0c:	ldr	w0, [x0, #272]
  406d10:	cmp	w0, #0x0
  406d14:	b.eq	406d3c <ferror@plt+0x500c>  // b.none
  406d18:	ldr	x0, [sp, #48]
  406d1c:	ldr	w0, [x0, #264]
  406d20:	add	x3, sp, #0x18
  406d24:	mov	w2, w0
  406d28:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406d2c:	add	x1, x0, #0xa0
  406d30:	mov	x0, x3
  406d34:	bl	401950 <sprintf@plt>
  406d38:	b	406d5c <ferror@plt+0x502c>
  406d3c:	ldr	x0, [sp, #48]
  406d40:	ldr	w0, [x0, #264]
  406d44:	add	x3, sp, #0x18
  406d48:	mov	w2, w0
  406d4c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406d50:	add	x1, x0, #0x370
  406d54:	mov	x0, x3
  406d58:	bl	401950 <sprintf@plt>
  406d5c:	ldr	w1, [sp, #92]
  406d60:	ldr	w0, [sp, #104]
  406d64:	cmp	w1, w0
  406d68:	b.cs	406ee0 <ferror@plt+0x51b0>  // b.hs, b.nlast
  406d6c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406d70:	add	x0, x0, #0x5a8
  406d74:	ldr	w0, [x0]
  406d78:	cmp	w0, #0x0
  406d7c:	b.eq	406da4 <ferror@plt+0x5074>  // b.none
  406d80:	ldr	x0, [sp, #48]
  406d84:	ldr	x1, [x0, #16]
  406d88:	add	x0, sp, #0x18
  406d8c:	mov	x2, x1
  406d90:	mov	x1, x0
  406d94:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406d98:	add	x0, x0, #0x378
  406d9c:	bl	401cb0 <printf@plt>
  406da0:	b	407004 <ferror@plt+0x52d4>
  406da4:	add	x0, sp, #0x18
  406da8:	bl	401900 <strlen@plt>
  406dac:	mov	w1, w0
  406db0:	ldr	w0, [sp, #88]
  406db4:	add	w0, w1, w0
  406db8:	str	w0, [sp, #88]
  406dbc:	b	406dd4 <ferror@plt+0x50a4>
  406dc0:	mov	w0, #0x20                  	// #32
  406dc4:	bl	401ce0 <putchar@plt>
  406dc8:	ldr	w0, [sp, #88]
  406dcc:	add	w0, w0, #0x1
  406dd0:	str	w0, [sp, #88]
  406dd4:	ldr	w0, [sp, #84]
  406dd8:	add	w0, w0, #0x4
  406ddc:	ldr	w1, [sp, #88]
  406de0:	cmp	w1, w0
  406de4:	b.le	406dc0 <ferror@plt+0x5090>
  406de8:	add	x0, sp, #0x18
  406dec:	mov	x1, x0
  406df0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406df4:	add	x0, x0, #0x388
  406df8:	bl	401cb0 <printf@plt>
  406dfc:	ldr	x0, [sp, #48]
  406e00:	bl	411190 <ferror@plt+0xf460>
  406e04:	mov	w1, w0
  406e08:	ldr	w0, [sp, #88]
  406e0c:	add	w0, w0, w1
  406e10:	str	w0, [sp, #88]
  406e14:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406e18:	add	x0, x0, #0x5b4
  406e1c:	ldr	w0, [x0]
  406e20:	cmp	w0, #0x0
  406e24:	b.ne	407004 <ferror@plt+0x52d4>  // b.any
  406e28:	ldr	x0, [sp, #48]
  406e2c:	ldrb	w0, [x0, #36]
  406e30:	and	w0, w0, #0x2
  406e34:	and	w0, w0, #0xff
  406e38:	cmp	w0, #0x0
  406e3c:	b.eq	407004 <ferror@plt+0x52d4>  // b.none
  406e40:	ldr	x0, [sp, #48]
  406e44:	ldr	x0, [x0, #24]
  406e48:	cmp	x0, #0x0
  406e4c:	b.eq	407004 <ferror@plt+0x52d4>  // b.none
  406e50:	ldr	x0, [sp, #48]
  406e54:	ldr	x0, [x0, #24]
  406e58:	ldr	x0, [x0, #8]
  406e5c:	str	x0, [sp, #72]
  406e60:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406e64:	add	x0, x0, #0x5b8
  406e68:	ldr	w0, [x0]
  406e6c:	cmp	w0, #0x0
  406e70:	b.ne	406eb0 <ferror@plt+0x5180>  // b.any
  406e74:	mov	w1, #0x2f                  	// #47
  406e78:	ldr	x0, [sp, #72]
  406e7c:	bl	401b10 <strrchr@plt>
  406e80:	str	x0, [sp, #72]
  406e84:	ldr	x0, [sp, #72]
  406e88:	cmp	x0, #0x0
  406e8c:	b.eq	406ea0 <ferror@plt+0x5170>  // b.none
  406e90:	ldr	x0, [sp, #72]
  406e94:	add	x0, x0, #0x1
  406e98:	str	x0, [sp, #72]
  406e9c:	b	406eb0 <ferror@plt+0x5180>
  406ea0:	ldr	x0, [sp, #48]
  406ea4:	ldr	x0, [x0, #24]
  406ea8:	ldr	x0, [x0, #8]
  406eac:	str	x0, [sp, #72]
  406eb0:	ldr	x1, [sp, #72]
  406eb4:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406eb8:	add	x0, x0, #0x390
  406ebc:	bl	401cb0 <printf@plt>
  406ec0:	ldr	x0, [sp, #72]
  406ec4:	bl	401900 <strlen@plt>
  406ec8:	mov	w1, w0
  406ecc:	ldr	w0, [sp, #88]
  406ed0:	add	w0, w1, w0
  406ed4:	add	w0, w0, #0x3
  406ed8:	str	w0, [sp, #88]
  406edc:	b	407004 <ferror@plt+0x52d4>
  406ee0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  406ee4:	add	x0, x0, #0x5a8
  406ee8:	ldr	w0, [x0]
  406eec:	cmp	w0, #0x0
  406ef0:	b.eq	406f50 <ferror@plt+0x5220>  // b.none
  406ef4:	add	x0, sp, #0x18
  406ef8:	mov	x1, x0
  406efc:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406f00:	add	x0, x0, #0x398
  406f04:	bl	401cb0 <printf@plt>
  406f08:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406f0c:	add	x1, x0, #0x3a0
  406f10:	adrp	x0, 414000 <ferror@plt+0x122d0>
  406f14:	add	x0, x0, #0xf10
  406f18:	bl	401bc0 <dgettext@plt>
  406f1c:	mov	x3, x0
  406f20:	ldr	x0, [sp, #48]
  406f24:	ldr	w1, [x0, #304]
  406f28:	add	x0, sp, #0x18
  406f2c:	mov	w2, w1
  406f30:	mov	x1, x3
  406f34:	bl	401950 <sprintf@plt>
  406f38:	add	x0, sp, #0x18
  406f3c:	mov	x1, x0
  406f40:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406f44:	add	x0, x0, #0x3b0
  406f48:	bl	401cb0 <printf@plt>
  406f4c:	b	407004 <ferror@plt+0x52d4>
  406f50:	add	x0, sp, #0x18
  406f54:	bl	401900 <strlen@plt>
  406f58:	mov	w1, w0
  406f5c:	ldr	w0, [sp, #88]
  406f60:	add	w0, w1, w0
  406f64:	str	w0, [sp, #88]
  406f68:	b	406f80 <ferror@plt+0x5250>
  406f6c:	mov	w0, #0x20                  	// #32
  406f70:	bl	401ce0 <putchar@plt>
  406f74:	ldr	w0, [sp, #88]
  406f78:	add	w0, w0, #0x1
  406f7c:	str	w0, [sp, #88]
  406f80:	ldr	w0, [sp, #84]
  406f84:	add	w0, w0, #0x4
  406f88:	ldr	w1, [sp, #88]
  406f8c:	cmp	w1, w0
  406f90:	b.le	406f6c <ferror@plt+0x523c>
  406f94:	add	x0, sp, #0x18
  406f98:	mov	x1, x0
  406f9c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406fa0:	add	x0, x0, #0x388
  406fa4:	bl	401cb0 <printf@plt>
  406fa8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406fac:	add	x1, x0, #0x3a0
  406fb0:	adrp	x0, 414000 <ferror@plt+0x122d0>
  406fb4:	add	x0, x0, #0xf10
  406fb8:	bl	401bc0 <dgettext@plt>
  406fbc:	mov	x3, x0
  406fc0:	ldr	x0, [sp, #48]
  406fc4:	ldr	w1, [x0, #304]
  406fc8:	add	x0, sp, #0x18
  406fcc:	mov	w2, w1
  406fd0:	mov	x1, x3
  406fd4:	bl	401950 <sprintf@plt>
  406fd8:	add	x0, sp, #0x18
  406fdc:	mov	x1, x0
  406fe0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  406fe4:	add	x0, x0, #0x3c0
  406fe8:	bl	401cb0 <printf@plt>
  406fec:	add	x0, sp, #0x18
  406ff0:	bl	401900 <strlen@plt>
  406ff4:	mov	w1, w0
  406ff8:	ldr	w0, [sp, #88]
  406ffc:	add	w0, w1, w0
  407000:	str	w0, [sp, #88]
  407004:	ldr	w1, [sp, #84]
  407008:	ldr	w0, [sp, #68]
  40700c:	add	w0, w1, w0
  407010:	str	w0, [sp, #84]
  407014:	ldr	w1, [sp, #92]
  407018:	ldr	w0, [sp, #108]
  40701c:	add	w0, w1, w0
  407020:	str	w0, [sp, #92]
  407024:	ldr	w1, [sp, #92]
  407028:	ldr	w0, [sp, #100]
  40702c:	cmp	w1, w0
  407030:	b.cc	406cf0 <ferror@plt+0x4fc0>  // b.lo, b.ul, b.last
  407034:	mov	w0, #0xa                   	// #10
  407038:	bl	401ce0 <putchar@plt>
  40703c:	ldr	w0, [sp, #96]
  407040:	add	w0, w0, #0x1
  407044:	str	w0, [sp, #96]
  407048:	ldr	w1, [sp, #96]
  40704c:	ldr	w0, [sp, #108]
  407050:	cmp	w1, w0
  407054:	b.cc	406cdc <ferror@plt+0x4fac>  // b.lo, b.ul, b.last
  407058:	ldr	x0, [sp, #56]
  40705c:	bl	401bd0 <free@plt>
  407060:	nop
  407064:	ldp	x29, x30, [sp], #112
  407068:	ret
  40706c:	sub	sp, sp, #0x20
  407070:	str	x0, [sp, #8]
  407074:	str	x1, [sp]
  407078:	ldr	x0, [sp, #8]
  40707c:	str	x0, [sp, #24]
  407080:	ldr	x0, [sp]
  407084:	str	x0, [sp, #16]
  407088:	ldr	x0, [sp, #24]
  40708c:	ldr	x0, [x0]
  407090:	ldr	x1, [x0, #16]
  407094:	ldr	x0, [sp, #16]
  407098:	ldr	x0, [x0]
  40709c:	ldr	x0, [x0, #16]
  4070a0:	cmp	x1, x0
  4070a4:	b.ls	4070b0 <ferror@plt+0x5380>  // b.plast
  4070a8:	mov	w0, #0xffffffff            	// #-1
  4070ac:	b	4070dc <ferror@plt+0x53ac>
  4070b0:	ldr	x0, [sp, #24]
  4070b4:	ldr	x0, [x0]
  4070b8:	ldr	x1, [x0, #16]
  4070bc:	ldr	x0, [sp, #16]
  4070c0:	ldr	x0, [x0]
  4070c4:	ldr	x0, [x0, #16]
  4070c8:	cmp	x1, x0
  4070cc:	b.cs	4070d8 <ferror@plt+0x53a8>  // b.hs, b.nlast
  4070d0:	mov	w0, #0x1                   	// #1
  4070d4:	b	4070dc <ferror@plt+0x53ac>
  4070d8:	mov	w0, #0x0                   	// #0
  4070dc:	add	sp, sp, #0x20
  4070e0:	ret
  4070e4:	sub	sp, sp, #0x20
  4070e8:	str	x0, [sp, #8]
  4070ec:	str	x1, [sp]
  4070f0:	ldr	x0, [sp, #8]
  4070f4:	str	x0, [sp, #24]
  4070f8:	ldr	x0, [sp]
  4070fc:	str	x0, [sp, #16]
  407100:	ldr	x0, [sp, #24]
  407104:	ldr	x0, [x0]
  407108:	ldr	w1, [x0, #48]
  40710c:	ldr	x0, [sp, #16]
  407110:	ldr	x0, [x0]
  407114:	ldr	w0, [x0, #48]
  407118:	cmp	w1, w0
  40711c:	b.le	407128 <ferror@plt+0x53f8>
  407120:	mov	w0, #0xffffffff            	// #-1
  407124:	b	407154 <ferror@plt+0x5424>
  407128:	ldr	x0, [sp, #24]
  40712c:	ldr	x0, [x0]
  407130:	ldr	w1, [x0, #48]
  407134:	ldr	x0, [sp, #16]
  407138:	ldr	x0, [x0]
  40713c:	ldr	w0, [x0, #48]
  407140:	cmp	w1, w0
  407144:	b.ge	407150 <ferror@plt+0x5420>  // b.tcont
  407148:	mov	w0, #0x1                   	// #1
  40714c:	b	407154 <ferror@plt+0x5424>
  407150:	mov	w0, #0x0                   	// #0
  407154:	add	sp, sp, #0x20
  407158:	ret
  40715c:	stp	x29, x30, [sp, #-176]!
  407160:	mov	x29, sp
  407164:	str	xzr, [sp, #168]
  407168:	str	xzr, [sp, #152]
  40716c:	str	xzr, [sp, #144]
  407170:	str	xzr, [sp, #136]
  407174:	str	xzr, [sp, #32]
  407178:	str	xzr, [sp, #128]
  40717c:	str	xzr, [sp, #24]
  407180:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407184:	add	x0, x0, #0xab0
  407188:	ldr	w0, [x0]
  40718c:	mov	w0, w0
  407190:	lsl	x0, x0, #3
  407194:	bl	401a90 <xmalloc@plt>
  407198:	str	x0, [sp, #96]
  40719c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4071a0:	add	x0, x0, #0xab0
  4071a4:	ldr	w0, [x0]
  4071a8:	mov	w0, w0
  4071ac:	lsl	x0, x0, #3
  4071b0:	bl	401a90 <xmalloc@plt>
  4071b4:	str	x0, [sp, #88]
  4071b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4071bc:	add	x0, x0, #0xab0
  4071c0:	ldr	w0, [x0]
  4071c4:	mov	w0, w0
  4071c8:	lsl	x0, x0, #3
  4071cc:	bl	401a90 <xmalloc@plt>
  4071d0:	str	x0, [sp, #80]
  4071d4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4071d8:	add	x0, x0, #0xa38
  4071dc:	ldr	w0, [x0]
  4071e0:	mov	w0, w0
  4071e4:	lsl	x0, x0, #3
  4071e8:	bl	401a90 <xmalloc@plt>
  4071ec:	str	x0, [sp, #72]
  4071f0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4071f4:	add	x0, x0, #0xa38
  4071f8:	ldr	w0, [x0]
  4071fc:	mov	w0, w0
  407200:	lsl	x0, x0, #3
  407204:	bl	401a90 <xmalloc@plt>
  407208:	str	x0, [sp, #64]
  40720c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407210:	add	x0, x0, #0xa38
  407214:	ldr	w0, [x0]
  407218:	mov	w0, w0
  40721c:	lsl	x0, x0, #3
  407220:	bl	401a90 <xmalloc@plt>
  407224:	str	x0, [sp, #56]
  407228:	str	xzr, [sp, #168]
  40722c:	str	xzr, [sp, #152]
  407230:	str	xzr, [sp, #144]
  407234:	b	407390 <ferror@plt+0x5660>
  407238:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40723c:	add	x0, x0, #0xab0
  407240:	ldr	x1, [x0, #8]
  407244:	ldr	x2, [sp, #168]
  407248:	mov	x0, #0x158                 	// #344
  40724c:	mul	x0, x2, x0
  407250:	add	x0, x1, x0
  407254:	ldr	x0, [x0, #40]
  407258:	cmp	x0, #0x0
  40725c:	b.ne	4072c4 <ferror@plt+0x5594>  // b.any
  407260:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407264:	add	x0, x0, #0xab0
  407268:	ldr	x2, [x0, #8]
  40726c:	ldr	x1, [sp, #168]
  407270:	mov	x0, #0x158                 	// #344
  407274:	mul	x1, x1, x0
  407278:	ldr	x0, [sp, #144]
  40727c:	add	x3, x0, #0x1
  407280:	str	x3, [sp, #144]
  407284:	lsl	x0, x0, #3
  407288:	ldr	x3, [sp, #96]
  40728c:	add	x0, x3, x0
  407290:	add	x1, x2, x1
  407294:	str	x1, [x0]
  407298:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40729c:	add	x0, x0, #0xab0
  4072a0:	ldr	x1, [x0, #8]
  4072a4:	ldr	x2, [sp, #168]
  4072a8:	mov	x0, #0x158                 	// #344
  4072ac:	mul	x0, x2, x0
  4072b0:	add	x0, x1, x0
  4072b4:	ldrb	w1, [x0, #36]
  4072b8:	orr	w1, w1, #0x10
  4072bc:	strb	w1, [x0, #36]
  4072c0:	b	407384 <ferror@plt+0x5654>
  4072c4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4072c8:	add	x0, x0, #0xab0
  4072cc:	ldr	x2, [x0, #8]
  4072d0:	ldr	x1, [sp, #168]
  4072d4:	mov	x0, #0x158                 	// #344
  4072d8:	mul	x1, x1, x0
  4072dc:	ldr	x0, [sp, #152]
  4072e0:	add	x3, x0, #0x1
  4072e4:	str	x3, [sp, #152]
  4072e8:	lsl	x0, x0, #3
  4072ec:	ldr	x3, [sp, #88]
  4072f0:	add	x0, x3, x0
  4072f4:	add	x1, x2, x1
  4072f8:	str	x1, [x0]
  4072fc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407300:	add	x0, x0, #0xab0
  407304:	ldr	x1, [x0, #8]
  407308:	ldr	x2, [sp, #168]
  40730c:	mov	x0, #0x158                 	// #344
  407310:	mul	x0, x2, x0
  407314:	add	x0, x1, x0
  407318:	ldrb	w1, [x0, #36]
  40731c:	and	w1, w1, #0xffffffef
  407320:	strb	w1, [x0, #36]
  407324:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407328:	add	x0, x0, #0xab0
  40732c:	ldr	x1, [x0, #8]
  407330:	ldr	x2, [sp, #168]
  407334:	mov	x0, #0x158                 	// #344
  407338:	mul	x0, x2, x0
  40733c:	add	x0, x1, x0
  407340:	str	xzr, [x0, #216]
  407344:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407348:	add	x0, x0, #0xab0
  40734c:	ldr	x1, [x0, #8]
  407350:	ldr	x2, [sp, #168]
  407354:	mov	x0, #0x158                 	// #344
  407358:	mul	x0, x2, x0
  40735c:	add	x0, x1, x0
  407360:	str	xzr, [x0, #224]
  407364:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407368:	add	x0, x0, #0xab0
  40736c:	ldr	x1, [x0, #8]
  407370:	ldr	x2, [sp, #168]
  407374:	mov	x0, #0x158                 	// #344
  407378:	mul	x0, x2, x0
  40737c:	add	x0, x1, x0
  407380:	str	wzr, [x0, #48]
  407384:	ldr	x0, [sp, #168]
  407388:	add	x0, x0, #0x1
  40738c:	str	x0, [sp, #168]
  407390:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407394:	add	x0, x0, #0xab0
  407398:	ldr	w0, [x0]
  40739c:	mov	w0, w0
  4073a0:	ldr	x1, [sp, #168]
  4073a4:	cmp	x1, x0
  4073a8:	b.cc	407238 <ferror@plt+0x5508>  // b.lo, b.ul, b.last
  4073ac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4073b0:	add	x0, x0, #0xa48
  4073b4:	ldr	x4, [x0]
  4073b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4073bc:	add	x0, x0, #0xa38
  4073c0:	ldr	w0, [x0]
  4073c4:	mov	w1, w0
  4073c8:	adrp	x0, 407000 <ferror@plt+0x52d0>
  4073cc:	add	x3, x0, #0x6c
  4073d0:	mov	x2, #0x8                   	// #8
  4073d4:	mov	x0, x4
  4073d8:	bl	401990 <qsort@plt>
  4073dc:	str	xzr, [sp, #120]
  4073e0:	str	xzr, [sp, #160]
  4073e4:	b	407440 <ferror@plt+0x5710>
  4073e8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4073ec:	add	x0, x0, #0xa48
  4073f0:	ldr	x1, [x0]
  4073f4:	ldr	x0, [sp, #160]
  4073f8:	lsl	x0, x0, #3
  4073fc:	add	x0, x1, x0
  407400:	ldr	x0, [x0]
  407404:	ldr	x0, [x0, #16]
  407408:	ldr	x1, [sp, #120]
  40740c:	add	x0, x1, x0
  407410:	str	x0, [sp, #120]
  407414:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407418:	add	x0, x0, #0xa48
  40741c:	ldr	x1, [x0]
  407420:	ldr	x0, [sp, #160]
  407424:	lsl	x0, x0, #3
  407428:	add	x0, x1, x0
  40742c:	ldr	x0, [x0]
  407430:	str	wzr, [x0, #56]
  407434:	ldr	x0, [sp, #160]
  407438:	add	x0, x0, #0x1
  40743c:	str	x0, [sp, #160]
  407440:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407444:	add	x0, x0, #0xa38
  407448:	ldr	w0, [x0]
  40744c:	mov	w0, w0
  407450:	ldr	x1, [sp, #160]
  407454:	cmp	x1, x0
  407458:	b.cc	4073e8 <ferror@plt+0x56b8>  // b.lo, b.ul, b.last
  40745c:	str	xzr, [sp, #112]
  407460:	str	xzr, [sp, #160]
  407464:	b	4074f0 <ferror@plt+0x57c0>
  407468:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40746c:	add	x0, x0, #0xa48
  407470:	ldr	x1, [x0]
  407474:	ldr	x0, [sp, #160]
  407478:	lsl	x0, x0, #3
  40747c:	add	x0, x1, x0
  407480:	ldr	x0, [x0]
  407484:	ldr	x0, [x0, #16]
  407488:	ldr	x1, [sp, #112]
  40748c:	add	x0, x1, x0
  407490:	str	x0, [sp, #112]
  407494:	ldr	d0, [sp, #112]
  407498:	ucvtf	d1, d0
  40749c:	ldr	d0, [sp, #120]
  4074a0:	ucvtf	d0, d0
  4074a4:	fdiv	d0, d1, d0
  4074a8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4074ac:	ldr	d1, [x0, #968]
  4074b0:	fcmpe	d0, d1
  4074b4:	b.gt	407510 <ferror@plt+0x57e0>
  4074b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4074bc:	add	x0, x0, #0xa48
  4074c0:	ldr	x1, [x0]
  4074c4:	ldr	x0, [sp, #160]
  4074c8:	lsl	x0, x0, #3
  4074cc:	add	x0, x1, x0
  4074d0:	ldr	x0, [x0]
  4074d4:	ldr	x0, [x0, #8]
  4074d8:	ldr	w1, [x0, #48]
  4074dc:	add	w1, w1, #0x1
  4074e0:	str	w1, [x0, #48]
  4074e4:	ldr	x0, [sp, #160]
  4074e8:	add	x0, x0, #0x1
  4074ec:	str	x0, [sp, #160]
  4074f0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4074f4:	add	x0, x0, #0xa38
  4074f8:	ldr	w0, [x0]
  4074fc:	mov	w0, w0
  407500:	ldr	x1, [sp, #160]
  407504:	cmp	x1, x0
  407508:	b.cc	407468 <ferror@plt+0x5738>  // b.lo, b.ul, b.last
  40750c:	b	407514 <ferror@plt+0x57e4>
  407510:	nop
  407514:	ldr	x0, [sp, #152]
  407518:	lsl	x0, x0, #3
  40751c:	mov	x2, x0
  407520:	ldr	x1, [sp, #88]
  407524:	ldr	x0, [sp, #80]
  407528:	bl	4018c0 <memcpy@plt>
  40752c:	adrp	x0, 407000 <ferror@plt+0x52d0>
  407530:	add	x3, x0, #0xe4
  407534:	mov	x2, #0x8                   	// #8
  407538:	ldr	x1, [sp, #152]
  40753c:	ldr	x0, [sp, #80]
  407540:	bl	401990 <qsort@plt>
  407544:	str	xzr, [sp, #168]
  407548:	b	407670 <ferror@plt+0x5940>
  40754c:	ldr	x0, [sp, #168]
  407550:	lsl	x0, x0, #3
  407554:	ldr	x1, [sp, #80]
  407558:	add	x0, x1, x0
  40755c:	ldr	x0, [x0]
  407560:	str	x0, [sp, #48]
  407564:	ldr	x0, [sp, #48]
  407568:	ldr	w0, [x0, #48]
  40756c:	cmp	w0, #0x5
  407570:	b.eq	407694 <ferror@plt+0x5964>  // b.none
  407574:	ldr	x0, [sp, #48]
  407578:	ldr	x0, [x0, #336]
  40757c:	str	x0, [sp, #104]
  407580:	b	4075d4 <ferror@plt+0x58a4>
  407584:	ldr	x0, [sp, #104]
  407588:	ldr	x1, [x0]
  40758c:	ldr	x0, [sp, #104]
  407590:	ldr	x0, [x0, #8]
  407594:	cmp	x1, x0
  407598:	b.eq	4075bc <ferror@plt+0x588c>  // b.none
  40759c:	ldr	x0, [sp, #24]
  4075a0:	add	x1, x0, #0x1
  4075a4:	str	x1, [sp, #24]
  4075a8:	lsl	x0, x0, #3
  4075ac:	ldr	x1, [sp, #64]
  4075b0:	add	x0, x1, x0
  4075b4:	ldr	x1, [sp, #104]
  4075b8:	str	x1, [x0]
  4075bc:	ldr	x0, [sp, #104]
  4075c0:	mov	w1, #0x1                   	// #1
  4075c4:	str	w1, [x0, #56]
  4075c8:	ldr	x0, [sp, #104]
  4075cc:	ldr	x0, [x0, #48]
  4075d0:	str	x0, [sp, #104]
  4075d4:	ldr	x0, [sp, #104]
  4075d8:	cmp	x0, #0x0
  4075dc:	b.ne	407584 <ferror@plt+0x5854>  // b.any
  4075e0:	ldr	x0, [sp, #48]
  4075e4:	ldr	x0, [x0, #328]
  4075e8:	str	x0, [sp, #104]
  4075ec:	b	407640 <ferror@plt+0x5910>
  4075f0:	ldr	x0, [sp, #104]
  4075f4:	ldr	x1, [x0]
  4075f8:	ldr	x0, [sp, #104]
  4075fc:	ldr	x0, [x0, #8]
  407600:	cmp	x1, x0
  407604:	b.eq	407628 <ferror@plt+0x58f8>  // b.none
  407608:	ldr	x0, [sp, #24]
  40760c:	add	x1, x0, #0x1
  407610:	str	x1, [sp, #24]
  407614:	lsl	x0, x0, #3
  407618:	ldr	x1, [sp, #64]
  40761c:	add	x0, x1, x0
  407620:	ldr	x1, [sp, #104]
  407624:	str	x1, [x0]
  407628:	ldr	x0, [sp, #104]
  40762c:	mov	w1, #0x1                   	// #1
  407630:	str	w1, [x0, #56]
  407634:	ldr	x0, [sp, #104]
  407638:	ldr	x0, [x0, #40]
  40763c:	str	x0, [sp, #104]
  407640:	ldr	x0, [sp, #104]
  407644:	cmp	x0, #0x0
  407648:	b.ne	4075f0 <ferror@plt+0x58c0>  // b.any
  40764c:	ldr	x0, [sp, #168]
  407650:	str	x0, [sp, #136]
  407654:	ldr	x0, [sp, #48]
  407658:	ldrb	w1, [x0, #36]
  40765c:	orr	w1, w1, #0x10
  407660:	strb	w1, [x0, #36]
  407664:	ldr	x0, [sp, #168]
  407668:	add	x0, x0, #0x1
  40766c:	str	x0, [sp, #168]
  407670:	ldr	x1, [sp, #152]
  407674:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407678:	movk	x0, #0xcccd
  40767c:	umulh	x0, x1, x0
  407680:	lsr	x0, x0, #6
  407684:	ldr	x1, [sp, #168]
  407688:	cmp	x1, x0
  40768c:	b.cc	40754c <ferror@plt+0x581c>  // b.lo, b.ul, b.last
  407690:	b	407698 <ferror@plt+0x5968>
  407694:	nop
  407698:	str	xzr, [sp, #160]
  40769c:	b	407754 <ferror@plt+0x5a24>
  4076a0:	ldr	x0, [sp, #160]
  4076a4:	lsl	x0, x0, #3
  4076a8:	ldr	x1, [sp, #64]
  4076ac:	add	x0, x1, x0
  4076b0:	ldr	x0, [x0]
  4076b4:	str	x0, [sp, #40]
  4076b8:	ldr	x0, [sp, #40]
  4076bc:	ldr	x0, [x0, #8]
  4076c0:	ldrb	w0, [x0, #36]
  4076c4:	and	w0, w0, #0x10
  4076c8:	and	w0, w0, #0xff
  4076cc:	cmp	w0, #0x0
  4076d0:	b.eq	407748 <ferror@plt+0x5a18>  // b.none
  4076d4:	ldr	x0, [sp, #40]
  4076d8:	ldr	x0, [x0]
  4076dc:	ldrb	w0, [x0, #36]
  4076e0:	and	w0, w0, #0x10
  4076e4:	and	w0, w0, #0xff
  4076e8:	cmp	w0, #0x0
  4076ec:	b.eq	407748 <ferror@plt+0x5a18>  // b.none
  4076f0:	ldr	x0, [sp, #160]
  4076f4:	lsl	x0, x0, #3
  4076f8:	ldr	x1, [sp, #64]
  4076fc:	add	x1, x1, x0
  407700:	ldr	x0, [sp, #128]
  407704:	add	x2, x0, #0x1
  407708:	str	x2, [sp, #128]
  40770c:	lsl	x0, x0, #3
  407710:	ldr	x2, [sp, #72]
  407714:	add	x0, x2, x0
  407718:	ldr	x1, [x1]
  40771c:	str	x1, [x0]
  407720:	ldr	x0, [sp, #40]
  407724:	ldr	x0, [x0, #8]
  407728:	ldrb	w1, [x0, #36]
  40772c:	and	w1, w1, #0xffffffef
  407730:	strb	w1, [x0, #36]
  407734:	ldr	x0, [sp, #40]
  407738:	ldr	x0, [x0]
  40773c:	ldrb	w1, [x0, #36]
  407740:	and	w1, w1, #0xffffffef
  407744:	strb	w1, [x0, #36]
  407748:	ldr	x0, [sp, #160]
  40774c:	add	x0, x0, #0x1
  407750:	str	x0, [sp, #160]
  407754:	ldr	x0, [sp, #24]
  407758:	ldr	x1, [sp, #160]
  40775c:	cmp	x1, x0
  407760:	b.cc	4076a0 <ferror@plt+0x5970>  // b.lo, b.ul, b.last
  407764:	str	xzr, [sp, #168]
  407768:	b	4077bc <ferror@plt+0x5a8c>
  40776c:	ldr	x0, [sp, #168]
  407770:	lsl	x0, x0, #3
  407774:	ldr	x1, [sp, #80]
  407778:	add	x0, x1, x0
  40777c:	ldr	x0, [x0]
  407780:	ldrb	w0, [x0, #36]
  407784:	and	w0, w0, #0x10
  407788:	and	w0, w0, #0xff
  40778c:	cmp	w0, #0x0
  407790:	b.eq	4077b0 <ferror@plt+0x5a80>  // b.none
  407794:	ldr	x0, [sp, #168]
  407798:	lsl	x0, x0, #3
  40779c:	ldr	x1, [sp, #80]
  4077a0:	add	x0, x1, x0
  4077a4:	ldr	x0, [x0]
  4077a8:	ldr	x0, [x0, #16]
  4077ac:	bl	401b60 <puts@plt>
  4077b0:	ldr	x0, [sp, #168]
  4077b4:	add	x0, x0, #0x1
  4077b8:	str	x0, [sp, #168]
  4077bc:	ldr	x1, [sp, #168]
  4077c0:	ldr	x0, [sp, #136]
  4077c4:	cmp	x1, x0
  4077c8:	b.cc	40776c <ferror@plt+0x5a3c>  // b.lo, b.ul, b.last
  4077cc:	adrp	x0, 407000 <ferror@plt+0x52d0>
  4077d0:	add	x3, x0, #0x6c
  4077d4:	mov	x2, #0x8                   	// #8
  4077d8:	ldr	x1, [sp, #128]
  4077dc:	ldr	x0, [sp, #72]
  4077e0:	bl	401990 <qsort@plt>
  4077e4:	add	x0, sp, #0x20
  4077e8:	mov	x4, x0
  4077ec:	ldr	x3, [sp, #56]
  4077f0:	mov	w2, #0x1                   	// #1
  4077f4:	ldr	x1, [sp, #128]
  4077f8:	ldr	x0, [sp, #72]
  4077fc:	bl	4079e4 <ferror@plt+0x5cb4>
  407800:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407804:	add	x0, x0, #0xa48
  407808:	ldr	x5, [x0]
  40780c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407810:	add	x0, x0, #0xa38
  407814:	ldr	w0, [x0]
  407818:	mov	w0, w0
  40781c:	add	x1, sp, #0x20
  407820:	mov	x4, x1
  407824:	ldr	x3, [sp, #56]
  407828:	mov	w2, #0x0                   	// #0
  40782c:	mov	x1, x0
  407830:	mov	x0, x5
  407834:	bl	4079e4 <ferror@plt+0x5cb4>
  407838:	ldr	x0, [sp, #32]
  40783c:	add	x1, sp, #0x18
  407840:	mov	x4, x1
  407844:	ldr	x3, [sp, #64]
  407848:	mov	w2, #0x1                   	// #1
  40784c:	mov	x1, x0
  407850:	ldr	x0, [sp, #56]
  407854:	bl	4079e4 <ferror@plt+0x5cb4>
  407858:	str	xzr, [sp, #168]
  40785c:	b	4078b0 <ferror@plt+0x5b80>
  407860:	ldr	x0, [sp, #168]
  407864:	lsl	x0, x0, #3
  407868:	ldr	x1, [sp, #88]
  40786c:	add	x0, x1, x0
  407870:	ldr	x0, [x0]
  407874:	ldrb	w0, [x0, #36]
  407878:	and	w0, w0, #0x10
  40787c:	and	w0, w0, #0xff
  407880:	cmp	w0, #0x0
  407884:	b.ne	4078a4 <ferror@plt+0x5b74>  // b.any
  407888:	ldr	x0, [sp, #168]
  40788c:	lsl	x0, x0, #3
  407890:	ldr	x1, [sp, #88]
  407894:	add	x0, x1, x0
  407898:	ldr	x0, [x0]
  40789c:	ldr	x0, [x0, #16]
  4078a0:	bl	401b60 <puts@plt>
  4078a4:	ldr	x0, [sp, #168]
  4078a8:	add	x0, x0, #0x1
  4078ac:	str	x0, [sp, #168]
  4078b0:	ldr	x1, [sp, #168]
  4078b4:	ldr	x0, [sp, #152]
  4078b8:	cmp	x1, x0
  4078bc:	b.cc	407860 <ferror@plt+0x5b30>  // b.lo, b.ul, b.last
  4078c0:	str	xzr, [sp, #168]
  4078c4:	b	4078f0 <ferror@plt+0x5bc0>
  4078c8:	ldr	x0, [sp, #168]
  4078cc:	lsl	x0, x0, #3
  4078d0:	ldr	x1, [sp, #96]
  4078d4:	add	x0, x1, x0
  4078d8:	ldr	x0, [x0]
  4078dc:	ldr	x0, [x0, #16]
  4078e0:	bl	401b60 <puts@plt>
  4078e4:	ldr	x0, [sp, #168]
  4078e8:	add	x0, x0, #0x1
  4078ec:	str	x0, [sp, #168]
  4078f0:	ldr	x1, [sp, #168]
  4078f4:	ldr	x0, [sp, #144]
  4078f8:	cmp	x1, x0
  4078fc:	b.cc	4078c8 <ferror@plt+0x5b98>  // b.lo, b.ul, b.last
  407900:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407904:	add	x0, x0, #0xab0
  407908:	ldr	w0, [x0]
  40790c:	mov	w0, w0
  407910:	lsl	x0, x0, #3
  407914:	bl	401a90 <xmalloc@plt>
  407918:	str	x0, [sp, #96]
  40791c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407920:	add	x0, x0, #0xab0
  407924:	ldr	w0, [x0]
  407928:	mov	w0, w0
  40792c:	lsl	x0, x0, #3
  407930:	bl	401a90 <xmalloc@plt>
  407934:	str	x0, [sp, #88]
  407938:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40793c:	add	x0, x0, #0xab0
  407940:	ldr	w0, [x0]
  407944:	mov	w0, w0
  407948:	lsl	x0, x0, #3
  40794c:	bl	401a90 <xmalloc@plt>
  407950:	str	x0, [sp, #80]
  407954:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407958:	add	x0, x0, #0xa38
  40795c:	ldr	w0, [x0]
  407960:	mov	w0, w0
  407964:	lsl	x0, x0, #3
  407968:	bl	401a90 <xmalloc@plt>
  40796c:	str	x0, [sp, #72]
  407970:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407974:	add	x0, x0, #0xa38
  407978:	ldr	w0, [x0]
  40797c:	mov	w0, w0
  407980:	lsl	x0, x0, #3
  407984:	bl	401a90 <xmalloc@plt>
  407988:	str	x0, [sp, #64]
  40798c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  407990:	add	x0, x0, #0xa38
  407994:	ldr	w0, [x0]
  407998:	mov	w0, w0
  40799c:	lsl	x0, x0, #3
  4079a0:	bl	401a90 <xmalloc@plt>
  4079a4:	str	x0, [sp, #56]
  4079a8:	ldr	x0, [sp, #96]
  4079ac:	bl	401bd0 <free@plt>
  4079b0:	ldr	x0, [sp, #88]
  4079b4:	bl	401bd0 <free@plt>
  4079b8:	ldr	x0, [sp, #80]
  4079bc:	bl	401bd0 <free@plt>
  4079c0:	ldr	x0, [sp, #72]
  4079c4:	bl	401bd0 <free@plt>
  4079c8:	ldr	x0, [sp, #64]
  4079cc:	bl	401bd0 <free@plt>
  4079d0:	ldr	x0, [sp, #56]
  4079d4:	bl	401bd0 <free@plt>
  4079d8:	nop
  4079dc:	ldp	x29, x30, [sp], #176
  4079e0:	ret
  4079e4:	stp	x29, x30, [sp, #-192]!
  4079e8:	mov	x29, sp
  4079ec:	str	x0, [sp, #56]
  4079f0:	str	x1, [sp, #48]
  4079f4:	str	w2, [sp, #44]
  4079f8:	str	x3, [sp, #32]
  4079fc:	str	x4, [sp, #24]
  407a00:	ldr	w0, [sp, #44]
  407a04:	cmp	w0, #0x0
  407a08:	b.ne	407a5c <ferror@plt+0x5d2c>  // b.any
  407a0c:	str	xzr, [sp, #176]
  407a10:	str	wzr, [sp, #172]
  407a14:	b	407a48 <ferror@plt+0x5d18>
  407a18:	ldr	w0, [sp, #172]
  407a1c:	lsl	x0, x0, #3
  407a20:	ldr	x1, [sp, #56]
  407a24:	add	x0, x1, x0
  407a28:	ldr	x0, [x0]
  407a2c:	ldr	x0, [x0, #16]
  407a30:	ldr	x1, [sp, #176]
  407a34:	add	x0, x1, x0
  407a38:	str	x0, [sp, #176]
  407a3c:	ldr	w0, [sp, #172]
  407a40:	add	w0, w0, #0x1
  407a44:	str	w0, [sp, #172]
  407a48:	ldr	w0, [sp, #172]
  407a4c:	ldr	x1, [sp, #48]
  407a50:	cmp	x1, x0
  407a54:	b.hi	407a18 <ferror@plt+0x5ce8>  // b.pmore
  407a58:	b	407a60 <ferror@plt+0x5d30>
  407a5c:	str	xzr, [sp, #176]
  407a60:	str	xzr, [sp, #184]
  407a64:	str	wzr, [sp, #172]
  407a68:	b	407ff0 <ferror@plt+0x62c0>
  407a6c:	ldr	w0, [sp, #172]
  407a70:	lsl	x0, x0, #3
  407a74:	ldr	x1, [sp, #56]
  407a78:	add	x0, x1, x0
  407a7c:	ldr	x0, [x0]
  407a80:	ldr	x0, [x0, #16]
  407a84:	ldr	x1, [sp, #184]
  407a88:	add	x0, x1, x0
  407a8c:	str	x0, [sp, #184]
  407a90:	ldr	w0, [sp, #172]
  407a94:	lsl	x0, x0, #3
  407a98:	ldr	x1, [sp, #56]
  407a9c:	add	x0, x1, x0
  407aa0:	ldr	x0, [x0]
  407aa4:	ldr	w0, [x0, #56]
  407aa8:	cmp	w0, #0x0
  407aac:	b.ne	407fe0 <ferror@plt+0x62b0>  // b.any
  407ab0:	ldr	w0, [sp, #172]
  407ab4:	lsl	x0, x0, #3
  407ab8:	ldr	x1, [sp, #56]
  407abc:	add	x0, x1, x0
  407ac0:	ldr	x0, [x0]
  407ac4:	ldr	x0, [x0, #8]
  407ac8:	str	x0, [sp, #144]
  407acc:	ldr	w0, [sp, #172]
  407ad0:	lsl	x0, x0, #3
  407ad4:	ldr	x1, [sp, #56]
  407ad8:	add	x0, x1, x0
  407adc:	ldr	x0, [x0]
  407ae0:	ldr	x0, [x0]
  407ae4:	str	x0, [sp, #136]
  407ae8:	ldr	w0, [sp, #44]
  407aec:	cmp	w0, #0x0
  407af0:	b.ne	407b18 <ferror@plt+0x5de8>  // b.any
  407af4:	ldr	d0, [sp, #184]
  407af8:	ucvtf	d1, d0
  407afc:	ldr	d0, [sp, #176]
  407b00:	ucvtf	d0, d0
  407b04:	fdiv	d0, d1, d0
  407b08:	adrp	x0, 415000 <ferror@plt+0x132d0>
  407b0c:	ldr	d1, [x0, #976]
  407b10:	fcmpe	d0, d1
  407b14:	b.gt	407b48 <ferror@plt+0x5e18>
  407b18:	ldr	x0, [sp, #144]
  407b1c:	ldrb	w0, [x0, #36]
  407b20:	and	w0, w0, #0x10
  407b24:	and	w0, w0, #0xff
  407b28:	cmp	w0, #0x0
  407b2c:	b.ne	407b48 <ferror@plt+0x5e18>  // b.any
  407b30:	ldr	x0, [sp, #136]
  407b34:	ldrb	w0, [x0, #36]
  407b38:	and	w0, w0, #0x10
  407b3c:	and	w0, w0, #0xff
  407b40:	cmp	w0, #0x0
  407b44:	b.eq	407b84 <ferror@plt+0x5e54>  // b.none
  407b48:	ldr	w0, [sp, #172]
  407b4c:	lsl	x0, x0, #3
  407b50:	ldr	x1, [sp, #56]
  407b54:	add	x1, x1, x0
  407b58:	ldr	x0, [sp, #24]
  407b5c:	ldr	x0, [x0]
  407b60:	add	x3, x0, #0x1
  407b64:	ldr	x2, [sp, #24]
  407b68:	str	x3, [x2]
  407b6c:	lsl	x0, x0, #3
  407b70:	ldr	x2, [sp, #32]
  407b74:	add	x0, x2, x0
  407b78:	ldr	x1, [x1]
  407b7c:	str	x1, [x0]
  407b80:	b	407fe4 <ferror@plt+0x62b4>
  407b84:	ldr	x0, [sp, #136]
  407b88:	ldr	x0, [x0, #216]
  407b8c:	cmp	x0, #0x0
  407b90:	b.eq	407c00 <ferror@plt+0x5ed0>  // b.none
  407b94:	ldr	x0, [sp, #136]
  407b98:	ldr	x0, [x0, #224]
  407b9c:	cmp	x0, #0x0
  407ba0:	b.eq	407c00 <ferror@plt+0x5ed0>  // b.none
  407ba4:	ldr	x0, [sp, #144]
  407ba8:	ldr	x0, [x0, #216]
  407bac:	cmp	x0, #0x0
  407bb0:	b.eq	407c00 <ferror@plt+0x5ed0>  // b.none
  407bb4:	ldr	x0, [sp, #144]
  407bb8:	ldr	x0, [x0, #224]
  407bbc:	cmp	x0, #0x0
  407bc0:	b.eq	407c00 <ferror@plt+0x5ed0>  // b.none
  407bc4:	ldr	w0, [sp, #172]
  407bc8:	lsl	x0, x0, #3
  407bcc:	ldr	x1, [sp, #56]
  407bd0:	add	x1, x1, x0
  407bd4:	ldr	x0, [sp, #24]
  407bd8:	ldr	x0, [x0]
  407bdc:	add	x3, x0, #0x1
  407be0:	ldr	x2, [sp, #24]
  407be4:	str	x3, [x2]
  407be8:	lsl	x0, x0, #3
  407bec:	ldr	x2, [sp, #32]
  407bf0:	add	x0, x2, x0
  407bf4:	ldr	x1, [x1]
  407bf8:	str	x1, [x0]
  407bfc:	b	407fe4 <ferror@plt+0x62b4>
  407c00:	ldr	x0, [sp, #136]
  407c04:	ldr	x0, [x0, #216]
  407c08:	cmp	x0, #0x0
  407c0c:	b.ne	407cb4 <ferror@plt+0x5f84>  // b.any
  407c10:	ldr	x0, [sp, #136]
  407c14:	ldr	x0, [x0, #224]
  407c18:	cmp	x0, #0x0
  407c1c:	b.ne	407cb4 <ferror@plt+0x5f84>  // b.any
  407c20:	str	wzr, [sp, #132]
  407c24:	str	wzr, [sp, #128]
  407c28:	ldr	x0, [sp, #144]
  407c2c:	str	x0, [sp, #120]
  407c30:	ldr	x0, [sp, #144]
  407c34:	str	x0, [sp, #112]
  407c38:	b	407c54 <ferror@plt+0x5f24>
  407c3c:	ldr	x0, [sp, #112]
  407c40:	ldr	x0, [x0, #216]
  407c44:	str	x0, [sp, #112]
  407c48:	ldr	w0, [sp, #132]
  407c4c:	add	w0, w0, #0x1
  407c50:	str	w0, [sp, #132]
  407c54:	ldr	x0, [sp, #112]
  407c58:	ldr	x0, [x0, #216]
  407c5c:	cmp	x0, #0x0
  407c60:	b.ne	407c3c <ferror@plt+0x5f0c>  // b.any
  407c64:	b	407c80 <ferror@plt+0x5f50>
  407c68:	ldr	x0, [sp, #120]
  407c6c:	ldr	x0, [x0, #224]
  407c70:	str	x0, [sp, #120]
  407c74:	ldr	w0, [sp, #128]
  407c78:	add	w0, w0, #0x1
  407c7c:	str	w0, [sp, #128]
  407c80:	ldr	x0, [sp, #120]
  407c84:	ldr	x0, [x0, #224]
  407c88:	cmp	x0, #0x0
  407c8c:	b.ne	407c68 <ferror@plt+0x5f38>  // b.any
  407c90:	ldr	w1, [sp, #132]
  407c94:	ldr	w0, [sp, #128]
  407c98:	cmp	w1, w0
  407c9c:	b.ge	407ca8 <ferror@plt+0x5f78>  // b.tcont
  407ca0:	ldr	x0, [sp, #112]
  407ca4:	b	407cac <ferror@plt+0x5f7c>
  407ca8:	ldr	x0, [sp, #120]
  407cac:	str	x0, [sp, #144]
  407cb0:	b	407da4 <ferror@plt+0x6074>
  407cb4:	ldr	x0, [sp, #144]
  407cb8:	ldr	x0, [x0, #216]
  407cbc:	cmp	x0, #0x0
  407cc0:	b.ne	407d68 <ferror@plt+0x6038>  // b.any
  407cc4:	ldr	x0, [sp, #144]
  407cc8:	ldr	x0, [x0, #224]
  407ccc:	cmp	x0, #0x0
  407cd0:	b.ne	407d68 <ferror@plt+0x6038>  // b.any
  407cd4:	str	wzr, [sp, #108]
  407cd8:	str	wzr, [sp, #104]
  407cdc:	ldr	x0, [sp, #136]
  407ce0:	str	x0, [sp, #96]
  407ce4:	ldr	x0, [sp, #136]
  407ce8:	str	x0, [sp, #88]
  407cec:	b	407d08 <ferror@plt+0x5fd8>
  407cf0:	ldr	x0, [sp, #88]
  407cf4:	ldr	x0, [x0, #216]
  407cf8:	str	x0, [sp, #88]
  407cfc:	ldr	w0, [sp, #108]
  407d00:	add	w0, w0, #0x1
  407d04:	str	w0, [sp, #108]
  407d08:	ldr	x0, [sp, #88]
  407d0c:	ldr	x0, [x0, #216]
  407d10:	cmp	x0, #0x0
  407d14:	b.ne	407cf0 <ferror@plt+0x5fc0>  // b.any
  407d18:	b	407d34 <ferror@plt+0x6004>
  407d1c:	ldr	x0, [sp, #96]
  407d20:	ldr	x0, [x0, #224]
  407d24:	str	x0, [sp, #96]
  407d28:	ldr	w0, [sp, #104]
  407d2c:	add	w0, w0, #0x1
  407d30:	str	w0, [sp, #104]
  407d34:	ldr	x0, [sp, #96]
  407d38:	ldr	x0, [x0, #224]
  407d3c:	cmp	x0, #0x0
  407d40:	b.ne	407d1c <ferror@plt+0x5fec>  // b.any
  407d44:	ldr	w1, [sp, #104]
  407d48:	ldr	w0, [sp, #108]
  407d4c:	cmp	w1, w0
  407d50:	b.ge	407d5c <ferror@plt+0x602c>  // b.tcont
  407d54:	ldr	x0, [sp, #96]
  407d58:	b	407d60 <ferror@plt+0x6030>
  407d5c:	ldr	x0, [sp, #88]
  407d60:	str	x0, [sp, #136]
  407d64:	b	407da4 <ferror@plt+0x6074>
  407d68:	ldr	w0, [sp, #172]
  407d6c:	lsl	x0, x0, #3
  407d70:	ldr	x1, [sp, #56]
  407d74:	add	x1, x1, x0
  407d78:	ldr	x0, [sp, #24]
  407d7c:	ldr	x0, [x0]
  407d80:	add	x3, x0, #0x1
  407d84:	ldr	x2, [sp, #24]
  407d88:	str	x3, [x2]
  407d8c:	lsl	x0, x0, #3
  407d90:	ldr	x2, [sp, #32]
  407d94:	add	x0, x2, x0
  407d98:	ldr	x1, [x1]
  407d9c:	str	x1, [x0]
  407da0:	b	407fe4 <ferror@plt+0x62b4>
  407da4:	ldr	x0, [sp, #136]
  407da8:	str	x0, [sp, #160]
  407dac:	ldr	x0, [sp, #160]
  407db0:	ldr	x0, [x0, #216]
  407db4:	cmp	x0, #0x0
  407db8:	b.eq	407dec <ferror@plt+0x60bc>  // b.none
  407dbc:	b	407dcc <ferror@plt+0x609c>
  407dc0:	ldr	x0, [sp, #160]
  407dc4:	ldr	x0, [x0, #216]
  407dc8:	str	x0, [sp, #160]
  407dcc:	ldr	x0, [sp, #160]
  407dd0:	ldr	x0, [x0, #216]
  407dd4:	cmp	x0, #0x0
  407dd8:	b.ne	407dc0 <ferror@plt+0x6090>  // b.any
  407ddc:	b	407dfc <ferror@plt+0x60cc>
  407de0:	ldr	x0, [sp, #160]
  407de4:	ldr	x0, [x0, #224]
  407de8:	str	x0, [sp, #160]
  407dec:	ldr	x0, [sp, #160]
  407df0:	ldr	x0, [x0, #224]
  407df4:	cmp	x0, #0x0
  407df8:	b.ne	407de0 <ferror@plt+0x60b0>  // b.any
  407dfc:	ldr	x0, [sp, #144]
  407e00:	str	x0, [sp, #152]
  407e04:	ldr	x0, [sp, #152]
  407e08:	ldr	x0, [x0, #216]
  407e0c:	cmp	x0, #0x0
  407e10:	b.eq	407e44 <ferror@plt+0x6114>  // b.none
  407e14:	b	407e24 <ferror@plt+0x60f4>
  407e18:	ldr	x0, [sp, #152]
  407e1c:	ldr	x0, [x0, #216]
  407e20:	str	x0, [sp, #152]
  407e24:	ldr	x0, [sp, #152]
  407e28:	ldr	x0, [x0, #216]
  407e2c:	cmp	x0, #0x0
  407e30:	b.ne	407e18 <ferror@plt+0x60e8>  // b.any
  407e34:	b	407e54 <ferror@plt+0x6124>
  407e38:	ldr	x0, [sp, #152]
  407e3c:	ldr	x0, [x0, #224]
  407e40:	str	x0, [sp, #152]
  407e44:	ldr	x0, [sp, #152]
  407e48:	ldr	x0, [x0, #224]
  407e4c:	cmp	x0, #0x0
  407e50:	b.ne	407e38 <ferror@plt+0x6108>  // b.any
  407e54:	ldr	x1, [sp, #160]
  407e58:	ldr	x0, [sp, #144]
  407e5c:	cmp	x1, x0
  407e60:	b.ne	407eb0 <ferror@plt+0x6180>  // b.any
  407e64:	ldr	x1, [sp, #152]
  407e68:	ldr	x0, [sp, #136]
  407e6c:	cmp	x1, x0
  407e70:	b.ne	407eb0 <ferror@plt+0x6180>  // b.any
  407e74:	ldr	w0, [sp, #172]
  407e78:	lsl	x0, x0, #3
  407e7c:	ldr	x1, [sp, #56]
  407e80:	add	x1, x1, x0
  407e84:	ldr	x0, [sp, #24]
  407e88:	ldr	x0, [x0]
  407e8c:	add	x3, x0, #0x1
  407e90:	ldr	x2, [sp, #24]
  407e94:	str	x3, [x2]
  407e98:	lsl	x0, x0, #3
  407e9c:	ldr	x2, [sp, #32]
  407ea0:	add	x0, x2, x0
  407ea4:	ldr	x1, [x1]
  407ea8:	str	x1, [x0]
  407eac:	b	407fe4 <ferror@plt+0x62b4>
  407eb0:	ldr	x0, [sp, #136]
  407eb4:	ldr	x0, [x0, #216]
  407eb8:	cmp	x0, #0x0
  407ebc:	b.eq	407f08 <ferror@plt+0x61d8>  // b.none
  407ec0:	ldr	x0, [sp, #144]
  407ec4:	ldr	x0, [x0, #216]
  407ec8:	cmp	x0, #0x0
  407ecc:	b.ne	407fe4 <ferror@plt+0x62b4>  // b.any
  407ed0:	ldr	x0, [sp, #136]
  407ed4:	ldr	x1, [sp, #144]
  407ed8:	str	x1, [x0, #224]
  407edc:	ldr	x0, [sp, #144]
  407ee0:	ldr	x1, [sp, #136]
  407ee4:	str	x1, [x0, #216]
  407ee8:	ldr	w0, [sp, #172]
  407eec:	lsl	x0, x0, #3
  407ef0:	ldr	x1, [sp, #56]
  407ef4:	add	x0, x1, x0
  407ef8:	ldr	x0, [x0]
  407efc:	mov	w1, #0x1                   	// #1
  407f00:	str	w1, [x0, #56]
  407f04:	b	407fe4 <ferror@plt+0x62b4>
  407f08:	ldr	x0, [sp, #136]
  407f0c:	ldr	x0, [x0, #224]
  407f10:	cmp	x0, #0x0
  407f14:	b.eq	407f60 <ferror@plt+0x6230>  // b.none
  407f18:	ldr	x0, [sp, #144]
  407f1c:	ldr	x0, [x0, #224]
  407f20:	cmp	x0, #0x0
  407f24:	b.ne	407fe4 <ferror@plt+0x62b4>  // b.any
  407f28:	ldr	x0, [sp, #136]
  407f2c:	ldr	x1, [sp, #144]
  407f30:	str	x1, [x0, #216]
  407f34:	ldr	x0, [sp, #144]
  407f38:	ldr	x1, [sp, #136]
  407f3c:	str	x1, [x0, #224]
  407f40:	ldr	w0, [sp, #172]
  407f44:	lsl	x0, x0, #3
  407f48:	ldr	x1, [sp, #56]
  407f4c:	add	x0, x1, x0
  407f50:	ldr	x0, [x0]
  407f54:	mov	w1, #0x1                   	// #1
  407f58:	str	w1, [x0, #56]
  407f5c:	b	407fe4 <ferror@plt+0x62b4>
  407f60:	ldr	x0, [sp, #144]
  407f64:	ldr	x0, [x0, #224]
  407f68:	cmp	x0, #0x0
  407f6c:	b.eq	407fa8 <ferror@plt+0x6278>  // b.none
  407f70:	ldr	x0, [sp, #136]
  407f74:	ldr	x1, [sp, #144]
  407f78:	str	x1, [x0, #224]
  407f7c:	ldr	x0, [sp, #144]
  407f80:	ldr	x1, [sp, #136]
  407f84:	str	x1, [x0, #216]
  407f88:	ldr	w0, [sp, #172]
  407f8c:	lsl	x0, x0, #3
  407f90:	ldr	x1, [sp, #56]
  407f94:	add	x0, x1, x0
  407f98:	ldr	x0, [x0]
  407f9c:	mov	w1, #0x1                   	// #1
  407fa0:	str	w1, [x0, #56]
  407fa4:	b	407fe4 <ferror@plt+0x62b4>
  407fa8:	ldr	x0, [sp, #136]
  407fac:	ldr	x1, [sp, #144]
  407fb0:	str	x1, [x0, #216]
  407fb4:	ldr	x0, [sp, #144]
  407fb8:	ldr	x1, [sp, #136]
  407fbc:	str	x1, [x0, #224]
  407fc0:	ldr	w0, [sp, #172]
  407fc4:	lsl	x0, x0, #3
  407fc8:	ldr	x1, [sp, #56]
  407fcc:	add	x0, x1, x0
  407fd0:	ldr	x0, [x0]
  407fd4:	mov	w1, #0x1                   	// #1
  407fd8:	str	w1, [x0, #56]
  407fdc:	b	407fe4 <ferror@plt+0x62b4>
  407fe0:	nop
  407fe4:	ldr	w0, [sp, #172]
  407fe8:	add	w0, w0, #0x1
  407fec:	str	w0, [sp, #172]
  407ff0:	ldr	w0, [sp, #172]
  407ff4:	ldr	x1, [sp, #48]
  407ff8:	cmp	x1, x0
  407ffc:	b.hi	407a6c <ferror@plt+0x5d3c>  // b.pmore
  408000:	str	wzr, [sp, #172]
  408004:	b	408110 <ferror@plt+0x63e0>
  408008:	ldr	w0, [sp, #172]
  40800c:	lsl	x0, x0, #3
  408010:	ldr	x1, [sp, #56]
  408014:	add	x0, x1, x0
  408018:	ldr	x0, [x0]
  40801c:	ldr	x0, [x0]
  408020:	ldrb	w0, [x0, #36]
  408024:	and	w0, w0, #0x10
  408028:	and	w0, w0, #0xff
  40802c:	cmp	w0, #0x0
  408030:	b.ne	4080f8 <ferror@plt+0x63c8>  // b.any
  408034:	ldr	w0, [sp, #172]
  408038:	lsl	x0, x0, #3
  40803c:	ldr	x1, [sp, #56]
  408040:	add	x0, x1, x0
  408044:	ldr	x0, [x0]
  408048:	ldr	x0, [x0, #8]
  40804c:	ldrb	w0, [x0, #36]
  408050:	and	w0, w0, #0x10
  408054:	and	w0, w0, #0xff
  408058:	cmp	w0, #0x0
  40805c:	b.ne	4080f8 <ferror@plt+0x63c8>  // b.any
  408060:	ldr	w0, [sp, #172]
  408064:	lsl	x0, x0, #3
  408068:	ldr	x1, [sp, #56]
  40806c:	add	x0, x1, x0
  408070:	ldr	x0, [x0]
  408074:	ldr	x0, [x0]
  408078:	str	x0, [sp, #80]
  40807c:	ldr	x0, [sp, #80]
  408080:	ldr	x0, [x0, #216]
  408084:	cmp	x0, #0x0
  408088:	b.ne	4080ac <ferror@plt+0x637c>  // b.any
  40808c:	ldr	x0, [sp, #80]
  408090:	ldr	x0, [x0, #224]
  408094:	cmp	x0, #0x0
  408098:	b.eq	408100 <ferror@plt+0x63d0>  // b.none
  40809c:	b	4080ac <ferror@plt+0x637c>
  4080a0:	ldr	x0, [sp, #80]
  4080a4:	ldr	x0, [x0, #224]
  4080a8:	str	x0, [sp, #80]
  4080ac:	ldr	x0, [sp, #80]
  4080b0:	ldr	x0, [x0, #224]
  4080b4:	cmp	x0, #0x0
  4080b8:	b.ne	4080a0 <ferror@plt+0x6370>  // b.any
  4080bc:	b	4080e8 <ferror@plt+0x63b8>
  4080c0:	ldr	x0, [sp, #80]
  4080c4:	ldrb	w1, [x0, #36]
  4080c8:	orr	w1, w1, #0x10
  4080cc:	strb	w1, [x0, #36]
  4080d0:	ldr	x0, [sp, #80]
  4080d4:	ldr	x0, [x0, #16]
  4080d8:	bl	401b60 <puts@plt>
  4080dc:	ldr	x0, [sp, #80]
  4080e0:	ldr	x0, [x0, #216]
  4080e4:	str	x0, [sp, #80]
  4080e8:	ldr	x0, [sp, #80]
  4080ec:	cmp	x0, #0x0
  4080f0:	b.ne	4080c0 <ferror@plt+0x6390>  // b.any
  4080f4:	b	408104 <ferror@plt+0x63d4>
  4080f8:	nop
  4080fc:	b	408104 <ferror@plt+0x63d4>
  408100:	nop
  408104:	ldr	w0, [sp, #172]
  408108:	add	w0, w0, #0x1
  40810c:	str	w0, [sp, #172]
  408110:	ldr	w0, [sp, #172]
  408114:	ldr	x1, [sp, #48]
  408118:	cmp	x1, x0
  40811c:	b.hi	408008 <ferror@plt+0x62d8>  // b.pmore
  408120:	ldr	w0, [sp, #44]
  408124:	cmp	w0, #0x0
  408128:	b.eq	4081e8 <ferror@plt+0x64b8>  // b.none
  40812c:	str	wzr, [sp, #172]
  408130:	b	4081d8 <ferror@plt+0x64a8>
  408134:	ldr	w0, [sp, #172]
  408138:	lsl	x0, x0, #3
  40813c:	ldr	x1, [sp, #56]
  408140:	add	x0, x1, x0
  408144:	ldr	x0, [x0]
  408148:	ldr	x0, [x0]
  40814c:	ldrb	w0, [x0, #36]
  408150:	and	w0, w0, #0x10
  408154:	and	w0, w0, #0xff
  408158:	cmp	w0, #0x0
  40815c:	b.ne	4081c8 <ferror@plt+0x6498>  // b.any
  408160:	ldr	w0, [sp, #172]
  408164:	lsl	x0, x0, #3
  408168:	ldr	x1, [sp, #56]
  40816c:	add	x0, x1, x0
  408170:	ldr	x0, [x0]
  408174:	ldr	x0, [x0, #8]
  408178:	ldrb	w0, [x0, #36]
  40817c:	and	w0, w0, #0x10
  408180:	and	w0, w0, #0xff
  408184:	cmp	w0, #0x0
  408188:	b.ne	4081c8 <ferror@plt+0x6498>  // b.any
  40818c:	ldr	w0, [sp, #172]
  408190:	lsl	x0, x0, #3
  408194:	ldr	x1, [sp, #56]
  408198:	add	x0, x1, x0
  40819c:	ldr	x0, [x0]
  4081a0:	ldr	x0, [x0]
  4081a4:	str	x0, [sp, #72]
  4081a8:	ldr	x0, [sp, #72]
  4081ac:	ldrb	w1, [x0, #36]
  4081b0:	orr	w1, w1, #0x10
  4081b4:	strb	w1, [x0, #36]
  4081b8:	ldr	x0, [sp, #72]
  4081bc:	ldr	x0, [x0, #16]
  4081c0:	bl	401b60 <puts@plt>
  4081c4:	b	4081cc <ferror@plt+0x649c>
  4081c8:	nop
  4081cc:	ldr	w0, [sp, #172]
  4081d0:	add	w0, w0, #0x1
  4081d4:	str	w0, [sp, #172]
  4081d8:	ldr	w0, [sp, #172]
  4081dc:	ldr	x1, [sp, #48]
  4081e0:	cmp	x1, x0
  4081e4:	b.hi	408134 <ferror@plt+0x6404>  // b.pmore
  4081e8:	nop
  4081ec:	ldp	x29, x30, [sp], #192
  4081f0:	ret
  4081f4:	stp	x29, x30, [sp, #-32]!
  4081f8:	mov	x29, sp
  4081fc:	str	x0, [sp, #24]
  408200:	str	x1, [sp, #16]
  408204:	ldr	x0, [sp, #24]
  408208:	ldr	x2, [x0, #8]
  40820c:	ldr	x0, [sp, #16]
  408210:	ldr	x0, [x0, #8]
  408214:	mov	x1, x0
  408218:	mov	x0, x2
  40821c:	bl	401970 <filename_cmp@plt>
  408220:	ldp	x29, x30, [sp], #32
  408224:	ret
  408228:	stp	x29, x30, [sp, #-64]!
  40822c:	mov	x29, sp
  408230:	str	xzr, [sp, #16]
  408234:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408238:	add	x0, x0, #0xa38
  40823c:	ldr	w0, [x0]
  408240:	mov	w0, w0
  408244:	lsl	x0, x0, #3
  408248:	bl	401a90 <xmalloc@plt>
  40824c:	str	x0, [sp, #24]
  408250:	str	xzr, [sp, #56]
  408254:	b	4082f0 <ferror@plt+0x65c0>
  408258:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40825c:	add	x0, x0, #0xa48
  408260:	ldr	x1, [x0]
  408264:	ldr	x0, [sp, #56]
  408268:	lsl	x0, x0, #3
  40826c:	add	x0, x1, x0
  408270:	ldr	x0, [x0]
  408274:	ldr	x0, [x0]
  408278:	ldrb	w0, [x0, #36]
  40827c:	and	w0, w0, #0x8
  408280:	and	w0, w0, #0xff
  408284:	cmp	w0, #0x0
  408288:	b.eq	4082c0 <ferror@plt+0x6590>  // b.none
  40828c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408290:	add	x0, x0, #0xa48
  408294:	ldr	x1, [x0]
  408298:	ldr	x0, [sp, #56]
  40829c:	lsl	x0, x0, #3
  4082a0:	add	x0, x1, x0
  4082a4:	ldr	x0, [x0]
  4082a8:	ldr	x0, [x0, #8]
  4082ac:	ldrb	w0, [x0, #36]
  4082b0:	and	w0, w0, #0x8
  4082b4:	and	w0, w0, #0xff
  4082b8:	cmp	w0, #0x0
  4082bc:	b.ne	4082e4 <ferror@plt+0x65b4>  // b.any
  4082c0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4082c4:	add	x0, x0, #0xa48
  4082c8:	ldr	x1, [x0]
  4082cc:	ldr	x0, [sp, #56]
  4082d0:	lsl	x0, x0, #3
  4082d4:	add	x0, x1, x0
  4082d8:	ldr	x0, [x0]
  4082dc:	mov	w1, #0x1                   	// #1
  4082e0:	str	w1, [x0, #56]
  4082e4:	ldr	x0, [sp, #56]
  4082e8:	add	x0, x0, #0x1
  4082ec:	str	x0, [sp, #56]
  4082f0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4082f4:	add	x0, x0, #0xa38
  4082f8:	ldr	w0, [x0]
  4082fc:	mov	w0, w0
  408300:	ldr	x1, [sp, #56]
  408304:	cmp	x1, x0
  408308:	b.cc	408258 <ferror@plt+0x6528>  // b.lo, b.ul, b.last
  40830c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408310:	add	x0, x0, #0xa48
  408314:	ldr	x5, [x0]
  408318:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40831c:	add	x0, x0, #0xa38
  408320:	ldr	w0, [x0]
  408324:	mov	w0, w0
  408328:	add	x1, sp, #0x10
  40832c:	mov	x4, x1
  408330:	ldr	x3, [sp, #24]
  408334:	mov	w2, #0x0                   	// #0
  408338:	mov	x1, x0
  40833c:	mov	x0, x5
  408340:	bl	4079e4 <ferror@plt+0x5cb4>
  408344:	str	xzr, [sp, #48]
  408348:	b	4083dc <ferror@plt+0x66ac>
  40834c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408350:	add	x0, x0, #0xab0
  408354:	ldr	x1, [x0, #8]
  408358:	ldr	x2, [sp, #48]
  40835c:	mov	x0, #0x158                 	// #344
  408360:	mul	x0, x2, x0
  408364:	add	x0, x1, x0
  408368:	ldrb	w0, [x0, #36]
  40836c:	and	w0, w0, #0x8
  408370:	and	w0, w0, #0xff
  408374:	cmp	w0, #0x0
  408378:	b.eq	4083d0 <ferror@plt+0x66a0>  // b.none
  40837c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408380:	add	x0, x0, #0xab0
  408384:	ldr	x1, [x0, #8]
  408388:	ldr	x2, [sp, #48]
  40838c:	mov	x0, #0x158                 	// #344
  408390:	mul	x0, x2, x0
  408394:	add	x0, x1, x0
  408398:	ldrb	w0, [x0, #36]
  40839c:	and	w0, w0, #0x10
  4083a0:	and	w0, w0, #0xff
  4083a4:	cmp	w0, #0x0
  4083a8:	b.ne	4083d0 <ferror@plt+0x66a0>  // b.any
  4083ac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4083b0:	add	x0, x0, #0xab0
  4083b4:	ldr	x1, [x0, #8]
  4083b8:	ldr	x2, [sp, #48]
  4083bc:	mov	x0, #0x158                 	// #344
  4083c0:	mul	x0, x2, x0
  4083c4:	add	x0, x1, x0
  4083c8:	ldr	x0, [x0, #16]
  4083cc:	bl	401b60 <puts@plt>
  4083d0:	ldr	x0, [sp, #48]
  4083d4:	add	x0, x0, #0x1
  4083d8:	str	x0, [sp, #48]
  4083dc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4083e0:	add	x0, x0, #0xab0
  4083e4:	ldr	w0, [x0]
  4083e8:	mov	w0, w0
  4083ec:	ldr	x1, [sp, #48]
  4083f0:	cmp	x1, x0
  4083f4:	b.cc	40834c <ferror@plt+0x661c>  // b.lo, b.ul, b.last
  4083f8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4083fc:	add	x0, x0, #0xa68
  408400:	ldr	x4, [x0]
  408404:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408408:	add	x0, x0, #0xa70
  40840c:	ldr	w0, [x0]
  408410:	mov	w1, w0
  408414:	adrp	x0, 408000 <ferror@plt+0x62d0>
  408418:	add	x3, x0, #0x1f4
  40841c:	mov	x2, #0x18                  	// #24
  408420:	mov	x0, x4
  408424:	bl	401990 <qsort@plt>
  408428:	str	xzr, [sp, #40]
  40842c:	str	xzr, [sp, #48]
  408430:	b	4085c8 <ferror@plt+0x6898>
  408434:	ldr	x0, [sp, #40]
  408438:	cmp	x0, #0x0
  40843c:	b.eq	40847c <ferror@plt+0x674c>  // b.none
  408440:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408444:	add	x0, x0, #0xa68
  408448:	ldr	x2, [x0]
  40844c:	ldr	x1, [sp, #48]
  408450:	mov	x0, x1
  408454:	lsl	x0, x0, #1
  408458:	add	x0, x0, x1
  40845c:	lsl	x0, x0, #3
  408460:	add	x0, x2, x0
  408464:	ldr	x0, [x0, #8]
  408468:	mov	x1, x0
  40846c:	ldr	x0, [sp, #40]
  408470:	bl	401970 <filename_cmp@plt>
  408474:	cmp	w0, #0x0
  408478:	b.eq	4085b8 <ferror@plt+0x6888>  // b.none
  40847c:	str	wzr, [sp, #36]
  408480:	b	408524 <ferror@plt+0x67f4>
  408484:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408488:	add	x0, x0, #0xab0
  40848c:	ldr	x1, [x0, #8]
  408490:	ldr	w2, [sp, #36]
  408494:	mov	x0, #0x158                 	// #344
  408498:	mul	x0, x2, x0
  40849c:	add	x0, x1, x0
  4084a0:	ldrb	w0, [x0, #36]
  4084a4:	and	w0, w0, #0x8
  4084a8:	and	w0, w0, #0xff
  4084ac:	cmp	w0, #0x0
  4084b0:	b.eq	408514 <ferror@plt+0x67e4>  // b.none
  4084b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4084b8:	add	x0, x0, #0xab0
  4084bc:	ldr	x1, [x0, #8]
  4084c0:	ldr	w2, [sp, #36]
  4084c4:	mov	x0, #0x158                 	// #344
  4084c8:	mul	x0, x2, x0
  4084cc:	add	x0, x1, x0
  4084d0:	ldr	x3, [x0, #16]
  4084d4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4084d8:	add	x0, x0, #0xa68
  4084dc:	ldr	x2, [x0]
  4084e0:	ldr	x1, [sp, #48]
  4084e4:	mov	x0, x1
  4084e8:	lsl	x0, x0, #1
  4084ec:	add	x0, x0, x1
  4084f0:	lsl	x0, x0, #3
  4084f4:	add	x0, x2, x0
  4084f8:	ldr	x0, [x0, #8]
  4084fc:	mov	x1, x0
  408500:	mov	x0, x3
  408504:	bl	401970 <filename_cmp@plt>
  408508:	cmp	w0, #0x0
  40850c:	b.eq	408540 <ferror@plt+0x6810>  // b.none
  408510:	b	408518 <ferror@plt+0x67e8>
  408514:	nop
  408518:	ldr	w0, [sp, #36]
  40851c:	add	w0, w0, #0x1
  408520:	str	w0, [sp, #36]
  408524:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408528:	add	x0, x0, #0xab0
  40852c:	ldr	w0, [x0]
  408530:	ldr	w1, [sp, #36]
  408534:	cmp	w1, w0
  408538:	b.cc	408484 <ferror@plt+0x6754>  // b.lo, b.ul, b.last
  40853c:	b	408544 <ferror@plt+0x6814>
  408540:	nop
  408544:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408548:	add	x0, x0, #0xab0
  40854c:	ldr	w0, [x0]
  408550:	ldr	w1, [sp, #36]
  408554:	cmp	w1, w0
  408558:	b.ne	408588 <ferror@plt+0x6858>  // b.any
  40855c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408560:	add	x0, x0, #0xa68
  408564:	ldr	x2, [x0]
  408568:	ldr	x1, [sp, #48]
  40856c:	mov	x0, x1
  408570:	lsl	x0, x0, #1
  408574:	add	x0, x0, x1
  408578:	lsl	x0, x0, #3
  40857c:	add	x0, x2, x0
  408580:	ldr	x0, [x0, #8]
  408584:	bl	401b60 <puts@plt>
  408588:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40858c:	add	x0, x0, #0xa68
  408590:	ldr	x2, [x0]
  408594:	ldr	x1, [sp, #48]
  408598:	mov	x0, x1
  40859c:	lsl	x0, x0, #1
  4085a0:	add	x0, x0, x1
  4085a4:	lsl	x0, x0, #3
  4085a8:	add	x0, x2, x0
  4085ac:	ldr	x0, [x0, #8]
  4085b0:	str	x0, [sp, #40]
  4085b4:	b	4085bc <ferror@plt+0x688c>
  4085b8:	nop
  4085bc:	ldr	x0, [sp, #48]
  4085c0:	add	x0, x0, #0x1
  4085c4:	str	x0, [sp, #48]
  4085c8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4085cc:	add	x0, x0, #0xa70
  4085d0:	ldr	w0, [x0]
  4085d4:	mov	w0, w0
  4085d8:	ldr	x1, [sp, #48]
  4085dc:	cmp	x1, x0
  4085e0:	b.cc	408434 <ferror@plt+0x6704>  // b.lo, b.ul, b.last
  4085e4:	nop
  4085e8:	nop
  4085ec:	ldp	x29, x30, [sp], #64
  4085f0:	ret
  4085f4:	sub	sp, sp, #0x10
  4085f8:	str	x0, [sp, #8]
  4085fc:	ldr	x0, [sp, #8]
  408600:	ldr	x0, [x0, #56]
  408604:	add	sp, sp, #0x10
  408608:	ret
  40860c:	sub	sp, sp, #0x10
  408610:	str	x0, [sp, #8]
  408614:	ldr	x0, [sp, #8]
  408618:	ldr	x0, [x0, #40]
  40861c:	add	sp, sp, #0x10
  408620:	ret
  408624:	sub	sp, sp, #0x10
  408628:	str	x0, [sp, #8]
  40862c:	ldr	x0, [sp, #8]
  408630:	ldr	x0, [x0, #8]
  408634:	ldrb	w0, [x0, #28]
  408638:	add	sp, sp, #0x10
  40863c:	ret
  408640:	stp	x29, x30, [sp, #-48]!
  408644:	mov	x29, sp
  408648:	str	x19, [sp, #16]
  40864c:	str	x0, [sp, #40]
  408650:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408654:	add	x0, x0, #0x8f8
  408658:	ldr	x19, [x0]
  40865c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408660:	add	x1, x0, #0x3d8
  408664:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408668:	add	x0, x0, #0x400
  40866c:	bl	401bc0 <dgettext@plt>
  408670:	mov	x1, x0
  408674:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408678:	add	x0, x0, #0xa90
  40867c:	ldr	x0, [x0]
  408680:	ldr	x3, [sp, #40]
  408684:	mov	x2, x0
  408688:	mov	x0, x19
  40868c:	bl	401d10 <fprintf@plt>
  408690:	mov	w0, #0x1                   	// #1
  408694:	bl	40d4e0 <ferror@plt+0xb7b0>
  408698:	stp	x29, x30, [sp, #-32]!
  40869c:	mov	x29, sp
  4086a0:	str	x0, [sp, #24]
  4086a4:	str	x1, [sp, #16]
  4086a8:	ldr	x0, [sp, #24]
  4086ac:	ldr	x2, [x0]
  4086b0:	ldr	x0, [sp, #16]
  4086b4:	ldr	x0, [x0]
  4086b8:	mov	x1, x0
  4086bc:	mov	x0, x2
  4086c0:	bl	401ba0 <strcmp@plt>
  4086c4:	ldp	x29, x30, [sp], #32
  4086c8:	ret
  4086cc:	sub	sp, sp, #0x460
  4086d0:	stp	x29, x30, [sp]
  4086d4:	mov	x29, sp
  4086d8:	str	x19, [sp, #16]
  4086dc:	str	x0, [sp, #40]
  4086e0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4086e4:	add	x1, x0, #0x408
  4086e8:	ldr	x0, [sp, #40]
  4086ec:	bl	4019e0 <fopen@plt>
  4086f0:	str	x0, [sp, #1104]
  4086f4:	str	wzr, [sp, #1116]
  4086f8:	ldr	x0, [sp, #1104]
  4086fc:	cmp	x0, #0x0
  408700:	b.ne	408804 <ferror@plt+0x6ad4>  // b.any
  408704:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408708:	add	x0, x0, #0x8f8
  40870c:	ldr	x19, [x0]
  408710:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408714:	add	x1, x0, #0x410
  408718:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40871c:	add	x0, x0, #0x400
  408720:	bl	401bc0 <dgettext@plt>
  408724:	mov	x1, x0
  408728:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40872c:	add	x0, x0, #0xa90
  408730:	ldr	x0, [x0]
  408734:	ldr	x3, [sp, #40]
  408738:	mov	x2, x0
  40873c:	mov	x0, x19
  408740:	bl	401d10 <fprintf@plt>
  408744:	mov	w0, #0x1                   	// #1
  408748:	bl	40d4e0 <ferror@plt+0xb7b0>
  40874c:	add	x0, sp, #0x38
  408750:	mov	x2, x0
  408754:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408758:	add	x1, x0, #0x428
  40875c:	ldr	x0, [sp, #1104]
  408760:	bl	401a10 <__isoc99_fscanf@plt>
  408764:	str	w0, [sp, #1084]
  408768:	ldr	w0, [sp, #1084]
  40876c:	cmp	w0, #0x0
  408770:	b.ne	40877c <ferror@plt+0x6a4c>  // b.any
  408774:	ldr	x0, [sp, #40]
  408778:	bl	408640 <ferror@plt+0x6910>
  40877c:	add	x3, sp, #0x38
  408780:	mov	x2, #0xe                   	// #14
  408784:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408788:	add	x1, x0, #0x438
  40878c:	mov	x0, x3
  408790:	bl	401a20 <strncmp@plt>
  408794:	cmp	w0, #0x0
  408798:	b.ne	4087c8 <ferror@plt+0x6a98>  // b.any
  40879c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4087a0:	add	x1, x0, #0x448
  4087a4:	ldr	x0, [sp, #1104]
  4087a8:	bl	401a10 <__isoc99_fscanf@plt>
  4087ac:	str	w0, [sp, #1084]
  4087b0:	ldr	w0, [sp, #1084]
  4087b4:	cmn	w0, #0x1
  4087b8:	b.ne	408804 <ferror@plt+0x6ad4>  // b.any
  4087bc:	ldr	x0, [sp, #40]
  4087c0:	bl	408640 <ferror@plt+0x6910>
  4087c4:	b	408804 <ferror@plt+0x6ad4>
  4087c8:	add	x0, sp, #0x38
  4087cc:	mov	x2, x0
  4087d0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4087d4:	add	x1, x0, #0x450
  4087d8:	ldr	x0, [sp, #1104]
  4087dc:	bl	401a10 <__isoc99_fscanf@plt>
  4087e0:	str	w0, [sp, #1084]
  4087e4:	ldr	w0, [sp, #1084]
  4087e8:	cmp	w0, #0x0
  4087ec:	b.ne	4087f8 <ferror@plt+0x6ac8>  // b.any
  4087f0:	ldr	x0, [sp, #40]
  4087f4:	bl	408640 <ferror@plt+0x6910>
  4087f8:	ldr	w0, [sp, #1116]
  4087fc:	add	w0, w0, #0x1
  408800:	str	w0, [sp, #1116]
  408804:	ldr	x0, [sp, #1104]
  408808:	bl	401b50 <feof@plt>
  40880c:	cmp	w0, #0x0
  408810:	b.eq	40874c <ferror@plt+0x6a1c>  // b.none
  408814:	ldrsw	x1, [sp, #1116]
  408818:	mov	x0, x1
  40881c:	lsl	x0, x0, #1
  408820:	add	x0, x0, x1
  408824:	lsl	x0, x0, #3
  408828:	bl	401a90 <xmalloc@plt>
  40882c:	mov	x1, x0
  408830:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408834:	add	x0, x0, #0xa68
  408838:	str	x1, [x0]
  40883c:	ldr	x0, [sp, #1104]
  408840:	bl	401b00 <rewind@plt>
  408844:	str	wzr, [sp, #1116]
  408848:	b	4089f0 <ferror@plt+0x6cc0>
  40884c:	add	x0, sp, #0x38
  408850:	mov	x2, x0
  408854:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408858:	add	x1, x0, #0x428
  40885c:	ldr	x0, [sp, #1104]
  408860:	bl	401a10 <__isoc99_fscanf@plt>
  408864:	str	w0, [sp, #1100]
  408868:	ldr	w0, [sp, #1100]
  40886c:	cmp	w0, #0x0
  408870:	b.ne	40887c <ferror@plt+0x6b4c>  // b.any
  408874:	ldr	x0, [sp, #40]
  408878:	bl	408640 <ferror@plt+0x6910>
  40887c:	add	x3, sp, #0x38
  408880:	mov	x2, #0xe                   	// #14
  408884:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408888:	add	x1, x0, #0x438
  40888c:	mov	x0, x3
  408890:	bl	401a20 <strncmp@plt>
  408894:	cmp	w0, #0x0
  408898:	b.ne	4088c8 <ferror@plt+0x6b98>  // b.any
  40889c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4088a0:	add	x1, x0, #0x448
  4088a4:	ldr	x0, [sp, #1104]
  4088a8:	bl	401a10 <__isoc99_fscanf@plt>
  4088ac:	str	w0, [sp, #1100]
  4088b0:	ldr	w0, [sp, #1100]
  4088b4:	cmn	w0, #0x1
  4088b8:	b.ne	4089f0 <ferror@plt+0x6cc0>  // b.any
  4088bc:	ldr	x0, [sp, #40]
  4088c0:	bl	408640 <ferror@plt+0x6910>
  4088c4:	b	4089f0 <ferror@plt+0x6cc0>
  4088c8:	add	x0, sp, #0x38
  4088cc:	bl	401900 <strlen@plt>
  4088d0:	add	x3, x0, #0x1
  4088d4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4088d8:	add	x0, x0, #0xa68
  4088dc:	ldr	x2, [x0]
  4088e0:	ldrsw	x1, [sp, #1116]
  4088e4:	mov	x0, x1
  4088e8:	lsl	x0, x0, #1
  4088ec:	add	x0, x0, x1
  4088f0:	lsl	x0, x0, #3
  4088f4:	add	x19, x2, x0
  4088f8:	mov	x0, x3
  4088fc:	bl	401a90 <xmalloc@plt>
  408900:	str	x0, [x19, #8]
  408904:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408908:	add	x0, x0, #0xa68
  40890c:	ldr	x2, [x0]
  408910:	ldrsw	x1, [sp, #1116]
  408914:	mov	x0, x1
  408918:	lsl	x0, x0, #1
  40891c:	add	x0, x0, x1
  408920:	lsl	x0, x0, #3
  408924:	add	x0, x2, x0
  408928:	ldr	x0, [x0, #8]
  40892c:	add	x1, sp, #0x38
  408930:	bl	401c30 <strcpy@plt>
  408934:	add	x0, sp, #0x38
  408938:	mov	x2, x0
  40893c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408940:	add	x1, x0, #0x450
  408944:	ldr	x0, [sp, #1104]
  408948:	bl	401a10 <__isoc99_fscanf@plt>
  40894c:	str	w0, [sp, #1100]
  408950:	ldr	w0, [sp, #1100]
  408954:	cmp	w0, #0x0
  408958:	b.ne	408964 <ferror@plt+0x6c34>  // b.any
  40895c:	ldr	x0, [sp, #40]
  408960:	bl	408640 <ferror@plt+0x6910>
  408964:	add	x0, sp, #0x38
  408968:	mov	w1, #0x20                  	// #32
  40896c:	bl	401b10 <strrchr@plt>
  408970:	add	x0, x0, #0x1
  408974:	str	x0, [sp, #1088]
  408978:	ldr	x0, [sp, #1088]
  40897c:	bl	401900 <strlen@plt>
  408980:	add	x3, x0, #0x1
  408984:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408988:	add	x0, x0, #0xa68
  40898c:	ldr	x2, [x0]
  408990:	ldrsw	x1, [sp, #1116]
  408994:	mov	x0, x1
  408998:	lsl	x0, x0, #1
  40899c:	add	x0, x0, x1
  4089a0:	lsl	x0, x0, #3
  4089a4:	add	x19, x2, x0
  4089a8:	mov	x0, x3
  4089ac:	bl	401a90 <xmalloc@plt>
  4089b0:	str	x0, [x19]
  4089b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4089b8:	add	x0, x0, #0xa68
  4089bc:	ldr	x2, [x0]
  4089c0:	ldrsw	x1, [sp, #1116]
  4089c4:	mov	x0, x1
  4089c8:	lsl	x0, x0, #1
  4089cc:	add	x0, x0, x1
  4089d0:	lsl	x0, x0, #3
  4089d4:	add	x0, x2, x0
  4089d8:	ldr	x0, [x0]
  4089dc:	ldr	x1, [sp, #1088]
  4089e0:	bl	401c30 <strcpy@plt>
  4089e4:	ldr	w0, [sp, #1116]
  4089e8:	add	w0, w0, #0x1
  4089ec:	str	w0, [sp, #1116]
  4089f0:	ldr	x0, [sp, #1104]
  4089f4:	bl	401b50 <feof@plt>
  4089f8:	cmp	w0, #0x0
  4089fc:	b.eq	40884c <ferror@plt+0x6b1c>  // b.none
  408a00:	ldr	w1, [sp, #1116]
  408a04:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408a08:	add	x0, x0, #0xa70
  408a0c:	str	w1, [x0]
  408a10:	str	wzr, [sp, #1112]
  408a14:	b	408acc <ferror@plt+0x6d9c>
  408a18:	ldr	w0, [sp, #1112]
  408a1c:	cmp	w0, #0x0
  408a20:	b.eq	408a90 <ferror@plt+0x6d60>  // b.none
  408a24:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408a28:	add	x0, x0, #0xa68
  408a2c:	ldr	x2, [x0]
  408a30:	ldr	w1, [sp, #1112]
  408a34:	mov	x0, x1
  408a38:	lsl	x0, x0, #1
  408a3c:	add	x0, x0, x1
  408a40:	lsl	x0, x0, #3
  408a44:	add	x0, x2, x0
  408a48:	ldr	x3, [x0, #8]
  408a4c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408a50:	add	x0, x0, #0xa68
  408a54:	ldr	x2, [x0]
  408a58:	ldr	w0, [sp, #1112]
  408a5c:	sub	w0, w0, #0x1
  408a60:	mov	w1, w0
  408a64:	mov	x0, x1
  408a68:	lsl	x0, x0, #1
  408a6c:	add	x0, x0, x1
  408a70:	lsl	x0, x0, #3
  408a74:	add	x0, x2, x0
  408a78:	ldr	x0, [x0, #8]
  408a7c:	mov	x1, x0
  408a80:	mov	x0, x3
  408a84:	bl	401970 <filename_cmp@plt>
  408a88:	cmp	w0, #0x0
  408a8c:	b.eq	408ac0 <ferror@plt+0x6d90>  // b.none
  408a90:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408a94:	add	x0, x0, #0xa68
  408a98:	ldr	x2, [x0]
  408a9c:	ldr	w1, [sp, #1112]
  408aa0:	mov	x0, x1
  408aa4:	lsl	x0, x0, #1
  408aa8:	add	x0, x0, x1
  408aac:	lsl	x0, x0, #3
  408ab0:	add	x0, x2, x0
  408ab4:	ldrb	w1, [x0, #16]
  408ab8:	orr	w1, w1, #0x1
  408abc:	strb	w1, [x0, #16]
  408ac0:	ldr	w0, [sp, #1112]
  408ac4:	add	w0, w0, #0x1
  408ac8:	str	w0, [sp, #1112]
  408acc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408ad0:	add	x0, x0, #0xa70
  408ad4:	ldr	w0, [x0]
  408ad8:	ldr	w1, [sp, #1112]
  408adc:	cmp	w1, w0
  408ae0:	b.cc	408a18 <ferror@plt+0x6ce8>  // b.lo, b.ul, b.last
  408ae4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408ae8:	add	x0, x0, #0xa68
  408aec:	ldr	x4, [x0]
  408af0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408af4:	add	x0, x0, #0xa70
  408af8:	ldr	w0, [x0]
  408afc:	mov	w1, w0
  408b00:	adrp	x0, 408000 <ferror@plt+0x62d0>
  408b04:	add	x3, x0, #0x698
  408b08:	mov	x2, #0x18                  	// #24
  408b0c:	mov	x0, x4
  408b10:	bl	401990 <qsort@plt>
  408b14:	ldr	x0, [sp, #1104]
  408b18:	bl	4019c0 <fclose@plt>
  408b1c:	nop
  408b20:	ldr	x19, [sp, #16]
  408b24:	ldp	x29, x30, [sp]
  408b28:	add	sp, sp, #0x460
  408b2c:	ret
  408b30:	stp	x29, x30, [sp, #-96]!
  408b34:	mov	x29, sp
  408b38:	stp	x19, x20, [sp, #16]
  408b3c:	str	x0, [sp, #40]
  408b40:	mov	x1, #0x0                   	// #0
  408b44:	ldr	x0, [sp, #40]
  408b48:	bl	4019a0 <bfd_openr@plt>
  408b4c:	mov	x1, x0
  408b50:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408b54:	add	x0, x0, #0xa58
  408b58:	str	x1, [x0]
  408b5c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408b60:	add	x0, x0, #0xa58
  408b64:	ldr	x0, [x0]
  408b68:	cmp	x0, #0x0
  408b6c:	b.ne	408b80 <ferror@plt+0x6e50>  // b.any
  408b70:	ldr	x0, [sp, #40]
  408b74:	bl	401930 <perror@plt>
  408b78:	mov	w0, #0x1                   	// #1
  408b7c:	bl	40d4e0 <ferror@plt+0xb7b0>
  408b80:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408b84:	add	x0, x0, #0xa58
  408b88:	ldr	x0, [x0]
  408b8c:	ldr	w1, [x0, #72]
  408b90:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408b94:	add	x0, x0, #0xa58
  408b98:	ldr	x0, [x0]
  408b9c:	orr	w1, w1, #0x8000
  408ba0:	str	w1, [x0, #72]
  408ba4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408ba8:	add	x0, x0, #0xa58
  408bac:	ldr	x0, [x0]
  408bb0:	mov	w1, #0x1                   	// #1
  408bb4:	bl	401ca0 <bfd_check_format@plt>
  408bb8:	cmp	w0, #0x0
  408bbc:	b.ne	408c08 <ferror@plt+0x6ed8>  // b.any
  408bc0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408bc4:	add	x0, x0, #0x8f8
  408bc8:	ldr	x19, [x0]
  408bcc:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408bd0:	add	x1, x0, #0x460
  408bd4:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408bd8:	add	x0, x0, #0x400
  408bdc:	bl	401bc0 <dgettext@plt>
  408be0:	mov	x1, x0
  408be4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408be8:	add	x0, x0, #0xa90
  408bec:	ldr	x0, [x0]
  408bf0:	ldr	x3, [sp, #40]
  408bf4:	mov	x2, x0
  408bf8:	mov	x0, x19
  408bfc:	bl	401d10 <fprintf@plt>
  408c00:	mov	w0, #0x1                   	// #1
  408c04:	bl	40d4e0 <ferror@plt+0xb7b0>
  408c08:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408c0c:	add	x0, x0, #0xa58
  408c10:	ldr	x2, [x0]
  408c14:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408c18:	add	x1, x0, #0x488
  408c1c:	mov	x0, x2
  408c20:	bl	401ac0 <bfd_get_section_by_name@plt>
  408c24:	mov	x1, x0
  408c28:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408c2c:	add	x0, x0, #0xa78
  408c30:	str	x1, [x0]
  408c34:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408c38:	add	x0, x0, #0xa78
  408c3c:	ldr	x0, [x0]
  408c40:	cmp	x0, #0x0
  408c44:	b.ne	408cd0 <ferror@plt+0x6fa0>  // b.any
  408c48:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408c4c:	add	x0, x0, #0xa58
  408c50:	ldr	x2, [x0]
  408c54:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408c58:	add	x1, x0, #0x490
  408c5c:	mov	x0, x2
  408c60:	bl	401ac0 <bfd_get_section_by_name@plt>
  408c64:	mov	x1, x0
  408c68:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408c6c:	add	x0, x0, #0xa78
  408c70:	str	x1, [x0]
  408c74:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408c78:	add	x0, x0, #0xa78
  408c7c:	ldr	x0, [x0]
  408c80:	cmp	x0, #0x0
  408c84:	b.ne	408cd0 <ferror@plt+0x6fa0>  // b.any
  408c88:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408c8c:	add	x0, x0, #0x8f8
  408c90:	ldr	x19, [x0]
  408c94:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408c98:	add	x1, x0, #0x498
  408c9c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408ca0:	add	x0, x0, #0x400
  408ca4:	bl	401bc0 <dgettext@plt>
  408ca8:	mov	x1, x0
  408cac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408cb0:	add	x0, x0, #0xa90
  408cb4:	ldr	x0, [x0]
  408cb8:	ldr	x3, [sp, #40]
  408cbc:	mov	x2, x0
  408cc0:	mov	x0, x19
  408cc4:	bl	401d10 <fprintf@plt>
  408cc8:	mov	w0, #0x1                   	// #1
  408ccc:	bl	40d4e0 <ferror@plt+0xb7b0>
  408cd0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408cd4:	add	x0, x0, #0xa58
  408cd8:	ldr	x0, [x0]
  408cdc:	ldr	x0, [x0, #8]
  408ce0:	ldr	x1, [x0, #496]
  408ce4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408ce8:	add	x0, x0, #0xa58
  408cec:	ldr	x0, [x0]
  408cf0:	blr	x1
  408cf4:	str	w0, [sp, #76]
  408cf8:	ldr	w0, [sp, #76]
  408cfc:	cmp	w0, #0x0
  408d00:	b.ge	408d48 <ferror@plt+0x7018>  // b.tcont
  408d04:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408d08:	add	x0, x0, #0x8f8
  408d0c:	ldr	x19, [x0]
  408d10:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408d14:	add	x0, x0, #0xa90
  408d18:	ldr	x20, [x0]
  408d1c:	bl	401a50 <bfd_get_error@plt>
  408d20:	bl	401c70 <bfd_errmsg@plt>
  408d24:	mov	x4, x0
  408d28:	ldr	x3, [sp, #40]
  408d2c:	mov	x2, x20
  408d30:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408d34:	add	x1, x0, #0x4c0
  408d38:	mov	x0, x19
  408d3c:	bl	401d10 <fprintf@plt>
  408d40:	mov	w0, #0x1                   	// #1
  408d44:	bl	40d4e0 <ferror@plt+0xb7b0>
  408d48:	ldrsw	x0, [sp, #76]
  408d4c:	bl	401a90 <xmalloc@plt>
  408d50:	mov	x1, x0
  408d54:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408d58:	add	x0, x0, #0x980
  408d5c:	str	x1, [x0]
  408d60:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408d64:	add	x0, x0, #0xa58
  408d68:	ldr	x0, [x0]
  408d6c:	ldr	x0, [x0, #8]
  408d70:	ldr	x2, [x0, #504]
  408d74:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408d78:	add	x0, x0, #0xa58
  408d7c:	ldr	x3, [x0]
  408d80:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408d84:	add	x0, x0, #0x980
  408d88:	ldr	x0, [x0]
  408d8c:	mov	x1, x0
  408d90:	mov	x0, x3
  408d94:	blr	x2
  408d98:	mov	w1, w0
  408d9c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408da0:	add	x0, x0, #0x978
  408da4:	str	w1, [x0]
  408da8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408dac:	add	x0, x0, #0x978
  408db0:	ldr	w0, [x0]
  408db4:	cmp	w0, #0x0
  408db8:	b.ge	408e00 <ferror@plt+0x70d0>  // b.tcont
  408dbc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408dc0:	add	x0, x0, #0x8f8
  408dc4:	ldr	x19, [x0]
  408dc8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408dcc:	add	x0, x0, #0xa90
  408dd0:	ldr	x20, [x0]
  408dd4:	bl	401a50 <bfd_get_error@plt>
  408dd8:	bl	401c70 <bfd_errmsg@plt>
  408ddc:	mov	x4, x0
  408de0:	ldr	x3, [sp, #40]
  408de4:	mov	x2, x20
  408de8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  408dec:	add	x1, x0, #0x4c0
  408df0:	mov	x0, x19
  408df4:	bl	401d10 <fprintf@plt>
  408df8:	mov	w0, #0x1                   	// #1
  408dfc:	bl	40d4e0 <ferror@plt+0xb7b0>
  408e00:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408e04:	add	x0, x0, #0xa58
  408e08:	ldr	x0, [x0]
  408e0c:	ldr	x0, [x0, #8]
  408e10:	ldr	x6, [x0, #848]
  408e14:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408e18:	add	x0, x0, #0xa58
  408e1c:	ldr	x7, [x0]
  408e20:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408e24:	add	x0, x0, #0x978
  408e28:	ldr	w0, [x0]
  408e2c:	sxtw	x1, w0
  408e30:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408e34:	add	x0, x0, #0x980
  408e38:	ldr	x0, [x0]
  408e3c:	add	x2, sp, #0x30
  408e40:	mov	x5, x2
  408e44:	mov	x4, #0x0                   	// #0
  408e48:	mov	x3, #0x0                   	// #0
  408e4c:	mov	x2, x0
  408e50:	mov	x0, x7
  408e54:	blr	x6
  408e58:	str	x0, [sp, #64]
  408e5c:	ldr	x0, [sp, #64]
  408e60:	cmp	x0, #0x0
  408e64:	b.le	408f5c <ferror@plt+0x722c>
  408e68:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408e6c:	add	x0, x0, #0x978
  408e70:	ldr	w0, [x0]
  408e74:	sxtw	x1, w0
  408e78:	ldr	x0, [sp, #64]
  408e7c:	add	x0, x1, x0
  408e80:	add	x0, x0, #0x1
  408e84:	lsl	x0, x0, #3
  408e88:	str	x0, [sp, #56]
  408e8c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408e90:	add	x0, x0, #0x980
  408e94:	ldr	x0, [x0]
  408e98:	ldr	x1, [sp, #56]
  408e9c:	bl	401a00 <xrealloc@plt>
  408ea0:	mov	x1, x0
  408ea4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408ea8:	add	x0, x0, #0x980
  408eac:	str	x1, [x0]
  408eb0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408eb4:	add	x0, x0, #0x980
  408eb8:	ldr	x1, [x0]
  408ebc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408ec0:	add	x0, x0, #0x978
  408ec4:	ldr	w0, [x0]
  408ec8:	sxtw	x0, w0
  408ecc:	lsl	x0, x0, #3
  408ed0:	add	x0, x1, x0
  408ed4:	str	x0, [sp, #88]
  408ed8:	ldr	x0, [sp, #64]
  408edc:	mov	w1, w0
  408ee0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408ee4:	add	x0, x0, #0x978
  408ee8:	ldr	w0, [x0]
  408eec:	add	w0, w1, w0
  408ef0:	mov	w1, w0
  408ef4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408ef8:	add	x0, x0, #0x978
  408efc:	str	w1, [x0]
  408f00:	str	xzr, [sp, #80]
  408f04:	b	408f44 <ferror@plt+0x7214>
  408f08:	ldr	x2, [sp, #48]
  408f0c:	ldr	x1, [sp, #80]
  408f10:	mov	x0, x1
  408f14:	lsl	x0, x0, #1
  408f18:	add	x0, x0, x1
  408f1c:	lsl	x0, x0, #4
  408f20:	mov	x3, x0
  408f24:	ldr	x0, [sp, #88]
  408f28:	add	x1, x0, #0x8
  408f2c:	str	x1, [sp, #88]
  408f30:	add	x1, x2, x3
  408f34:	str	x1, [x0]
  408f38:	ldr	x0, [sp, #80]
  408f3c:	add	x0, x0, #0x1
  408f40:	str	x0, [sp, #80]
  408f44:	ldr	x1, [sp, #80]
  408f48:	ldr	x0, [sp, #64]
  408f4c:	cmp	x1, x0
  408f50:	b.lt	408f08 <ferror@plt+0x71d8>  // b.tstop
  408f54:	ldr	x0, [sp, #88]
  408f58:	str	xzr, [x0]
  408f5c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408f60:	add	x0, x0, #0x988
  408f64:	mov	w1, #0x1                   	// #1
  408f68:	str	w1, [x0]
  408f6c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408f70:	add	x0, x0, #0xa80
  408f74:	str	wzr, [x0]
  408f78:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408f7c:	add	x0, x0, #0xa58
  408f80:	ldr	x0, [x0]
  408f84:	bl	401b70 <bfd_get_arch@plt>
  408f88:	cmp	w0, #0x3
  408f8c:	b.eq	408f9c <ferror@plt+0x726c>  // b.none
  408f90:	cmp	w0, #0x20
  408f94:	b.eq	408fb0 <ferror@plt+0x7280>  // b.none
  408f98:	b	408fc4 <ferror@plt+0x7294>
  408f9c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408fa0:	add	x0, x0, #0xa80
  408fa4:	mov	w1, #0x2                   	// #2
  408fa8:	str	w1, [x0]
  408fac:	b	408fc4 <ferror@plt+0x7294>
  408fb0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  408fb4:	add	x0, x0, #0x988
  408fb8:	mov	w1, #0x4                   	// #4
  408fbc:	str	w1, [x0]
  408fc0:	nop
  408fc4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408fc8:	add	x0, x0, #0xa88
  408fcc:	ldr	x0, [x0]
  408fd0:	cmp	x0, #0x0
  408fd4:	b.eq	408fe8 <ferror@plt+0x72b8>  // b.none
  408fd8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  408fdc:	add	x0, x0, #0xa88
  408fe0:	ldr	x0, [x0]
  408fe4:	bl	4086cc <ferror@plt+0x699c>
  408fe8:	nop
  408fec:	ldp	x19, x20, [sp, #16]
  408ff0:	ldp	x29, x30, [sp], #96
  408ff4:	ret
  408ff8:	stp	x29, x30, [sp, #-64]!
  408ffc:	mov	x29, sp
  409000:	stp	x19, x20, [sp, #16]
  409004:	str	x21, [sp, #32]
  409008:	str	x0, [sp, #56]
  40900c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409010:	add	x0, x0, #0xa78
  409014:	ldr	x0, [x0]
  409018:	bl	4085f4 <ferror@plt+0x68c4>
  40901c:	bl	4019f0 <malloc@plt>
  409020:	mov	x1, x0
  409024:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409028:	add	x0, x0, #0xa60
  40902c:	str	x1, [x0]
  409030:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409034:	add	x0, x0, #0xa60
  409038:	ldr	x0, [x0]
  40903c:	cmp	x0, #0x0
  409040:	b.ne	4090a0 <ferror@plt+0x7370>  // b.any
  409044:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409048:	add	x0, x0, #0x8f8
  40904c:	ldr	x19, [x0]
  409050:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409054:	add	x1, x0, #0x4d0
  409058:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40905c:	add	x0, x0, #0x400
  409060:	bl	401bc0 <dgettext@plt>
  409064:	mov	x21, x0
  409068:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40906c:	add	x0, x0, #0xa90
  409070:	ldr	x20, [x0]
  409074:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409078:	add	x0, x0, #0xa78
  40907c:	ldr	x0, [x0]
  409080:	bl	4085f4 <ferror@plt+0x68c4>
  409084:	mov	x3, x0
  409088:	mov	x2, x20
  40908c:	mov	x1, x21
  409090:	mov	x0, x19
  409094:	bl	401d10 <fprintf@plt>
  409098:	mov	w0, #0x1                   	// #1
  40909c:	bl	40d4e0 <ferror@plt+0xb7b0>
  4090a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4090a4:	add	x0, x0, #0xa78
  4090a8:	ldr	x19, [x0]
  4090ac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4090b0:	add	x0, x0, #0xa60
  4090b4:	ldr	x20, [x0]
  4090b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4090bc:	add	x0, x0, #0xa78
  4090c0:	ldr	x0, [x0]
  4090c4:	bl	4085f4 <ferror@plt+0x68c4>
  4090c8:	mov	x4, x0
  4090cc:	mov	x3, #0x0                   	// #0
  4090d0:	mov	x2, x20
  4090d4:	mov	x1, x19
  4090d8:	ldr	x0, [sp, #56]
  4090dc:	bl	4019b0 <bfd_get_section_contents@plt>
  4090e0:	cmp	w0, #0x0
  4090e4:	b.ne	409110 <ferror@plt+0x73e0>  // b.any
  4090e8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4090ec:	add	x0, x0, #0x500
  4090f0:	bl	401c40 <bfd_perror@plt>
  4090f4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4090f8:	add	x0, x0, #0xa60
  4090fc:	ldr	x0, [x0]
  409100:	bl	401bd0 <free@plt>
  409104:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409108:	add	x0, x0, #0xa60
  40910c:	str	xzr, [x0]
  409110:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409114:	add	x0, x0, #0xa60
  409118:	ldr	x0, [x0]
  40911c:	cmp	x0, #0x0
  409120:	b.ne	409160 <ferror@plt+0x7430>  // b.any
  409124:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409128:	add	x0, x0, #0x8f8
  40912c:	ldr	x19, [x0]
  409130:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409134:	add	x1, x0, #0x520
  409138:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40913c:	add	x0, x0, #0x400
  409140:	bl	401bc0 <dgettext@plt>
  409144:	mov	x1, x0
  409148:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40914c:	add	x0, x0, #0xa90
  409150:	ldr	x0, [x0]
  409154:	mov	x2, x0
  409158:	mov	x0, x19
  40915c:	bl	401d10 <fprintf@plt>
  409160:	nop
  409164:	ldp	x19, x20, [sp, #16]
  409168:	ldr	x21, [sp, #32]
  40916c:	ldp	x29, x30, [sp], #64
  409170:	ret
  409174:	stp	x29, x30, [sp, #-80]!
  409178:	mov	x29, sp
  40917c:	stp	x19, x20, [sp, #16]
  409180:	str	x21, [sp, #32]
  409184:	str	x0, [sp, #72]
  409188:	str	x1, [sp, #64]
  40918c:	str	x2, [sp, #56]
  409190:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409194:	add	x0, x0, #0xa60
  409198:	ldr	x0, [x0]
  40919c:	cmp	x0, #0x0
  4091a0:	b.eq	409320 <ferror@plt+0x75f0>  // b.none
  4091a4:	add	x1, sp, #0x38
  4091a8:	add	x0, sp, #0x40
  4091ac:	bl	40eee0 <ferror@plt+0xd1b0>
  4091b0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4091b4:	add	x0, x0, #0xa58
  4091b8:	ldr	x0, [x0]
  4091bc:	bl	401b70 <bfd_get_arch@plt>
  4091c0:	cmp	w0, #0x52
  4091c4:	b.eq	4092a0 <ferror@plt+0x7570>  // b.none
  4091c8:	cmp	w0, #0x52
  4091cc:	b.hi	4092bc <ferror@plt+0x758c>  // b.pmore
  4091d0:	cmp	w0, #0x20
  4091d4:	b.eq	409230 <ferror@plt+0x7500>  // b.none
  4091d8:	cmp	w0, #0x20
  4091dc:	b.hi	4092bc <ferror@plt+0x758c>  // b.pmore
  4091e0:	cmp	w0, #0x8
  4091e4:	b.eq	409214 <ferror@plt+0x74e4>  // b.none
  4091e8:	cmp	w0, #0x8
  4091ec:	b.hi	4092bc <ferror@plt+0x758c>  // b.pmore
  4091f0:	cmp	w0, #0x7
  4091f4:	b.eq	409284 <ferror@plt+0x7554>  // b.none
  4091f8:	cmp	w0, #0x7
  4091fc:	b.hi	4092bc <ferror@plt+0x758c>  // b.pmore
  409200:	cmp	w0, #0x3
  409204:	b.eq	40924c <ferror@plt+0x751c>  // b.none
  409208:	cmp	w0, #0x5
  40920c:	b.eq	409268 <ferror@plt+0x7538>  // b.none
  409210:	b	4092bc <ferror@plt+0x758c>
  409214:	ldr	x0, [sp, #64]
  409218:	ldr	x1, [sp, #56]
  40921c:	mov	x2, x1
  409220:	mov	x1, x0
  409224:	ldr	x0, [sp, #72]
  409228:	bl	4114cc <ferror@plt+0xf79c>
  40922c:	b	409324 <ferror@plt+0x75f4>
  409230:	ldr	x0, [sp, #64]
  409234:	ldr	x1, [sp, #56]
  409238:	mov	x2, x1
  40923c:	mov	x1, x0
  409240:	ldr	x0, [sp, #72]
  409244:	bl	4116a4 <ferror@plt+0xf974>
  409248:	b	409324 <ferror@plt+0x75f4>
  40924c:	ldr	x0, [sp, #64]
  409250:	ldr	x1, [sp, #56]
  409254:	mov	x2, x1
  409258:	mov	x1, x0
  40925c:	ldr	x0, [sp, #72]
  409260:	bl	411f30 <ferror@plt+0x10200>
  409264:	b	409324 <ferror@plt+0x75f4>
  409268:	ldr	x0, [sp, #64]
  40926c:	ldr	x1, [sp, #56]
  409270:	mov	x2, x1
  409274:	mov	x1, x0
  409278:	ldr	x0, [sp, #72]
  40927c:	bl	4122f8 <ferror@plt+0x105c8>
  409280:	b	409324 <ferror@plt+0x75f4>
  409284:	ldr	x0, [sp, #64]
  409288:	ldr	x1, [sp, #56]
  40928c:	mov	x2, x1
  409290:	mov	x1, x0
  409294:	ldr	x0, [sp, #72]
  409298:	bl	4124e0 <ferror@plt+0x107b0>
  40929c:	b	409324 <ferror@plt+0x75f4>
  4092a0:	ldr	x0, [sp, #64]
  4092a4:	ldr	x1, [sp, #56]
  4092a8:	mov	x2, x1
  4092ac:	mov	x1, x0
  4092b0:	ldr	x0, [sp, #72]
  4092b4:	bl	4127e4 <ferror@plt+0x10ab4>
  4092b8:	b	409324 <ferror@plt+0x75f4>
  4092bc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4092c0:	add	x0, x0, #0x8f8
  4092c4:	ldr	x19, [x0]
  4092c8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4092cc:	add	x1, x0, #0x538
  4092d0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4092d4:	add	x0, x0, #0x400
  4092d8:	bl	401bc0 <dgettext@plt>
  4092dc:	mov	x21, x0
  4092e0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4092e4:	add	x0, x0, #0xa90
  4092e8:	ldr	x20, [x0]
  4092ec:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4092f0:	add	x0, x0, #0xa58
  4092f4:	ldr	x0, [x0]
  4092f8:	bl	401ae0 <bfd_printable_name@plt>
  4092fc:	mov	x3, x0
  409300:	mov	x2, x20
  409304:	mov	x1, x21
  409308:	mov	x0, x19
  40930c:	bl	401d10 <fprintf@plt>
  409310:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409314:	add	x0, x0, #0x5ac
  409318:	str	wzr, [x0]
  40931c:	b	409324 <ferror@plt+0x75f4>
  409320:	nop
  409324:	ldp	x19, x20, [sp, #16]
  409328:	ldr	x21, [sp, #32]
  40932c:	ldp	x29, x30, [sp], #80
  409330:	ret
  409334:	stp	x29, x30, [sp, #-96]!
  409338:	mov	x29, sp
  40933c:	str	x0, [sp, #24]
  409340:	ldr	x0, [sp, #24]
  409344:	ldr	x0, [x0, #32]
  409348:	cmp	x0, #0x0
  40934c:	b.eq	409364 <ferror@plt+0x7634>  // b.none
  409350:	ldr	x0, [sp, #24]
  409354:	ldr	w0, [x0, #24]
  409358:	and	w0, w0, #0x4
  40935c:	cmp	w0, #0x0
  409360:	b.eq	40936c <ferror@plt+0x763c>  // b.none
  409364:	mov	w0, #0x0                   	// #0
  409368:	b	4096c8 <ferror@plt+0x7998>
  40936c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409370:	add	x0, x0, #0x5b0
  409374:	ldr	w0, [x0]
  409378:	cmp	w0, #0x0
  40937c:	b.eq	4093cc <ferror@plt+0x769c>  // b.none
  409380:	ldr	x0, [sp, #24]
  409384:	ldr	w0, [x0, #24]
  409388:	and	w0, w0, #0x1
  40938c:	cmp	w0, #0x0
  409390:	b.eq	4093cc <ferror@plt+0x769c>  // b.none
  409394:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409398:	add	x0, x0, #0x5a0
  40939c:	ldr	w0, [x0]
  4093a0:	and	w0, w0, #0x80
  4093a4:	cmp	w0, #0x0
  4093a8:	b.eq	4093c4 <ferror@plt+0x7694>  // b.none
  4093ac:	ldr	x0, [sp, #24]
  4093b0:	ldr	x0, [x0, #8]
  4093b4:	mov	x1, x0
  4093b8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4093bc:	add	x0, x0, #0x568
  4093c0:	bl	401cb0 <printf@plt>
  4093c4:	mov	w0, #0x0                   	// #0
  4093c8:	b	4096c8 <ferror@plt+0x7998>
  4093cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4093d0:	add	x0, x0, #0xa58
  4093d4:	ldr	x0, [x0]
  4093d8:	ldr	x0, [x0, #8]
  4093dc:	ldr	x3, [x0, #528]
  4093e0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4093e4:	add	x0, x0, #0xa58
  4093e8:	ldr	x0, [x0]
  4093ec:	add	x1, sp, #0x20
  4093f0:	mov	x2, x1
  4093f4:	ldr	x1, [sp, #24]
  4093f8:	blr	x3
  4093fc:	ldrb	w0, [sp, #40]
  409400:	str	w0, [sp, #80]
  409404:	ldr	w0, [sp, #80]
  409408:	cmp	w0, #0x54
  40940c:	b.ne	409418 <ferror@plt+0x76e8>  // b.any
  409410:	ldr	w0, [sp, #80]
  409414:	b	4096c8 <ferror@plt+0x7998>
  409418:	ldr	w0, [sp, #80]
  40941c:	cmp	w0, #0x57
  409420:	b.ne	40942c <ferror@plt+0x76fc>  // b.any
  409424:	mov	w0, #0x54                  	// #84
  409428:	b	4096c8 <ferror@plt+0x7998>
  40942c:	ldr	w0, [sp, #80]
  409430:	cmp	w0, #0x74
  409434:	b.eq	409474 <ferror@plt+0x7744>  // b.none
  409438:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40943c:	add	x0, x0, #0x5a0
  409440:	ldr	w0, [x0]
  409444:	and	w0, w0, #0x80
  409448:	cmp	w0, #0x0
  40944c:	b.eq	40946c <ferror@plt+0x773c>  // b.none
  409450:	ldr	x0, [sp, #24]
  409454:	ldr	x0, [x0, #8]
  409458:	ldr	w2, [sp, #80]
  40945c:	mov	x1, x0
  409460:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409464:	add	x0, x0, #0x590
  409468:	bl	401cb0 <printf@plt>
  40946c:	mov	w0, #0x0                   	// #0
  409470:	b	4096c8 <ferror@plt+0x7998>
  409474:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409478:	add	x0, x0, #0x5b0
  40947c:	ldr	w0, [x0]
  409480:	cmp	w0, #0x0
  409484:	b.eq	409490 <ferror@plt+0x7760>  // b.none
  409488:	mov	w0, #0x0                   	// #0
  40948c:	b	4096c8 <ferror@plt+0x7998>
  409490:	ldr	x0, [sp, #24]
  409494:	ldr	x0, [x0, #8]
  409498:	cmp	x0, #0x0
  40949c:	b.eq	4094b4 <ferror@plt+0x7784>  // b.none
  4094a0:	ldr	x0, [sp, #24]
  4094a4:	ldr	x0, [x0, #8]
  4094a8:	ldrb	w0, [x0]
  4094ac:	cmp	w0, #0x0
  4094b0:	b.ne	4094bc <ferror@plt+0x778c>  // b.any
  4094b4:	mov	w0, #0x0                   	// #0
  4094b8:	b	4096c8 <ferror@plt+0x7998>
  4094bc:	ldr	x0, [sp, #24]
  4094c0:	ldr	x0, [x0, #8]
  4094c4:	str	x0, [sp, #88]
  4094c8:	b	4095fc <ferror@plt+0x78cc>
  4094cc:	ldr	x0, [sp, #88]
  4094d0:	ldrb	w0, [x0]
  4094d4:	cmp	w0, #0x24
  4094d8:	b.ne	4095e0 <ferror@plt+0x78b0>  // b.any
  4094dc:	mov	w0, #0x0                   	// #0
  4094e0:	b	4096c8 <ferror@plt+0x7998>
  4094e4:	str	wzr, [sp, #84]
  4094e8:	ldr	x0, [sp, #88]
  4094ec:	bl	401900 <strlen@plt>
  4094f0:	cmp	x0, #0x7
  4094f4:	b.ls	409524 <ferror@plt+0x77f4>  // b.plast
  4094f8:	mov	x2, #0x7                   	// #7
  4094fc:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409500:	add	x1, x0, #0x5b8
  409504:	ldr	x0, [sp, #88]
  409508:	bl	401a20 <strncmp@plt>
  40950c:	cmp	w0, #0x0
  409510:	b.ne	409524 <ferror@plt+0x77f4>  // b.any
  409514:	ldr	x0, [sp, #88]
  409518:	add	x0, x0, #0x6
  40951c:	str	x0, [sp, #88]
  409520:	b	40955c <ferror@plt+0x782c>
  409524:	ldr	x0, [sp, #88]
  409528:	bl	401900 <strlen@plt>
  40952c:	cmp	x0, #0xb
  409530:	b.ls	40955c <ferror@plt+0x782c>  // b.plast
  409534:	mov	x2, #0xb                   	// #11
  409538:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40953c:	add	x1, x0, #0x5c0
  409540:	ldr	x0, [sp, #88]
  409544:	bl	401a20 <strncmp@plt>
  409548:	cmp	w0, #0x0
  40954c:	b.ne	40955c <ferror@plt+0x782c>  // b.any
  409550:	ldr	x0, [sp, #88]
  409554:	add	x0, x0, #0xa
  409558:	str	x0, [sp, #88]
  40955c:	ldr	x0, [sp, #88]
  409560:	add	x0, x0, #0x1
  409564:	str	x0, [sp, #88]
  409568:	b	4095d0 <ferror@plt+0x78a0>
  40956c:	ldr	w0, [sp, #84]
  409570:	cmp	w0, #0x0
  409574:	b.eq	409588 <ferror@plt+0x7858>  // b.none
  409578:	ldr	x0, [sp, #88]
  40957c:	ldrb	w0, [x0]
  409580:	cmp	w0, #0x2e
  409584:	b.eq	4095e0 <ferror@plt+0x78b0>  // b.none
  409588:	ldr	x0, [sp, #88]
  40958c:	ldrb	w0, [x0]
  409590:	mov	w1, w0
  409594:	adrp	x0, 42b000 <ferror@plt+0x292d0>
  409598:	add	x0, x0, #0xba8
  40959c:	sxtw	x1, w1
  4095a0:	ldrh	w0, [x0, x1, lsl #1]
  4095a4:	and	w0, w0, #0x4
  4095a8:	cmp	w0, #0x0
  4095ac:	b.eq	4095bc <ferror@plt+0x788c>  // b.none
  4095b0:	mov	w0, #0x1                   	// #1
  4095b4:	str	w0, [sp, #84]
  4095b8:	b	4095c4 <ferror@plt+0x7894>
  4095bc:	mov	w0, #0x0                   	// #0
  4095c0:	b	4096c8 <ferror@plt+0x7998>
  4095c4:	ldr	x0, [sp, #88]
  4095c8:	add	x0, x0, #0x1
  4095cc:	str	x0, [sp, #88]
  4095d0:	ldr	x0, [sp, #88]
  4095d4:	ldrb	w0, [x0]
  4095d8:	cmp	w0, #0x0
  4095dc:	b.ne	40956c <ferror@plt+0x783c>  // b.any
  4095e0:	ldr	x0, [sp, #88]
  4095e4:	ldrb	w0, [x0]
  4095e8:	cmp	w0, #0x2e
  4095ec:	b.eq	4094e4 <ferror@plt+0x77b4>  // b.none
  4095f0:	ldr	x0, [sp, #88]
  4095f4:	add	x0, x0, #0x1
  4095f8:	str	x0, [sp, #88]
  4095fc:	ldr	x0, [sp, #88]
  409600:	ldrb	w0, [x0]
  409604:	cmp	w0, #0x0
  409608:	b.ne	4094cc <ferror@plt+0x779c>  // b.any
  40960c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409610:	add	x0, x0, #0xa58
  409614:	ldr	x0, [x0]
  409618:	bl	408624 <ferror@plt+0x68f4>
  40961c:	strb	w0, [sp, #79]
  409620:	ldrb	w0, [sp, #79]
  409624:	cmp	w0, #0x0
  409628:	b.eq	409644 <ferror@plt+0x7914>  // b.none
  40962c:	ldr	x0, [sp, #24]
  409630:	ldr	x0, [x0, #8]
  409634:	ldrb	w0, [x0]
  409638:	ldrb	w1, [sp, #79]
  40963c:	cmp	w1, w0
  409640:	b.ne	40968c <ferror@plt+0x795c>  // b.any
  409644:	ldr	x0, [sp, #24]
  409648:	ldr	x3, [x0, #8]
  40964c:	mov	x2, #0xe                   	// #14
  409650:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409654:	add	x1, x0, #0x5d0
  409658:	mov	x0, x3
  40965c:	bl	401a20 <strncmp@plt>
  409660:	cmp	w0, #0x0
  409664:	b.eq	40968c <ferror@plt+0x795c>  // b.none
  409668:	ldr	x0, [sp, #24]
  40966c:	ldr	x3, [x0, #8]
  409670:	mov	x2, #0xf                   	// #15
  409674:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409678:	add	x1, x0, #0x5e0
  40967c:	mov	x0, x3
  409680:	bl	401a20 <strncmp@plt>
  409684:	cmp	w0, #0x0
  409688:	b.ne	409694 <ferror@plt+0x7964>  // b.any
  40968c:	mov	w0, #0x0                   	// #0
  409690:	b	4096c8 <ferror@plt+0x7998>
  409694:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409698:	add	x0, x0, #0x5bc
  40969c:	ldr	w0, [x0]
  4096a0:	cmp	w0, #0x0
  4096a4:	b.eq	4096c4 <ferror@plt+0x7994>  // b.none
  4096a8:	ldr	x0, [sp, #24]
  4096ac:	ldr	w0, [x0, #24]
  4096b0:	and	w0, w0, #0x8
  4096b4:	cmp	w0, #0x0
  4096b8:	b.ne	4096c4 <ferror@plt+0x7994>  // b.any
  4096bc:	mov	w0, #0x0                   	// #0
  4096c0:	b	4096c8 <ferror@plt+0x7998>
  4096c4:	mov	w0, #0x74                  	// #116
  4096c8:	ldp	x29, x30, [sp], #96
  4096cc:	ret
  4096d0:	stp	x29, x30, [sp, #-80]!
  4096d4:	mov	x29, sp
  4096d8:	str	x0, [sp, #40]
  4096dc:	str	x1, [sp, #32]
  4096e0:	str	x2, [sp, #24]
  4096e4:	str	x3, [sp, #16]
  4096e8:	str	xzr, [sp, #72]
  4096ec:	str	xzr, [sp, #64]
  4096f0:	str	wzr, [sp, #60]
  4096f4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4096f8:	add	x0, x0, #0xa58
  4096fc:	ldr	x0, [x0]
  409700:	ldr	x0, [x0, #8]
  409704:	ldr	x8, [x0, #568]
  409708:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40970c:	add	x0, x0, #0xa58
  409710:	ldr	x9, [x0]
  409714:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409718:	add	x0, x0, #0x980
  40971c:	ldr	x10, [x0]
  409720:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409724:	add	x0, x0, #0xa78
  409728:	ldr	x2, [x0]
  40972c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409730:	add	x0, x0, #0xa78
  409734:	ldr	x0, [x0]
  409738:	ldr	x0, [x0, #40]
  40973c:	ldr	x1, [sp, #40]
  409740:	sub	x0, x1, x0
  409744:	add	x4, sp, #0x3c
  409748:	add	x3, sp, #0x40
  40974c:	add	x1, sp, #0x48
  409750:	mov	x7, #0x0                   	// #0
  409754:	mov	x6, x4
  409758:	mov	x5, x3
  40975c:	mov	x4, x1
  409760:	mov	x3, x0
  409764:	mov	x1, x10
  409768:	mov	x0, x9
  40976c:	blr	x8
  409770:	cmp	w0, #0x0
  409774:	b.eq	409808 <ferror@plt+0x7ad8>  // b.none
  409778:	ldr	x0, [sp, #72]
  40977c:	cmp	x0, #0x0
  409780:	b.eq	409808 <ferror@plt+0x7ad8>  // b.none
  409784:	ldr	x0, [sp, #64]
  409788:	cmp	x0, #0x0
  40978c:	b.eq	409808 <ferror@plt+0x7ad8>  // b.none
  409790:	ldr	w0, [sp, #60]
  409794:	cmp	w0, #0x0
  409798:	b.eq	409808 <ferror@plt+0x7ad8>  // b.none
  40979c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4097a0:	add	x0, x0, #0x5a0
  4097a4:	ldr	w0, [x0]
  4097a8:	and	w0, w0, #0x80
  4097ac:	cmp	w0, #0x0
  4097b0:	b.eq	4097dc <ferror@plt+0x7aac>  // b.none
  4097b4:	ldr	x0, [sp, #72]
  4097b8:	ldr	w1, [sp, #60]
  4097bc:	ldr	x2, [sp, #64]
  4097c0:	mov	x4, x2
  4097c4:	mov	w3, w1
  4097c8:	mov	x2, x0
  4097cc:	ldr	x1, [sp, #40]
  4097d0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4097d4:	add	x0, x0, #0x5f0
  4097d8:	bl	401cb0 <printf@plt>
  4097dc:	ldr	x1, [sp, #72]
  4097e0:	ldr	x0, [sp, #32]
  4097e4:	str	x1, [x0]
  4097e8:	ldr	x1, [sp, #64]
  4097ec:	ldr	x0, [sp, #24]
  4097f0:	str	x1, [x0]
  4097f4:	ldr	w1, [sp, #60]
  4097f8:	ldr	x0, [sp, #16]
  4097fc:	str	w1, [x0]
  409800:	mov	w0, #0x1                   	// #1
  409804:	b	40987c <ferror@plt+0x7b4c>
  409808:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40980c:	add	x0, x0, #0x5a0
  409810:	ldr	w0, [x0]
  409814:	and	w0, w0, #0x80
  409818:	cmp	w0, #0x0
  40981c:	b.eq	409878 <ferror@plt+0x7b48>  // b.none
  409820:	ldr	x0, [sp, #72]
  409824:	cmp	x0, #0x0
  409828:	b.eq	409834 <ferror@plt+0x7b04>  // b.none
  40982c:	ldr	x0, [sp, #72]
  409830:	b	40983c <ferror@plt+0x7b0c>
  409834:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409838:	add	x0, x0, #0x618
  40983c:	ldr	w2, [sp, #60]
  409840:	ldr	x1, [sp, #64]
  409844:	cmp	x1, #0x0
  409848:	b.eq	409854 <ferror@plt+0x7b24>  // b.none
  40984c:	ldr	x1, [sp, #64]
  409850:	b	40985c <ferror@plt+0x7b2c>
  409854:	adrp	x1, 415000 <ferror@plt+0x132d0>
  409858:	add	x1, x1, #0x618
  40985c:	mov	x4, x1
  409860:	mov	w3, w2
  409864:	mov	x2, x0
  409868:	ldr	x1, [sp, #40]
  40986c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409870:	add	x0, x0, #0x628
  409874:	bl	401cb0 <printf@plt>
  409878:	mov	w0, #0x0                   	// #0
  40987c:	ldp	x29, x30, [sp], #80
  409880:	ret
  409884:	stp	x29, x30, [sp, #-48]!
  409888:	mov	x29, sp
  40988c:	str	x0, [sp, #24]
  409890:	str	wzr, [sp, #44]
  409894:	b	40990c <ferror@plt+0x7bdc>
  409898:	add	x1, sp, #0x2b
  40989c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4098a0:	add	x4, x0, #0x190
  4098a4:	mov	x3, x1
  4098a8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4098ac:	add	x2, x0, #0xd90
  4098b0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  4098b4:	add	x1, x0, #0x658
  4098b8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4098bc:	add	x0, x0, #0x990
  4098c0:	bl	401c80 <__isoc99_sscanf@plt>
  4098c4:	cmp	w0, #0x3
  4098c8:	b.ne	40990c <ferror@plt+0x7bdc>  // b.any
  4098cc:	ldrb	w0, [sp, #43]
  4098d0:	cmp	w0, #0x74
  4098d4:	b.eq	4098e4 <ferror@plt+0x7bb4>  // b.none
  4098d8:	ldrb	w0, [sp, #43]
  4098dc:	cmp	w0, #0x54
  4098e0:	b.ne	40990c <ferror@plt+0x7bdc>  // b.any
  4098e4:	ldr	w0, [sp, #44]
  4098e8:	add	w0, w0, #0x1
  4098ec:	str	w0, [sp, #44]
  4098f0:	ldr	w1, [sp, #44]
  4098f4:	mov	w0, #0x82f9                	// #33529
  4098f8:	movk	w0, #0xbe, lsl #16
  4098fc:	cmp	w1, w0
  409900:	b.ls	40990c <ferror@plt+0x7bdc>  // b.plast
  409904:	mov	w0, #0xffffffff            	// #-1
  409908:	b	40993c <ferror@plt+0x7c0c>
  40990c:	ldr	x0, [sp, #24]
  409910:	bl	401b50 <feof@plt>
  409914:	cmp	w0, #0x0
  409918:	b.ne	409938 <ferror@plt+0x7c08>  // b.any
  40991c:	ldr	x2, [sp, #24]
  409920:	mov	w1, #0x3ff                 	// #1023
  409924:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409928:	add	x0, x0, #0x990
  40992c:	bl	401d20 <fgets@plt>
  409930:	cmp	x0, #0x0
  409934:	b.ne	409898 <ferror@plt+0x7b68>  // b.any
  409938:	ldr	w0, [sp, #44]
  40993c:	ldp	x29, x30, [sp], #48
  409940:	ret
  409944:	stp	x29, x30, [sp, #-80]!
  409948:	mov	x29, sp
  40994c:	str	x19, [sp, #16]
  409950:	str	x0, [sp, #40]
  409954:	mov	x0, #0xffffffffffffffff    	// #-1
  409958:	str	x0, [sp, #72]
  40995c:	str	xzr, [sp, #64]
  409960:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409964:	add	x1, x0, #0x408
  409968:	ldr	x0, [sp, #40]
  40996c:	bl	4019e0 <fopen@plt>
  409970:	str	x0, [sp, #56]
  409974:	ldr	x0, [sp, #56]
  409978:	cmp	x0, #0x0
  40997c:	b.ne	4099c8 <ferror@plt+0x7c98>  // b.any
  409980:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409984:	add	x0, x0, #0x8f8
  409988:	ldr	x19, [x0]
  40998c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409990:	add	x1, x0, #0x410
  409994:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409998:	add	x0, x0, #0x400
  40999c:	bl	401bc0 <dgettext@plt>
  4099a0:	mov	x1, x0
  4099a4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4099a8:	add	x0, x0, #0xa90
  4099ac:	ldr	x0, [x0]
  4099b0:	ldr	x3, [sp, #40]
  4099b4:	mov	x2, x0
  4099b8:	mov	x0, x19
  4099bc:	bl	401d10 <fprintf@plt>
  4099c0:	mov	w0, #0x1                   	// #1
  4099c4:	bl	40d4e0 <ferror@plt+0xb7b0>
  4099c8:	ldr	x0, [sp, #56]
  4099cc:	bl	409884 <ferror@plt+0x7b54>
  4099d0:	mov	w1, w0
  4099d4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4099d8:	add	x0, x0, #0xab0
  4099dc:	str	w1, [x0]
  4099e0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4099e4:	add	x0, x0, #0xab0
  4099e8:	ldr	w0, [x0]
  4099ec:	cmp	w0, #0x0
  4099f0:	b.ne	409a3c <ferror@plt+0x7d0c>  // b.any
  4099f4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4099f8:	add	x0, x0, #0x8f8
  4099fc:	ldr	x19, [x0]
  409a00:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409a04:	add	x1, x0, #0x670
  409a08:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409a0c:	add	x0, x0, #0x400
  409a10:	bl	401bc0 <dgettext@plt>
  409a14:	mov	x1, x0
  409a18:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409a1c:	add	x0, x0, #0xa90
  409a20:	ldr	x0, [x0]
  409a24:	ldr	x3, [sp, #40]
  409a28:	mov	x2, x0
  409a2c:	mov	x0, x19
  409a30:	bl	401d10 <fprintf@plt>
  409a34:	mov	w0, #0x1                   	// #1
  409a38:	bl	40d4e0 <ferror@plt+0xb7b0>
  409a3c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409a40:	add	x0, x0, #0xab0
  409a44:	ldr	w0, [x0]
  409a48:	cmn	w0, #0x1
  409a4c:	b.ne	409a98 <ferror@plt+0x7d68>  // b.any
  409a50:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409a54:	add	x0, x0, #0x8f8
  409a58:	ldr	x19, [x0]
  409a5c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409a60:	add	x1, x0, #0x690
  409a64:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409a68:	add	x0, x0, #0x400
  409a6c:	bl	401bc0 <dgettext@plt>
  409a70:	mov	x1, x0
  409a74:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409a78:	add	x0, x0, #0xa90
  409a7c:	ldr	x0, [x0]
  409a80:	ldr	x3, [sp, #40]
  409a84:	mov	x2, x0
  409a88:	mov	x0, x19
  409a8c:	bl	401d10 <fprintf@plt>
  409a90:	mov	w0, #0x1                   	// #1
  409a94:	bl	40d4e0 <ferror@plt+0xb7b0>
  409a98:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409a9c:	add	x0, x0, #0xab0
  409aa0:	ldr	w0, [x0]
  409aa4:	mov	w1, w0
  409aa8:	mov	x0, #0x158                 	// #344
  409aac:	mul	x0, x1, x0
  409ab0:	bl	401a90 <xmalloc@plt>
  409ab4:	mov	x1, x0
  409ab8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409abc:	add	x0, x0, #0xab0
  409ac0:	str	x1, [x0, #8]
  409ac4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409ac8:	add	x0, x0, #0xab0
  409acc:	ldr	x1, [x0, #8]
  409ad0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409ad4:	add	x0, x0, #0xab0
  409ad8:	str	x1, [x0, #16]
  409adc:	mov	w2, #0x0                   	// #0
  409ae0:	mov	x1, #0x0                   	// #0
  409ae4:	ldr	x0, [sp, #56]
  409ae8:	bl	401b30 <fseek@plt>
  409aec:	cmp	w0, #0x0
  409af0:	b.eq	409ca8 <ferror@plt+0x7f78>  // b.none
  409af4:	ldr	x0, [sp, #40]
  409af8:	bl	401930 <perror@plt>
  409afc:	mov	w0, #0x1                   	// #1
  409b00:	bl	40d4e0 <ferror@plt+0xb7b0>
  409b04:	add	x1, sp, #0x37
  409b08:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409b0c:	add	x4, x0, #0x190
  409b10:	mov	x3, x1
  409b14:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409b18:	add	x2, x0, #0xd90
  409b1c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409b20:	add	x1, x0, #0x658
  409b24:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409b28:	add	x0, x0, #0x990
  409b2c:	bl	401c80 <__isoc99_sscanf@plt>
  409b30:	cmp	w0, #0x3
  409b34:	b.eq	409b3c <ferror@plt+0x7e0c>  // b.none
  409b38:	b	409ca8 <ferror@plt+0x7f78>
  409b3c:	ldrb	w0, [sp, #55]
  409b40:	cmp	w0, #0x74
  409b44:	b.eq	409b58 <ferror@plt+0x7e28>  // b.none
  409b48:	ldrb	w0, [sp, #55]
  409b4c:	cmp	w0, #0x54
  409b50:	b.eq	409b58 <ferror@plt+0x7e28>  // b.none
  409b54:	b	409ca8 <ferror@plt+0x7f78>
  409b58:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409b5c:	add	x0, x0, #0xab0
  409b60:	ldr	x0, [x0, #16]
  409b64:	bl	40f8a8 <ferror@plt+0xdb78>
  409b68:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409b6c:	add	x0, x0, #0xab0
  409b70:	ldr	x0, [x0, #16]
  409b74:	mov	x2, x0
  409b78:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409b7c:	add	x1, x0, #0x6b8
  409b80:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409b84:	add	x0, x0, #0xd90
  409b88:	bl	401c80 <__isoc99_sscanf@plt>
  409b8c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409b90:	add	x0, x0, #0x190
  409b94:	bl	401900 <strlen@plt>
  409b98:	add	x1, x0, #0x1
  409b9c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409ba0:	add	x0, x0, #0xab0
  409ba4:	ldr	x19, [x0, #16]
  409ba8:	mov	x0, x1
  409bac:	bl	401a90 <xmalloc@plt>
  409bb0:	str	x0, [x19, #16]
  409bb4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409bb8:	add	x0, x0, #0xab0
  409bbc:	ldr	x0, [x0, #16]
  409bc0:	ldr	x2, [x0, #16]
  409bc4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409bc8:	add	x1, x0, #0x190
  409bcc:	mov	x0, x2
  409bd0:	bl	401c30 <strcpy@plt>
  409bd4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409bd8:	add	x0, x0, #0xab0
  409bdc:	ldr	x0, [x0, #16]
  409be0:	ldrb	w1, [x0, #36]
  409be4:	and	w1, w1, #0xfffffff7
  409be8:	strb	w1, [x0, #36]
  409bec:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409bf0:	add	x0, x0, #0xab0
  409bf4:	ldr	x0, [x0, #16]
  409bf8:	ldrb	w1, [x0, #36]
  409bfc:	orr	w1, w1, #0x1
  409c00:	strb	w1, [x0, #36]
  409c04:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409c08:	add	x0, x0, #0xab0
  409c0c:	ldr	x0, [x0, #16]
  409c10:	ldrb	w1, [x0, #36]
  409c14:	orr	w1, w1, #0x4
  409c18:	strb	w1, [x0, #36]
  409c1c:	ldrb	w0, [sp, #55]
  409c20:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409c24:	add	x1, x1, #0xab0
  409c28:	ldr	x1, [x1, #16]
  409c2c:	cmp	w0, #0x74
  409c30:	cset	w0, eq  // eq = none
  409c34:	and	w2, w0, #0xff
  409c38:	ldrb	w0, [x1, #36]
  409c3c:	bfi	w0, w2, #1, #1
  409c40:	strb	w0, [x1, #36]
  409c44:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409c48:	add	x0, x0, #0xab0
  409c4c:	ldr	x0, [x0, #16]
  409c50:	ldr	x0, [x0]
  409c54:	ldr	x2, [sp, #72]
  409c58:	ldr	x1, [sp, #72]
  409c5c:	cmp	x2, x0
  409c60:	csel	x0, x1, x0, ls  // ls = plast
  409c64:	str	x0, [sp, #72]
  409c68:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409c6c:	add	x0, x0, #0xab0
  409c70:	ldr	x0, [x0, #16]
  409c74:	ldr	x0, [x0]
  409c78:	ldr	x2, [sp, #64]
  409c7c:	ldr	x1, [sp, #64]
  409c80:	cmp	x2, x0
  409c84:	csel	x0, x1, x0, cs  // cs = hs, nlast
  409c88:	str	x0, [sp, #64]
  409c8c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409c90:	add	x0, x0, #0xab0
  409c94:	ldr	x0, [x0, #16]
  409c98:	add	x1, x0, #0x158
  409c9c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409ca0:	add	x0, x0, #0xab0
  409ca4:	str	x1, [x0, #16]
  409ca8:	ldr	x0, [sp, #56]
  409cac:	bl	401b50 <feof@plt>
  409cb0:	cmp	w0, #0x0
  409cb4:	b.ne	409cd4 <ferror@plt+0x7fa4>  // b.any
  409cb8:	ldr	x2, [sp, #56]
  409cbc:	mov	w1, #0x3ff                 	// #1023
  409cc0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409cc4:	add	x0, x0, #0x990
  409cc8:	bl	401d20 <fgets@plt>
  409ccc:	cmp	x0, #0x0
  409cd0:	b.ne	409b04 <ferror@plt+0x7dd4>  // b.any
  409cd4:	ldr	x0, [sp, #56]
  409cd8:	bl	4019c0 <fclose@plt>
  409cdc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409ce0:	add	x0, x0, #0xab0
  409ce4:	ldr	x1, [x0, #16]
  409ce8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409cec:	add	x0, x0, #0xab0
  409cf0:	ldr	x0, [x0, #8]
  409cf4:	sub	x0, x1, x0
  409cf8:	asr	x1, x0, #3
  409cfc:	mov	x0, #0xbe83                	// #48771
  409d00:	movk	x0, #0x2fa0, lsl #16
  409d04:	movk	x0, #0xbe8, lsl #32
  409d08:	movk	x0, #0x82fa, lsl #48
  409d0c:	mul	x0, x1, x0
  409d10:	mov	w1, w0
  409d14:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409d18:	add	x0, x0, #0xab0
  409d1c:	str	w1, [x0]
  409d20:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409d24:	add	x0, x0, #0xab0
  409d28:	bl	40f9d8 <ferror@plt+0xdca8>
  409d2c:	nop
  409d30:	ldr	x19, [sp, #16]
  409d34:	ldp	x29, x30, [sp], #80
  409d38:	ret
  409d3c:	stp	x29, x30, [sp, #-32]!
  409d40:	mov	x29, sp
  409d44:	str	x0, [sp, #24]
  409d48:	str	x1, [sp, #16]
  409d4c:	ldr	x0, [sp, #16]
  409d50:	ldr	x0, [x0]
  409d54:	mov	x1, x0
  409d58:	ldr	x0, [sp, #24]
  409d5c:	bl	401ba0 <strcmp@plt>
  409d60:	ldp	x29, x30, [sp], #32
  409d64:	ret
  409d68:	stp	x29, x30, [sp, #-96]!
  409d6c:	mov	x29, sp
  409d70:	str	x19, [sp, #16]
  409d74:	mov	x0, #0xffffffffffffffff    	// #-1
  409d78:	str	x0, [sp, #88]
  409d7c:	str	xzr, [sp, #80]
  409d80:	str	xzr, [sp, #64]
  409d84:	str	wzr, [sp, #60]
  409d88:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409d8c:	add	x0, x0, #0xa58
  409d90:	ldr	x0, [x0]
  409d94:	ldr	x0, [x0, #8]
  409d98:	ldr	w0, [x0, #8]
  409d9c:	cmp	w0, #0x5
  409da0:	b.hi	409db0 <ferror@plt+0x8080>  // b.pmore
  409da4:	cmp	w0, #0x2
  409da8:	b.cs	409db8 <ferror@plt+0x8088>  // b.hs, b.nlast
  409dac:	b	409dc4 <ferror@plt+0x8094>
  409db0:	cmp	w0, #0xa
  409db4:	b.ne	409dc4 <ferror@plt+0x8094>  // b.any
  409db8:	mov	w0, #0x1                   	// #1
  409dbc:	str	w0, [sp, #60]
  409dc0:	b	409dc8 <ferror@plt+0x8098>
  409dc4:	nop
  409dc8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409dcc:	add	x0, x0, #0xab0
  409dd0:	str	wzr, [x0]
  409dd4:	str	xzr, [sp, #72]
  409dd8:	b	409ec0 <ferror@plt+0x8190>
  409ddc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409de0:	add	x0, x0, #0x980
  409de4:	ldr	x1, [x0]
  409de8:	ldr	x0, [sp, #72]
  409dec:	lsl	x0, x0, #3
  409df0:	add	x0, x1, x0
  409df4:	ldr	x0, [x0]
  409df8:	bl	409334 <ferror@plt+0x7604>
  409dfc:	cmp	w0, #0x0
  409e00:	b.eq	409eb0 <ferror@plt+0x8180>  // b.none
  409e04:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409e08:	add	x0, x0, #0xa70
  409e0c:	ldr	w0, [x0]
  409e10:	cmp	w0, #0x0
  409e14:	b.eq	409e6c <ferror@plt+0x813c>  // b.none
  409e18:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409e1c:	add	x0, x0, #0x980
  409e20:	ldr	x1, [x0]
  409e24:	ldr	x0, [sp, #72]
  409e28:	lsl	x0, x0, #3
  409e2c:	add	x0, x1, x0
  409e30:	ldr	x0, [x0]
  409e34:	ldr	x5, [x0, #8]
  409e38:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409e3c:	add	x0, x0, #0xa68
  409e40:	ldr	x1, [x0]
  409e44:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409e48:	add	x0, x0, #0xa70
  409e4c:	ldr	w0, [x0]
  409e50:	mov	w2, w0
  409e54:	adrp	x0, 409000 <ferror@plt+0x72d0>
  409e58:	add	x4, x0, #0xd3c
  409e5c:	mov	x3, #0x18                  	// #24
  409e60:	mov	x0, x5
  409e64:	bl	401af0 <bsearch@plt>
  409e68:	str	x0, [sp, #64]
  409e6c:	ldr	x0, [sp, #64]
  409e70:	cmp	x0, #0x0
  409e74:	b.eq	409e90 <ferror@plt+0x8160>  // b.none
  409e78:	ldr	x0, [sp, #64]
  409e7c:	ldrb	w0, [x0, #16]
  409e80:	and	w0, w0, #0x1
  409e84:	and	w0, w0, #0xff
  409e88:	cmp	w0, #0x0
  409e8c:	b.eq	409eb4 <ferror@plt+0x8184>  // b.none
  409e90:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409e94:	add	x0, x0, #0xab0
  409e98:	ldr	w0, [x0]
  409e9c:	add	w1, w0, #0x1
  409ea0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409ea4:	add	x0, x0, #0xab0
  409ea8:	str	w1, [x0]
  409eac:	b	409eb4 <ferror@plt+0x8184>
  409eb0:	nop
  409eb4:	ldr	x0, [sp, #72]
  409eb8:	add	x0, x0, #0x1
  409ebc:	str	x0, [sp, #72]
  409ec0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409ec4:	add	x0, x0, #0x978
  409ec8:	ldr	w0, [x0]
  409ecc:	sxtw	x0, w0
  409ed0:	ldr	x1, [sp, #72]
  409ed4:	cmp	x1, x0
  409ed8:	b.lt	409ddc <ferror@plt+0x80ac>  // b.tstop
  409edc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409ee0:	add	x0, x0, #0xab0
  409ee4:	ldr	w0, [x0]
  409ee8:	cmp	w0, #0x0
  409eec:	b.ne	409f48 <ferror@plt+0x8218>  // b.any
  409ef0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409ef4:	add	x0, x0, #0x8f8
  409ef8:	ldr	x19, [x0]
  409efc:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409f00:	add	x1, x0, #0x670
  409f04:	adrp	x0, 415000 <ferror@plt+0x132d0>
  409f08:	add	x0, x0, #0x400
  409f0c:	bl	401bc0 <dgettext@plt>
  409f10:	mov	x4, x0
  409f14:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409f18:	add	x0, x0, #0xa90
  409f1c:	ldr	x1, [x0]
  409f20:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409f24:	add	x0, x0, #0x260
  409f28:	ldr	x0, [x0]
  409f2c:	mov	x3, x0
  409f30:	mov	x2, x1
  409f34:	mov	x1, x4
  409f38:	mov	x0, x19
  409f3c:	bl	401d10 <fprintf@plt>
  409f40:	mov	w0, #0x1                   	// #1
  409f44:	bl	40d4e0 <ferror@plt+0xb7b0>
  409f48:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409f4c:	add	x0, x0, #0xab0
  409f50:	ldr	w0, [x0]
  409f54:	mov	w1, w0
  409f58:	mov	x0, #0x158                 	// #344
  409f5c:	mul	x0, x1, x0
  409f60:	bl	401a90 <xmalloc@plt>
  409f64:	mov	x1, x0
  409f68:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409f6c:	add	x0, x0, #0xab0
  409f70:	str	x1, [x0, #8]
  409f74:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409f78:	add	x0, x0, #0xab0
  409f7c:	ldr	x1, [x0, #8]
  409f80:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409f84:	add	x0, x0, #0xab0
  409f88:	str	x1, [x0, #16]
  409f8c:	str	xzr, [sp, #72]
  409f90:	b	40a454 <ferror@plt+0x8724>
  409f94:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409f98:	add	x0, x0, #0x980
  409f9c:	ldr	x1, [x0]
  409fa0:	ldr	x0, [sp, #72]
  409fa4:	lsl	x0, x0, #3
  409fa8:	add	x0, x1, x0
  409fac:	ldr	x0, [x0]
  409fb0:	bl	409334 <ferror@plt+0x7604>
  409fb4:	str	w0, [sp, #56]
  409fb8:	ldr	w0, [sp, #56]
  409fbc:	cmp	w0, #0x0
  409fc0:	b.ne	40a034 <ferror@plt+0x8304>  // b.any
  409fc4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  409fc8:	add	x0, x0, #0x5a0
  409fcc:	ldr	w0, [x0]
  409fd0:	and	w0, w0, #0x80
  409fd4:	cmp	w0, #0x0
  409fd8:	b.eq	40a43c <ferror@plt+0x870c>  // b.none
  409fdc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  409fe0:	add	x0, x0, #0x980
  409fe4:	ldr	x1, [x0]
  409fe8:	ldr	x0, [sp, #72]
  409fec:	lsl	x0, x0, #3
  409ff0:	add	x0, x1, x0
  409ff4:	ldr	x0, [x0]
  409ff8:	ldr	x3, [x0, #16]
  409ffc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40a000:	add	x0, x0, #0x980
  40a004:	ldr	x1, [x0]
  40a008:	ldr	x0, [sp, #72]
  40a00c:	lsl	x0, x0, #3
  40a010:	add	x0, x1, x0
  40a014:	ldr	x0, [x0]
  40a018:	ldr	x0, [x0, #8]
  40a01c:	mov	x2, x0
  40a020:	mov	x1, x3
  40a024:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40a028:	add	x0, x0, #0x6c0
  40a02c:	bl	401cb0 <printf@plt>
  40a030:	b	40a43c <ferror@plt+0x870c>
  40a034:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a038:	add	x0, x0, #0xa70
  40a03c:	ldr	w0, [x0]
  40a040:	cmp	w0, #0x0
  40a044:	b.eq	40a09c <ferror@plt+0x836c>  // b.none
  40a048:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40a04c:	add	x0, x0, #0x980
  40a050:	ldr	x1, [x0]
  40a054:	ldr	x0, [sp, #72]
  40a058:	lsl	x0, x0, #3
  40a05c:	add	x0, x1, x0
  40a060:	ldr	x0, [x0]
  40a064:	ldr	x5, [x0, #8]
  40a068:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a06c:	add	x0, x0, #0xa68
  40a070:	ldr	x1, [x0]
  40a074:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a078:	add	x0, x0, #0xa70
  40a07c:	ldr	w0, [x0]
  40a080:	mov	w2, w0
  40a084:	adrp	x0, 409000 <ferror@plt+0x72d0>
  40a088:	add	x4, x0, #0xd3c
  40a08c:	mov	x3, #0x18                  	// #24
  40a090:	mov	x0, x5
  40a094:	bl	401af0 <bsearch@plt>
  40a098:	str	x0, [sp, #64]
  40a09c:	ldr	x0, [sp, #64]
  40a0a0:	cmp	x0, #0x0
  40a0a4:	b.eq	40a0c0 <ferror@plt+0x8390>  // b.none
  40a0a8:	ldr	x0, [sp, #64]
  40a0ac:	ldrb	w0, [x0, #16]
  40a0b0:	and	w0, w0, #0x1
  40a0b4:	and	w0, w0, #0xff
  40a0b8:	cmp	w0, #0x0
  40a0bc:	b.eq	40a444 <ferror@plt+0x8714>  // b.none
  40a0c0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a0c4:	add	x0, x0, #0xab0
  40a0c8:	ldr	x0, [x0, #16]
  40a0cc:	bl	40f8a8 <ferror@plt+0xdb78>
  40a0d0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40a0d4:	add	x0, x0, #0x980
  40a0d8:	ldr	x1, [x0]
  40a0dc:	ldr	x0, [sp, #72]
  40a0e0:	lsl	x0, x0, #3
  40a0e4:	add	x0, x1, x0
  40a0e8:	ldr	x0, [x0]
  40a0ec:	ldr	x0, [x0, #32]
  40a0f0:	str	x0, [sp, #48]
  40a0f4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40a0f8:	add	x0, x0, #0x980
  40a0fc:	ldr	x1, [x0]
  40a100:	ldr	x0, [sp, #72]
  40a104:	lsl	x0, x0, #3
  40a108:	add	x0, x1, x0
  40a10c:	ldr	x1, [x0]
  40a110:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a114:	add	x0, x0, #0xab0
  40a118:	ldr	x0, [x0, #16]
  40a11c:	ldr	x1, [x1, #16]
  40a120:	str	x1, [x0]
  40a124:	ldr	x0, [sp, #48]
  40a128:	cmp	x0, #0x0
  40a12c:	b.eq	40a160 <ferror@plt+0x8430>  // b.none
  40a130:	ldr	x0, [sp, #48]
  40a134:	bl	40860c <ferror@plt+0x68dc>
  40a138:	mov	x2, x0
  40a13c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a140:	add	x0, x0, #0xab0
  40a144:	ldr	x0, [x0, #16]
  40a148:	ldr	x1, [x0]
  40a14c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a150:	add	x0, x0, #0xab0
  40a154:	ldr	x0, [x0, #16]
  40a158:	add	x1, x2, x1
  40a15c:	str	x1, [x0]
  40a160:	ldr	x0, [sp, #64]
  40a164:	cmp	x0, #0x0
  40a168:	b.eq	40a1a0 <ferror@plt+0x8470>  // b.none
  40a16c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a170:	add	x0, x0, #0xab0
  40a174:	ldr	x0, [x0, #16]
  40a178:	ldr	x1, [sp, #64]
  40a17c:	ldr	x1, [x1, #8]
  40a180:	str	x1, [x0, #16]
  40a184:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a188:	add	x0, x0, #0xab0
  40a18c:	ldr	x0, [x0, #16]
  40a190:	ldrb	w1, [x0, #36]
  40a194:	orr	w1, w1, #0x8
  40a198:	strb	w1, [x0, #36]
  40a19c:	b	40a1e8 <ferror@plt+0x84b8>
  40a1a0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40a1a4:	add	x0, x0, #0x980
  40a1a8:	ldr	x1, [x0]
  40a1ac:	ldr	x0, [sp, #72]
  40a1b0:	lsl	x0, x0, #3
  40a1b4:	add	x0, x1, x0
  40a1b8:	ldr	x1, [x0]
  40a1bc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a1c0:	add	x0, x0, #0xab0
  40a1c4:	ldr	x0, [x0, #16]
  40a1c8:	ldr	x1, [x1, #8]
  40a1cc:	str	x1, [x0, #16]
  40a1d0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a1d4:	add	x0, x0, #0xab0
  40a1d8:	ldr	x0, [x0, #16]
  40a1dc:	ldrb	w1, [x0, #36]
  40a1e0:	and	w1, w1, #0xfffffff7
  40a1e4:	strb	w1, [x0, #36]
  40a1e8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a1ec:	add	x0, x0, #0xab0
  40a1f0:	ldr	x0, [x0, #16]
  40a1f4:	ldr	x4, [x0]
  40a1f8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a1fc:	add	x0, x0, #0xab0
  40a200:	ldr	x0, [x0, #16]
  40a204:	add	x2, x0, #0x20
  40a208:	add	x1, sp, #0x20
  40a20c:	add	x0, sp, #0x28
  40a210:	mov	x3, x2
  40a214:	mov	x2, x1
  40a218:	mov	x1, x0
  40a21c:	mov	x0, x4
  40a220:	bl	4096d0 <ferror@plt+0x79a0>
  40a224:	cmp	w0, #0x0
  40a228:	b.eq	40a248 <ferror@plt+0x8518>  // b.none
  40a22c:	ldr	x1, [sp, #40]
  40a230:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a234:	add	x0, x0, #0xab0
  40a238:	ldr	x19, [x0, #16]
  40a23c:	mov	x0, x1
  40a240:	bl	40f1b0 <ferror@plt+0xd480>
  40a244:	str	x0, [x19, #24]
  40a248:	ldr	w0, [sp, #60]
  40a24c:	cmp	w0, #0x0
  40a250:	b.eq	40a280 <ferror@plt+0x8550>  // b.none
  40a254:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40a258:	add	x0, x0, #0x980
  40a25c:	ldr	x1, [x0]
  40a260:	ldr	x0, [sp, #72]
  40a264:	lsl	x0, x0, #3
  40a268:	add	x0, x1, x0
  40a26c:	ldr	x0, [x0]
  40a270:	ldr	w0, [x0, #24]
  40a274:	and	w0, w0, #0x8
  40a278:	cmp	w0, #0x0
  40a27c:	b.eq	40a288 <ferror@plt+0x8558>  // b.none
  40a280:	mov	w2, #0x1                   	// #1
  40a284:	b	40a28c <ferror@plt+0x855c>
  40a288:	mov	w2, #0x0                   	// #0
  40a28c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a290:	add	x0, x0, #0xab0
  40a294:	ldr	x1, [x0, #16]
  40a298:	mov	w0, w2
  40a29c:	and	w0, w0, #0x1
  40a2a0:	and	w2, w0, #0xff
  40a2a4:	ldrb	w0, [x1, #36]
  40a2a8:	bfxil	w0, w2, #0, #1
  40a2ac:	strb	w0, [x1, #36]
  40a2b0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a2b4:	add	x0, x0, #0xab0
  40a2b8:	ldr	x0, [x0, #16]
  40a2bc:	ldrb	w1, [x0, #36]
  40a2c0:	orr	w1, w1, #0x4
  40a2c4:	strb	w1, [x0, #36]
  40a2c8:	ldr	w0, [sp, #56]
  40a2cc:	cmp	w0, #0x74
  40a2d0:	b.ne	40a2ec <ferror@plt+0x85bc>  // b.any
  40a2d4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a2d8:	add	x0, x0, #0xab0
  40a2dc:	ldr	x0, [x0, #16]
  40a2e0:	ldrb	w1, [x0, #36]
  40a2e4:	orr	w1, w1, #0x2
  40a2e8:	strb	w1, [x0, #36]
  40a2ec:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a2f0:	add	x0, x0, #0xab0
  40a2f4:	ldr	x0, [x0, #16]
  40a2f8:	ldr	x0, [x0]
  40a2fc:	ldr	x2, [sp, #88]
  40a300:	ldr	x1, [sp, #88]
  40a304:	cmp	x2, x0
  40a308:	csel	x0, x1, x0, ls  // ls = plast
  40a30c:	str	x0, [sp, #88]
  40a310:	ldr	x0, [sp, #48]
  40a314:	cmp	x0, #0x0
  40a318:	b.eq	40a370 <ferror@plt+0x8640>  // b.none
  40a31c:	ldr	x0, [sp, #48]
  40a320:	bl	40860c <ferror@plt+0x68dc>
  40a324:	mov	x19, x0
  40a328:	ldr	x0, [sp, #48]
  40a32c:	bl	4085f4 <ferror@plt+0x68c4>
  40a330:	add	x0, x19, x0
  40a334:	sub	x0, x0, #0x1
  40a338:	ldr	x1, [sp, #80]
  40a33c:	cmp	x1, x0
  40a340:	b.cs	40a364 <ferror@plt+0x8634>  // b.hs, b.nlast
  40a344:	ldr	x0, [sp, #48]
  40a348:	bl	40860c <ferror@plt+0x68dc>
  40a34c:	mov	x19, x0
  40a350:	ldr	x0, [sp, #48]
  40a354:	bl	4085f4 <ferror@plt+0x68c4>
  40a358:	add	x0, x19, x0
  40a35c:	sub	x0, x0, #0x1
  40a360:	b	40a368 <ferror@plt+0x8638>
  40a364:	ldr	x0, [sp, #80]
  40a368:	str	x0, [sp, #80]
  40a36c:	b	40a394 <ferror@plt+0x8664>
  40a370:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a374:	add	x0, x0, #0xab0
  40a378:	ldr	x0, [x0, #16]
  40a37c:	ldr	x0, [x0]
  40a380:	ldr	x2, [sp, #80]
  40a384:	ldr	x1, [sp, #80]
  40a388:	cmp	x2, x0
  40a38c:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40a390:	str	x0, [sp, #80]
  40a394:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a398:	add	x0, x0, #0x5a0
  40a39c:	ldr	w0, [x0]
  40a3a0:	and	w0, w0, #0x80
  40a3a4:	cmp	w0, #0x0
  40a3a8:	b.eq	40a41c <ferror@plt+0x86ec>  // b.none
  40a3ac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a3b0:	add	x0, x0, #0xab0
  40a3b4:	ldr	x1, [x0, #16]
  40a3b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a3bc:	add	x0, x0, #0xab0
  40a3c0:	ldr	x0, [x0, #8]
  40a3c4:	sub	x0, x1, x0
  40a3c8:	asr	x1, x0, #3
  40a3cc:	mov	x0, #0xbe83                	// #48771
  40a3d0:	movk	x0, #0x2fa0, lsl #16
  40a3d4:	movk	x0, #0xbe8, lsl #32
  40a3d8:	movk	x0, #0x82fa, lsl #48
  40a3dc:	mul	x0, x1, x0
  40a3e0:	mov	x4, x0
  40a3e4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a3e8:	add	x0, x0, #0xab0
  40a3ec:	ldr	x0, [x0, #16]
  40a3f0:	ldr	x1, [x0, #16]
  40a3f4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a3f8:	add	x0, x0, #0xab0
  40a3fc:	ldr	x0, [x0, #16]
  40a400:	ldr	x0, [x0]
  40a404:	mov	x3, x0
  40a408:	mov	x2, x1
  40a40c:	mov	x1, x4
  40a410:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40a414:	add	x0, x0, #0x6f8
  40a418:	bl	401cb0 <printf@plt>
  40a41c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a420:	add	x0, x0, #0xab0
  40a424:	ldr	x0, [x0, #16]
  40a428:	add	x1, x0, #0x158
  40a42c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a430:	add	x0, x0, #0xab0
  40a434:	str	x1, [x0, #16]
  40a438:	b	40a448 <ferror@plt+0x8718>
  40a43c:	nop
  40a440:	b	40a448 <ferror@plt+0x8718>
  40a444:	nop
  40a448:	ldr	x0, [sp, #72]
  40a44c:	add	x0, x0, #0x1
  40a450:	str	x0, [sp, #72]
  40a454:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40a458:	add	x0, x0, #0x978
  40a45c:	ldr	w0, [x0]
  40a460:	sxtw	x0, w0
  40a464:	ldr	x1, [sp, #72]
  40a468:	cmp	x1, x0
  40a46c:	b.lt	409f94 <ferror@plt+0x8264>  // b.tstop
  40a470:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a474:	add	x0, x0, #0xab0
  40a478:	ldr	x1, [x0, #16]
  40a47c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a480:	add	x0, x0, #0xab0
  40a484:	ldr	x0, [x0, #8]
  40a488:	sub	x0, x1, x0
  40a48c:	asr	x1, x0, #3
  40a490:	mov	x0, #0xbe83                	// #48771
  40a494:	movk	x0, #0x2fa0, lsl #16
  40a498:	movk	x0, #0xbe8, lsl #32
  40a49c:	movk	x0, #0x82fa, lsl #48
  40a4a0:	mul	x0, x1, x0
  40a4a4:	mov	w1, w0
  40a4a8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a4ac:	add	x0, x0, #0xab0
  40a4b0:	str	w1, [x0]
  40a4b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a4b8:	add	x0, x0, #0xab0
  40a4bc:	bl	40f9d8 <ferror@plt+0xdca8>
  40a4c0:	nop
  40a4c4:	ldr	x19, [sp, #16]
  40a4c8:	ldp	x29, x30, [sp], #96
  40a4cc:	ret
  40a4d0:	stp	x29, x30, [sp, #-496]!
  40a4d4:	mov	x29, sp
  40a4d8:	str	x19, [sp, #16]
  40a4dc:	mov	x0, #0xffffffffffffffff    	// #-1
  40a4e0:	str	x0, [sp, #456]
  40a4e4:	str	xzr, [sp, #448]
  40a4e8:	bl	409d68 <ferror@plt+0x8038>
  40a4ec:	mov	w0, #0x1000                	// #4096
  40a4f0:	str	w0, [sp, #476]
  40a4f4:	mov	w0, #0x1000                	// #4096
  40a4f8:	str	w0, [sp, #472]
  40a4fc:	ldr	w0, [sp, #476]
  40a500:	bl	401a90 <xmalloc@plt>
  40a504:	str	x0, [sp, #488]
  40a508:	ldr	w0, [sp, #472]
  40a50c:	bl	401a90 <xmalloc@plt>
  40a510:	str	x0, [sp, #480]
  40a514:	str	wzr, [sp, #32]
  40a518:	str	wzr, [sp, #436]
  40a51c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a520:	add	x0, x0, #0xa78
  40a524:	ldr	x0, [x0]
  40a528:	ldr	x19, [x0, #40]
  40a52c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a530:	add	x0, x0, #0xa78
  40a534:	ldr	x0, [x0]
  40a538:	bl	4085f4 <ferror@plt+0x68c4>
  40a53c:	add	x0, x19, x0
  40a540:	str	x0, [sp, #424]
  40a544:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a548:	add	x0, x0, #0xa78
  40a54c:	ldr	x0, [x0]
  40a550:	ldr	x0, [x0, #40]
  40a554:	str	x0, [sp, #464]
  40a558:	b	40a6d8 <ferror@plt+0x89a8>
  40a55c:	add	x0, sp, #0x40
  40a560:	add	x2, x0, #0x20
  40a564:	add	x0, sp, #0x40
  40a568:	add	x1, x0, #0x10
  40a56c:	add	x0, sp, #0x38
  40a570:	mov	x3, x2
  40a574:	mov	x2, x1
  40a578:	mov	x1, x0
  40a57c:	ldr	x0, [sp, #464]
  40a580:	bl	4096d0 <ferror@plt+0x79a0>
  40a584:	cmp	w0, #0x0
  40a588:	b.eq	40a6b8 <ferror@plt+0x8988>  // b.none
  40a58c:	ldr	w0, [sp, #96]
  40a590:	ldr	w1, [sp, #436]
  40a594:	cmp	w1, w0
  40a598:	b.ne	40a5d8 <ferror@plt+0x88a8>  // b.any
  40a59c:	ldr	x0, [sp, #488]
  40a5a0:	cmp	x0, #0x0
  40a5a4:	b.eq	40a5d8 <ferror@plt+0x88a8>  // b.none
  40a5a8:	ldr	x0, [sp, #80]
  40a5ac:	mov	x1, x0
  40a5b0:	ldr	x0, [sp, #488]
  40a5b4:	bl	401ba0 <strcmp@plt>
  40a5b8:	cmp	w0, #0x0
  40a5bc:	b.ne	40a5d8 <ferror@plt+0x88a8>  // b.any
  40a5c0:	ldr	x0, [sp, #56]
  40a5c4:	mov	x1, x0
  40a5c8:	ldr	x0, [sp, #480]
  40a5cc:	bl	401970 <filename_cmp@plt>
  40a5d0:	cmp	w0, #0x0
  40a5d4:	b.eq	40a6b8 <ferror@plt+0x8988>  // b.none
  40a5d8:	ldr	w0, [sp, #32]
  40a5dc:	add	w0, w0, #0x1
  40a5e0:	str	w0, [sp, #32]
  40a5e4:	ldr	w0, [sp, #96]
  40a5e8:	str	w0, [sp, #436]
  40a5ec:	ldr	x0, [sp, #80]
  40a5f0:	bl	401900 <strlen@plt>
  40a5f4:	str	w0, [sp, #412]
  40a5f8:	ldr	w1, [sp, #412]
  40a5fc:	ldr	w0, [sp, #476]
  40a600:	cmp	w1, w0
  40a604:	b.cc	40a628 <ferror@plt+0x88f8>  // b.lo, b.ul, b.last
  40a608:	ldr	w0, [sp, #412]
  40a60c:	add	w0, w0, #0x400
  40a610:	str	w0, [sp, #476]
  40a614:	ldr	x0, [sp, #488]
  40a618:	bl	401bd0 <free@plt>
  40a61c:	ldr	w0, [sp, #476]
  40a620:	bl	401a90 <xmalloc@plt>
  40a624:	str	x0, [sp, #488]
  40a628:	ldr	x0, [sp, #80]
  40a62c:	mov	x1, x0
  40a630:	ldr	x0, [sp, #488]
  40a634:	bl	401c30 <strcpy@plt>
  40a638:	ldr	x0, [sp, #56]
  40a63c:	bl	401900 <strlen@plt>
  40a640:	str	w0, [sp, #412]
  40a644:	ldr	w1, [sp, #412]
  40a648:	ldr	w0, [sp, #472]
  40a64c:	cmp	w1, w0
  40a650:	b.cc	40a674 <ferror@plt+0x8944>  // b.lo, b.ul, b.last
  40a654:	ldr	w0, [sp, #412]
  40a658:	add	w0, w0, #0x400
  40a65c:	str	w0, [sp, #472]
  40a660:	ldr	x0, [sp, #480]
  40a664:	bl	401bd0 <free@plt>
  40a668:	ldr	w0, [sp, #472]
  40a66c:	bl	401a90 <xmalloc@plt>
  40a670:	str	x0, [sp, #480]
  40a674:	ldr	x0, [sp, #56]
  40a678:	mov	x1, x0
  40a67c:	ldr	x0, [sp, #480]
  40a680:	bl	401c30 <strcpy@plt>
  40a684:	ldr	x0, [sp, #464]
  40a688:	ldr	x2, [sp, #456]
  40a68c:	ldr	x1, [sp, #456]
  40a690:	cmp	x2, x0
  40a694:	csel	x0, x1, x0, ls  // ls = plast
  40a698:	str	x0, [sp, #456]
  40a69c:	ldr	x0, [sp, #464]
  40a6a0:	ldr	x2, [sp, #448]
  40a6a4:	ldr	x1, [sp, #448]
  40a6a8:	cmp	x2, x0
  40a6ac:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40a6b0:	str	x0, [sp, #448]
  40a6b4:	b	40a6bc <ferror@plt+0x898c>
  40a6b8:	nop
  40a6bc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40a6c0:	add	x0, x0, #0x988
  40a6c4:	ldr	w0, [x0]
  40a6c8:	sxtw	x0, w0
  40a6cc:	ldr	x1, [sp, #464]
  40a6d0:	add	x0, x1, x0
  40a6d4:	str	x0, [sp, #464]
  40a6d8:	ldr	x1, [sp, #464]
  40a6dc:	ldr	x0, [sp, #424]
  40a6e0:	cmp	x1, x0
  40a6e4:	b.cc	40a55c <ferror@plt+0x882c>  // b.lo, b.ul, b.last
  40a6e8:	ldr	x0, [sp, #488]
  40a6ec:	bl	401bd0 <free@plt>
  40a6f0:	ldr	x0, [sp, #480]
  40a6f4:	bl	401bd0 <free@plt>
  40a6f8:	ldr	w1, [sp, #32]
  40a6fc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a700:	add	x0, x0, #0xab0
  40a704:	ldr	w0, [x0]
  40a708:	add	w0, w1, w0
  40a70c:	str	w0, [sp, #32]
  40a710:	ldr	w0, [sp, #32]
  40a714:	mov	w1, w0
  40a718:	mov	x0, #0x158                 	// #344
  40a71c:	mul	x0, x1, x0
  40a720:	bl	401a90 <xmalloc@plt>
  40a724:	str	x0, [sp, #40]
  40a728:	ldr	x0, [sp, #40]
  40a72c:	str	x0, [sp, #48]
  40a730:	str	xzr, [sp, #440]
  40a734:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a738:	add	x0, x0, #0xa78
  40a73c:	ldr	x0, [x0]
  40a740:	ldr	x0, [x0, #40]
  40a744:	str	x0, [sp, #464]
  40a748:	b	40a96c <ferror@plt+0x8c3c>
  40a74c:	ldr	x0, [sp, #48]
  40a750:	bl	40f8a8 <ferror@plt+0xdb78>
  40a754:	ldr	x0, [sp, #48]
  40a758:	add	x1, x0, #0x10
  40a75c:	ldr	x0, [sp, #48]
  40a760:	add	x2, x0, #0x20
  40a764:	add	x0, sp, #0x38
  40a768:	mov	x3, x2
  40a76c:	mov	x2, x1
  40a770:	mov	x1, x0
  40a774:	ldr	x0, [sp, #464]
  40a778:	bl	4096d0 <ferror@plt+0x79a0>
  40a77c:	cmp	w0, #0x0
  40a780:	b.eq	40a94c <ferror@plt+0x8c1c>  // b.none
  40a784:	ldr	x0, [sp, #440]
  40a788:	cmp	x0, #0x0
  40a78c:	b.eq	40a7e8 <ferror@plt+0x8ab8>  // b.none
  40a790:	ldr	x0, [sp, #440]
  40a794:	ldr	w1, [x0, #32]
  40a798:	ldr	x0, [sp, #48]
  40a79c:	ldr	w0, [x0, #32]
  40a7a0:	cmp	w1, w0
  40a7a4:	b.ne	40a7e8 <ferror@plt+0x8ab8>  // b.any
  40a7a8:	ldr	x0, [sp, #440]
  40a7ac:	ldr	x2, [x0, #16]
  40a7b0:	ldr	x0, [sp, #48]
  40a7b4:	ldr	x0, [x0, #16]
  40a7b8:	mov	x1, x0
  40a7bc:	mov	x0, x2
  40a7c0:	bl	401ba0 <strcmp@plt>
  40a7c4:	cmp	w0, #0x0
  40a7c8:	b.ne	40a7e8 <ferror@plt+0x8ab8>  // b.any
  40a7cc:	ldr	x0, [sp, #440]
  40a7d0:	ldr	x0, [x0, #24]
  40a7d4:	ldr	x0, [x0, #8]
  40a7d8:	ldr	x1, [sp, #56]
  40a7dc:	bl	401970 <filename_cmp@plt>
  40a7e0:	cmp	w0, #0x0
  40a7e4:	b.eq	40a94c <ferror@plt+0x8c1c>  // b.none
  40a7e8:	ldr	x0, [sp, #48]
  40a7ec:	ldr	x0, [x0, #16]
  40a7f0:	ldr	x19, [sp, #48]
  40a7f4:	bl	401ab0 <xstrdup@plt>
  40a7f8:	str	x0, [x19, #16]
  40a7fc:	ldr	x0, [sp, #56]
  40a800:	ldr	x19, [sp, #48]
  40a804:	bl	40f1b0 <ferror@plt+0xd480>
  40a808:	str	x0, [x19, #24]
  40a80c:	ldr	x0, [sp, #48]
  40a810:	ldr	x1, [sp, #464]
  40a814:	str	x1, [x0]
  40a818:	ldr	x0, [sp, #440]
  40a81c:	cmp	x0, #0x0
  40a820:	b.eq	40a884 <ferror@plt+0x8b54>  // b.none
  40a824:	ldr	x0, [sp, #48]
  40a828:	ldr	x1, [x0, #24]
  40a82c:	ldr	x0, [sp, #440]
  40a830:	ldr	x0, [x0, #24]
  40a834:	cmp	x1, x0
  40a838:	b.ne	40a884 <ferror@plt+0x8b54>  // b.any
  40a83c:	ldr	x0, [sp, #48]
  40a840:	ldr	x2, [x0, #16]
  40a844:	ldr	x0, [sp, #440]
  40a848:	ldr	x0, [x0, #16]
  40a84c:	mov	x1, x0
  40a850:	mov	x0, x2
  40a854:	bl	401ba0 <strcmp@plt>
  40a858:	cmp	w0, #0x0
  40a85c:	b.ne	40a884 <ferror@plt+0x8b54>  // b.any
  40a860:	ldr	x1, [sp, #48]
  40a864:	ldr	x0, [sp, #440]
  40a868:	ldrb	w0, [x0, #36]
  40a86c:	ubfx	x0, x0, #1, #1
  40a870:	and	w2, w0, #0xff
  40a874:	ldrb	w0, [x1, #36]
  40a878:	bfi	w0, w2, #1, #1
  40a87c:	strb	w0, [x1, #36]
  40a880:	b	40a8cc <ferror@plt+0x8b9c>
  40a884:	ldr	x0, [sp, #48]
  40a888:	ldr	x0, [x0]
  40a88c:	mov	x1, x0
  40a890:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a894:	add	x0, x0, #0xab0
  40a898:	bl	410220 <ferror@plt+0xe4f0>
  40a89c:	str	x0, [sp, #416]
  40a8a0:	ldr	x0, [sp, #416]
  40a8a4:	cmp	x0, #0x0
  40a8a8:	b.eq	40a8cc <ferror@plt+0x8b9c>  // b.none
  40a8ac:	ldr	x1, [sp, #48]
  40a8b0:	ldr	x0, [sp, #416]
  40a8b4:	ldrb	w0, [x0, #36]
  40a8b8:	ubfx	x0, x0, #1, #1
  40a8bc:	and	w2, w0, #0xff
  40a8c0:	ldrb	w0, [x1, #36]
  40a8c4:	bfi	w0, w2, #1, #1
  40a8c8:	strb	w0, [x1, #36]
  40a8cc:	ldr	x0, [sp, #48]
  40a8d0:	str	x0, [sp, #440]
  40a8d4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a8d8:	add	x0, x0, #0x5a0
  40a8dc:	ldr	w0, [x0]
  40a8e0:	and	w0, w0, #0x80
  40a8e4:	cmp	w0, #0x0
  40a8e8:	b.eq	40a93c <ferror@plt+0x8c0c>  // b.none
  40a8ec:	ldr	x1, [sp, #48]
  40a8f0:	ldr	x0, [sp, #40]
  40a8f4:	sub	x0, x1, x0
  40a8f8:	asr	x1, x0, #3
  40a8fc:	mov	x0, #0xbe83                	// #48771
  40a900:	movk	x0, #0x2fa0, lsl #16
  40a904:	movk	x0, #0xbe8, lsl #32
  40a908:	movk	x0, #0x82fa, lsl #48
  40a90c:	mul	x0, x1, x0
  40a910:	mov	x4, x0
  40a914:	ldr	x0, [sp, #48]
  40a918:	ldr	x1, [x0, #16]
  40a91c:	ldr	x0, [sp, #48]
  40a920:	ldr	x0, [x0]
  40a924:	mov	x3, x0
  40a928:	mov	x2, x1
  40a92c:	mov	x1, x4
  40a930:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40a934:	add	x0, x0, #0x728
  40a938:	bl	401cb0 <printf@plt>
  40a93c:	ldr	x0, [sp, #48]
  40a940:	add	x0, x0, #0x158
  40a944:	str	x0, [sp, #48]
  40a948:	b	40a950 <ferror@plt+0x8c20>
  40a94c:	nop
  40a950:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40a954:	add	x0, x0, #0x988
  40a958:	ldr	w0, [x0]
  40a95c:	sxtw	x0, w0
  40a960:	ldr	x1, [sp, #464]
  40a964:	add	x0, x1, x0
  40a968:	str	x0, [sp, #464]
  40a96c:	ldr	x1, [sp, #464]
  40a970:	ldr	x0, [sp, #424]
  40a974:	cmp	x1, x0
  40a978:	b.cc	40a74c <ferror@plt+0x8a1c>  // b.lo, b.ul, b.last
  40a97c:	ldr	x3, [sp, #48]
  40a980:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a984:	add	x0, x0, #0xab0
  40a988:	ldr	x4, [x0, #8]
  40a98c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a990:	add	x0, x0, #0xab0
  40a994:	ldr	w0, [x0]
  40a998:	mov	w1, w0
  40a99c:	mov	x0, #0x158                 	// #344
  40a9a0:	mul	x0, x1, x0
  40a9a4:	mov	x2, x0
  40a9a8:	mov	x1, x4
  40a9ac:	mov	x0, x3
  40a9b0:	bl	4018c0 <memcpy@plt>
  40a9b4:	ldr	x1, [sp, #48]
  40a9b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40a9bc:	add	x0, x0, #0xab0
  40a9c0:	ldr	w0, [x0]
  40a9c4:	mov	w2, w0
  40a9c8:	mov	x0, #0x158                 	// #344
  40a9cc:	mul	x0, x2, x0
  40a9d0:	add	x0, x1, x0
  40a9d4:	str	x0, [sp, #48]
  40a9d8:	ldr	x1, [sp, #48]
  40a9dc:	ldr	x0, [sp, #40]
  40a9e0:	sub	x0, x1, x0
  40a9e4:	asr	x1, x0, #3
  40a9e8:	mov	x0, #0xbe83                	// #48771
  40a9ec:	movk	x0, #0x2fa0, lsl #16
  40a9f0:	movk	x0, #0xbe8, lsl #32
  40a9f4:	movk	x0, #0x82fa, lsl #48
  40a9f8:	mul	x0, x1, x0
  40a9fc:	mov	w1, w0
  40aa00:	ldr	w0, [sp, #32]
  40aa04:	cmp	w1, w0
  40aa08:	b.eq	40aa7c <ferror@plt+0x8d4c>  // b.none
  40aa0c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40aa10:	add	x0, x0, #0x8f8
  40aa14:	ldr	x19, [x0]
  40aa18:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40aa1c:	add	x1, x0, #0x750
  40aa20:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40aa24:	add	x0, x0, #0x400
  40aa28:	bl	401bc0 <dgettext@plt>
  40aa2c:	mov	x5, x0
  40aa30:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40aa34:	add	x0, x0, #0xa90
  40aa38:	ldr	x2, [x0]
  40aa3c:	ldr	w3, [sp, #32]
  40aa40:	ldr	x1, [sp, #48]
  40aa44:	ldr	x0, [sp, #40]
  40aa48:	sub	x0, x1, x0
  40aa4c:	asr	x1, x0, #3
  40aa50:	mov	x0, #0xbe83                	// #48771
  40aa54:	movk	x0, #0x2fa0, lsl #16
  40aa58:	movk	x0, #0xbe8, lsl #32
  40aa5c:	movk	x0, #0x82fa, lsl #48
  40aa60:	mul	x0, x1, x0
  40aa64:	mov	x4, x0
  40aa68:	mov	x1, x5
  40aa6c:	mov	x0, x19
  40aa70:	bl	401d10 <fprintf@plt>
  40aa74:	mov	w0, #0x1                   	// #1
  40aa78:	bl	40d4e0 <ferror@plt+0xb7b0>
  40aa7c:	add	x0, sp, #0x20
  40aa80:	bl	40f9d8 <ferror@plt+0xdca8>
  40aa84:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40aa88:	add	x0, x0, #0xab0
  40aa8c:	ldr	x0, [x0, #8]
  40aa90:	bl	401bd0 <free@plt>
  40aa94:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40aa98:	add	x0, x0, #0xab0
  40aa9c:	mov	x3, x0
  40aaa0:	add	x2, sp, #0x20
  40aaa4:	ldp	x0, x1, [x2]
  40aaa8:	stp	x0, x1, [x3]
  40aaac:	ldr	x0, [x2, #16]
  40aab0:	str	x0, [x3, #16]
  40aab4:	nop
  40aab8:	ldr	x19, [sp, #16]
  40aabc:	ldp	x29, x30, [sp], #496
  40aac0:	ret
  40aac4:	stp	x29, x30, [sp, #-48]!
  40aac8:	mov	x29, sp
  40aacc:	str	x19, [sp, #16]
  40aad0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40aad4:	add	x0, x0, #0xa58
  40aad8:	ldr	x0, [x0]
  40aadc:	bl	401ad0 <bfd_get_arch_size@plt>
  40aae0:	str	w0, [sp, #44]
  40aae4:	ldr	w0, [sp, #44]
  40aae8:	cmn	w0, #0x1
  40aaec:	b.ne	40ab04 <ferror@plt+0x8dd4>  // b.any
  40aaf0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40aaf4:	add	x0, x0, #0xa58
  40aaf8:	ldr	x0, [x0]
  40aafc:	bl	401d00 <bfd_arch_bits_per_address@plt>
  40ab00:	str	w0, [sp, #44]
  40ab04:	ldr	w0, [sp, #44]
  40ab08:	cmp	w0, #0x20
  40ab0c:	b.eq	40ab20 <ferror@plt+0x8df0>  // b.none
  40ab10:	ldr	w0, [sp, #44]
  40ab14:	cmp	w0, #0x40
  40ab18:	b.eq	40ab28 <ferror@plt+0x8df8>  // b.none
  40ab1c:	b	40ab30 <ferror@plt+0x8e00>
  40ab20:	mov	w0, #0x0                   	// #0
  40ab24:	b	40ab78 <ferror@plt+0x8e48>
  40ab28:	mov	w0, #0x1                   	// #1
  40ab2c:	b	40ab78 <ferror@plt+0x8e48>
  40ab30:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ab34:	add	x0, x0, #0x8f8
  40ab38:	ldr	x19, [x0]
  40ab3c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40ab40:	add	x1, x0, #0x788
  40ab44:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40ab48:	add	x0, x0, #0x7b8
  40ab4c:	bl	401bc0 <dgettext@plt>
  40ab50:	mov	x1, x0
  40ab54:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ab58:	add	x0, x0, #0xa90
  40ab5c:	ldr	x0, [x0]
  40ab60:	ldr	w3, [sp, #44]
  40ab64:	mov	x2, x0
  40ab68:	mov	x0, x19
  40ab6c:	bl	401d10 <fprintf@plt>
  40ab70:	mov	w0, #0x1                   	// #1
  40ab74:	bl	40d4e0 <ferror@plt+0xb7b0>
  40ab78:	ldr	x19, [sp, #16]
  40ab7c:	ldp	x29, x30, [sp], #48
  40ab80:	ret
  40ab84:	stp	x29, x30, [sp, #-32]!
  40ab88:	mov	x29, sp
  40ab8c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ab90:	add	x0, x0, #0xa58
  40ab94:	ldr	x0, [x0]
  40ab98:	bl	401be0 <bfd_get_sign_extend_vma@plt>
  40ab9c:	str	w0, [sp, #28]
  40aba0:	ldr	w0, [sp, #28]
  40aba4:	cmn	w0, #0x1
  40aba8:	b.ne	40abb4 <ferror@plt+0x8e84>  // b.any
  40abac:	mov	w0, #0x1                   	// #1
  40abb0:	b	40abc4 <ferror@plt+0x8e94>
  40abb4:	ldr	w0, [sp, #28]
  40abb8:	cmp	w0, #0x0
  40abbc:	cset	w0, eq  // eq = none
  40abc0:	and	w0, w0, #0xff
  40abc4:	ldp	x29, x30, [sp], #32
  40abc8:	ret
  40abcc:	stp	x29, x30, [sp, #-48]!
  40abd0:	mov	x29, sp
  40abd4:	str	x0, [sp, #24]
  40abd8:	str	x1, [sp, #16]
  40abdc:	add	x0, sp, #0x28
  40abe0:	ldr	x3, [sp, #24]
  40abe4:	mov	x2, #0x4                   	// #4
  40abe8:	mov	x1, #0x1                   	// #1
  40abec:	bl	401bb0 <fread@plt>
  40abf0:	cmp	x0, #0x4
  40abf4:	b.eq	40ac00 <ferror@plt+0x8ed0>  // b.none
  40abf8:	mov	w0, #0x1                   	// #1
  40abfc:	b	40ac2c <ferror@plt+0x8efc>
  40ac00:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ac04:	add	x0, x0, #0xa58
  40ac08:	ldr	x0, [x0]
  40ac0c:	ldr	x0, [x0, #8]
  40ac10:	ldr	x1, [x0, #56]
  40ac14:	add	x0, sp, #0x28
  40ac18:	blr	x1
  40ac1c:	mov	w1, w0
  40ac20:	ldr	x0, [sp, #16]
  40ac24:	str	w1, [x0]
  40ac28:	mov	w0, #0x0                   	// #0
  40ac2c:	ldp	x29, x30, [sp], #48
  40ac30:	ret
  40ac34:	stp	x29, x30, [sp, #-48]!
  40ac38:	mov	x29, sp
  40ac3c:	str	x0, [sp, #24]
  40ac40:	str	x1, [sp, #16]
  40ac44:	add	x0, sp, #0x28
  40ac48:	ldr	x3, [sp, #24]
  40ac4c:	mov	x2, #0x8                   	// #8
  40ac50:	mov	x1, #0x1                   	// #1
  40ac54:	bl	401bb0 <fread@plt>
  40ac58:	cmp	x0, #0x8
  40ac5c:	b.eq	40ac68 <ferror@plt+0x8f38>  // b.none
  40ac60:	mov	w0, #0x1                   	// #1
  40ac64:	b	40ac94 <ferror@plt+0x8f64>
  40ac68:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ac6c:	add	x0, x0, #0xa58
  40ac70:	ldr	x0, [x0]
  40ac74:	ldr	x0, [x0, #8]
  40ac78:	ldr	x1, [x0, #32]
  40ac7c:	add	x0, sp, #0x28
  40ac80:	blr	x1
  40ac84:	mov	x1, x0
  40ac88:	ldr	x0, [sp, #16]
  40ac8c:	str	x1, [x0]
  40ac90:	mov	w0, #0x0                   	// #0
  40ac94:	ldp	x29, x30, [sp], #48
  40ac98:	ret
  40ac9c:	stp	x29, x30, [sp, #-48]!
  40aca0:	mov	x29, sp
  40aca4:	str	x0, [sp, #24]
  40aca8:	str	x1, [sp, #16]
  40acac:	bl	40aac4 <ferror@plt+0x8d94>
  40acb0:	cmp	w0, #0x0
  40acb4:	b.eq	40acc4 <ferror@plt+0x8f94>  // b.none
  40acb8:	cmp	w0, #0x1
  40acbc:	b.eq	40ad18 <ferror@plt+0x8fe8>  // b.none
  40acc0:	b	40ad64 <ferror@plt+0x9034>
  40acc4:	add	x0, sp, #0x2c
  40acc8:	mov	x1, x0
  40accc:	ldr	x0, [sp, #24]
  40acd0:	bl	40abcc <ferror@plt+0x8e9c>
  40acd4:	cmp	w0, #0x0
  40acd8:	b.eq	40ace4 <ferror@plt+0x8fb4>  // b.none
  40acdc:	mov	w0, #0x1                   	// #1
  40ace0:	b	40ad68 <ferror@plt+0x9038>
  40ace4:	bl	40ab84 <ferror@plt+0x8e54>
  40ace8:	cmp	w0, #0x0
  40acec:	b.ne	40ad04 <ferror@plt+0x8fd4>  // b.any
  40acf0:	ldr	w0, [sp, #44]
  40acf4:	sxtw	x1, w0
  40acf8:	ldr	x0, [sp, #16]
  40acfc:	str	x1, [x0]
  40ad00:	b	40ad64 <ferror@plt+0x9034>
  40ad04:	ldr	w0, [sp, #44]
  40ad08:	mov	w1, w0
  40ad0c:	ldr	x0, [sp, #16]
  40ad10:	str	x1, [x0]
  40ad14:	b	40ad64 <ferror@plt+0x9034>
  40ad18:	add	x0, sp, #0x20
  40ad1c:	mov	x1, x0
  40ad20:	ldr	x0, [sp, #24]
  40ad24:	bl	40ac34 <ferror@plt+0x8f04>
  40ad28:	cmp	w0, #0x0
  40ad2c:	b.eq	40ad38 <ferror@plt+0x9008>  // b.none
  40ad30:	mov	w0, #0x1                   	// #1
  40ad34:	b	40ad68 <ferror@plt+0x9038>
  40ad38:	bl	40ab84 <ferror@plt+0x8e54>
  40ad3c:	cmp	w0, #0x0
  40ad40:	b.ne	40ad54 <ferror@plt+0x9024>  // b.any
  40ad44:	ldr	x1, [sp, #32]
  40ad48:	ldr	x0, [sp, #16]
  40ad4c:	str	x1, [x0]
  40ad50:	b	40ad60 <ferror@plt+0x9030>
  40ad54:	ldr	x1, [sp, #32]
  40ad58:	ldr	x0, [sp, #16]
  40ad5c:	str	x1, [x0]
  40ad60:	nop
  40ad64:	mov	w0, #0x0                   	// #0
  40ad68:	ldp	x29, x30, [sp], #48
  40ad6c:	ret
  40ad70:	stp	x29, x30, [sp, #-48]!
  40ad74:	mov	x29, sp
  40ad78:	str	x0, [sp, #40]
  40ad7c:	str	x1, [sp, #32]
  40ad80:	str	x2, [sp, #24]
  40ad84:	ldr	x3, [sp, #40]
  40ad88:	ldr	x2, [sp, #24]
  40ad8c:	mov	x1, #0x1                   	// #1
  40ad90:	ldr	x0, [sp, #32]
  40ad94:	bl	401bb0 <fread@plt>
  40ad98:	mov	x1, x0
  40ad9c:	ldr	x0, [sp, #24]
  40ada0:	cmp	x0, x1
  40ada4:	b.eq	40adb0 <ferror@plt+0x9080>  // b.none
  40ada8:	mov	w0, #0x1                   	// #1
  40adac:	b	40adb4 <ferror@plt+0x9084>
  40adb0:	mov	w0, #0x0                   	// #0
  40adb4:	ldp	x29, x30, [sp], #48
  40adb8:	ret
  40adbc:	stp	x29, x30, [sp, #-48]!
  40adc0:	mov	x29, sp
  40adc4:	str	x0, [sp, #24]
  40adc8:	str	w1, [sp, #20]
  40adcc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40add0:	add	x0, x0, #0xa58
  40add4:	ldr	x0, [x0]
  40add8:	ldr	x0, [x0, #8]
  40addc:	ldr	x2, [x0, #72]
  40ade0:	ldr	w0, [sp, #20]
  40ade4:	add	x1, sp, #0x28
  40ade8:	blr	x2
  40adec:	add	x0, sp, #0x28
  40adf0:	ldr	x3, [sp, #24]
  40adf4:	mov	x2, #0x4                   	// #4
  40adf8:	mov	x1, #0x1                   	// #1
  40adfc:	bl	401c10 <fwrite@plt>
  40ae00:	cmp	x0, #0x4
  40ae04:	b.eq	40ae10 <ferror@plt+0x90e0>  // b.none
  40ae08:	mov	w0, #0x1                   	// #1
  40ae0c:	b	40ae14 <ferror@plt+0x90e4>
  40ae10:	mov	w0, #0x0                   	// #0
  40ae14:	ldp	x29, x30, [sp], #48
  40ae18:	ret
  40ae1c:	stp	x29, x30, [sp, #-48]!
  40ae20:	mov	x29, sp
  40ae24:	str	x0, [sp, #24]
  40ae28:	str	x1, [sp, #16]
  40ae2c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ae30:	add	x0, x0, #0xa58
  40ae34:	ldr	x0, [x0]
  40ae38:	ldr	x0, [x0, #8]
  40ae3c:	ldr	x2, [x0, #48]
  40ae40:	add	x0, sp, #0x28
  40ae44:	mov	x1, x0
  40ae48:	ldr	x0, [sp, #16]
  40ae4c:	blr	x2
  40ae50:	add	x0, sp, #0x28
  40ae54:	ldr	x3, [sp, #24]
  40ae58:	mov	x2, #0x8                   	// #8
  40ae5c:	mov	x1, #0x1                   	// #1
  40ae60:	bl	401c10 <fwrite@plt>
  40ae64:	cmp	x0, #0x8
  40ae68:	b.eq	40ae74 <ferror@plt+0x9144>  // b.none
  40ae6c:	mov	w0, #0x1                   	// #1
  40ae70:	b	40ae78 <ferror@plt+0x9148>
  40ae74:	mov	w0, #0x0                   	// #0
  40ae78:	ldp	x29, x30, [sp], #48
  40ae7c:	ret
  40ae80:	stp	x29, x30, [sp, #-32]!
  40ae84:	mov	x29, sp
  40ae88:	str	x0, [sp, #24]
  40ae8c:	str	x1, [sp, #16]
  40ae90:	bl	40aac4 <ferror@plt+0x8d94>
  40ae94:	cmp	w0, #0x0
  40ae98:	b.eq	40aea8 <ferror@plt+0x9178>  // b.none
  40ae9c:	cmp	w0, #0x1
  40aea0:	b.eq	40aec8 <ferror@plt+0x9198>  // b.none
  40aea4:	b	40aef0 <ferror@plt+0x91c0>
  40aea8:	ldr	x0, [sp, #16]
  40aeac:	mov	w1, w0
  40aeb0:	ldr	x0, [sp, #24]
  40aeb4:	bl	40adbc <ferror@plt+0x908c>
  40aeb8:	cmp	w0, #0x0
  40aebc:	b.eq	40aee4 <ferror@plt+0x91b4>  // b.none
  40aec0:	mov	w0, #0x1                   	// #1
  40aec4:	b	40aef4 <ferror@plt+0x91c4>
  40aec8:	ldr	x1, [sp, #16]
  40aecc:	ldr	x0, [sp, #24]
  40aed0:	bl	40ae1c <ferror@plt+0x90ec>
  40aed4:	cmp	w0, #0x0
  40aed8:	b.eq	40aeec <ferror@plt+0x91bc>  // b.none
  40aedc:	mov	w0, #0x1                   	// #1
  40aee0:	b	40aef4 <ferror@plt+0x91c4>
  40aee4:	nop
  40aee8:	b	40aef0 <ferror@plt+0x91c0>
  40aeec:	nop
  40aef0:	mov	w0, #0x0                   	// #0
  40aef4:	ldp	x29, x30, [sp], #32
  40aef8:	ret
  40aefc:	stp	x29, x30, [sp, #-48]!
  40af00:	mov	x29, sp
  40af04:	str	x0, [sp, #24]
  40af08:	str	w1, [sp, #20]
  40af0c:	add	x0, sp, #0x28
  40af10:	ldr	w1, [sp, #20]
  40af14:	and	w1, w1, #0xff
  40af18:	strb	w1, [x0]
  40af1c:	add	x0, sp, #0x28
  40af20:	ldr	x3, [sp, #24]
  40af24:	mov	x2, #0x1                   	// #1
  40af28:	mov	x1, #0x1                   	// #1
  40af2c:	bl	401c10 <fwrite@plt>
  40af30:	cmp	x0, #0x1
  40af34:	b.eq	40af40 <ferror@plt+0x9210>  // b.none
  40af38:	mov	w0, #0x1                   	// #1
  40af3c:	b	40af44 <ferror@plt+0x9214>
  40af40:	mov	w0, #0x0                   	// #0
  40af44:	ldp	x29, x30, [sp], #48
  40af48:	ret
  40af4c:	stp	x29, x30, [sp, #-48]!
  40af50:	mov	x29, sp
  40af54:	str	x0, [sp, #40]
  40af58:	str	x1, [sp, #32]
  40af5c:	str	x2, [sp, #24]
  40af60:	ldr	x3, [sp, #40]
  40af64:	ldr	x2, [sp, #24]
  40af68:	mov	x1, #0x1                   	// #1
  40af6c:	ldr	x0, [sp, #32]
  40af70:	bl	401c10 <fwrite@plt>
  40af74:	mov	x1, x0
  40af78:	ldr	x0, [sp, #24]
  40af7c:	cmp	x0, x1
  40af80:	b.eq	40af8c <ferror@plt+0x925c>  // b.none
  40af84:	mov	w0, #0x1                   	// #1
  40af88:	b	40af90 <ferror@plt+0x9260>
  40af8c:	mov	w0, #0x0                   	// #0
  40af90:	ldp	x29, x30, [sp], #48
  40af94:	ret
  40af98:	stp	x29, x30, [sp, #-64]!
  40af9c:	mov	x29, sp
  40afa0:	str	x0, [sp, #40]
  40afa4:	str	x1, [sp, #32]
  40afa8:	str	x2, [sp, #24]
  40afac:	str	x3, [sp, #16]
  40afb0:	ldr	x1, [sp, #32]
  40afb4:	ldr	x0, [sp, #40]
  40afb8:	bl	40ac9c <ferror@plt+0x8f6c>
  40afbc:	cmp	w0, #0x0
  40afc0:	b.ne	40afd8 <ferror@plt+0x92a8>  // b.any
  40afc4:	ldr	x1, [sp, #24]
  40afc8:	ldr	x0, [sp, #40]
  40afcc:	bl	40ac9c <ferror@plt+0x8f6c>
  40afd0:	cmp	w0, #0x0
  40afd4:	b.eq	40afe0 <ferror@plt+0x92b0>  // b.none
  40afd8:	mov	w0, #0x1                   	// #1
  40afdc:	b	40b068 <ferror@plt+0x9338>
  40afe0:	bl	40aac4 <ferror@plt+0x8d94>
  40afe4:	cmp	w0, #0x0
  40afe8:	b.eq	40aff8 <ferror@plt+0x92c8>  // b.none
  40afec:	cmp	w0, #0x1
  40aff0:	b.eq	40b02c <ferror@plt+0x92fc>  // b.none
  40aff4:	b	40b05c <ferror@plt+0x932c>
  40aff8:	add	x0, sp, #0x34
  40affc:	mov	x1, x0
  40b000:	ldr	x0, [sp, #40]
  40b004:	bl	40abcc <ferror@plt+0x8e9c>
  40b008:	cmp	w0, #0x0
  40b00c:	b.eq	40b018 <ferror@plt+0x92e8>  // b.none
  40b010:	mov	w0, #0x1                   	// #1
  40b014:	b	40b068 <ferror@plt+0x9338>
  40b018:	ldr	w0, [sp, #52]
  40b01c:	mov	w1, w0
  40b020:	ldr	x0, [sp, #16]
  40b024:	str	x1, [x0]
  40b028:	b	40b064 <ferror@plt+0x9334>
  40b02c:	add	x0, sp, #0x38
  40b030:	mov	x1, x0
  40b034:	ldr	x0, [sp, #40]
  40b038:	bl	40ac34 <ferror@plt+0x8f04>
  40b03c:	cmp	w0, #0x0
  40b040:	b.eq	40b04c <ferror@plt+0x931c>  // b.none
  40b044:	mov	w0, #0x1                   	// #1
  40b048:	b	40b068 <ferror@plt+0x9338>
  40b04c:	ldr	x1, [sp, #56]
  40b050:	ldr	x0, [sp, #16]
  40b054:	str	x1, [x0]
  40b058:	b	40b064 <ferror@plt+0x9334>
  40b05c:	mov	w0, #0x1                   	// #1
  40b060:	b	40b068 <ferror@plt+0x9338>
  40b064:	mov	w0, #0x0                   	// #0
  40b068:	ldp	x29, x30, [sp], #64
  40b06c:	ret
  40b070:	stp	x29, x30, [sp, #-48]!
  40b074:	mov	x29, sp
  40b078:	str	x0, [sp, #40]
  40b07c:	str	x1, [sp, #32]
  40b080:	str	x2, [sp, #24]
  40b084:	str	x3, [sp, #16]
  40b088:	ldr	x1, [sp, #32]
  40b08c:	ldr	x0, [sp, #40]
  40b090:	bl	40ae80 <ferror@plt+0x9150>
  40b094:	cmp	w0, #0x0
  40b098:	b.ne	40b0b0 <ferror@plt+0x9380>  // b.any
  40b09c:	ldr	x1, [sp, #24]
  40b0a0:	ldr	x0, [sp, #40]
  40b0a4:	bl	40ae80 <ferror@plt+0x9150>
  40b0a8:	cmp	w0, #0x0
  40b0ac:	b.eq	40b0b8 <ferror@plt+0x9388>  // b.none
  40b0b0:	mov	w0, #0x1                   	// #1
  40b0b4:	b	40b11c <ferror@plt+0x93ec>
  40b0b8:	bl	40aac4 <ferror@plt+0x8d94>
  40b0bc:	cmp	w0, #0x0
  40b0c0:	b.eq	40b0d0 <ferror@plt+0x93a0>  // b.none
  40b0c4:	cmp	w0, #0x1
  40b0c8:	b.eq	40b0f0 <ferror@plt+0x93c0>  // b.none
  40b0cc:	b	40b118 <ferror@plt+0x93e8>
  40b0d0:	ldr	x0, [sp, #16]
  40b0d4:	mov	w1, w0
  40b0d8:	ldr	x0, [sp, #40]
  40b0dc:	bl	40adbc <ferror@plt+0x908c>
  40b0e0:	cmp	w0, #0x0
  40b0e4:	b.eq	40b10c <ferror@plt+0x93dc>  // b.none
  40b0e8:	mov	w0, #0x1                   	// #1
  40b0ec:	b	40b11c <ferror@plt+0x93ec>
  40b0f0:	ldr	x1, [sp, #16]
  40b0f4:	ldr	x0, [sp, #40]
  40b0f8:	bl	40ae1c <ferror@plt+0x90ec>
  40b0fc:	cmp	w0, #0x0
  40b100:	b.eq	40b114 <ferror@plt+0x93e4>  // b.none
  40b104:	mov	w0, #0x1                   	// #1
  40b108:	b	40b11c <ferror@plt+0x93ec>
  40b10c:	nop
  40b110:	b	40b118 <ferror@plt+0x93e8>
  40b114:	nop
  40b118:	mov	w0, #0x0                   	// #0
  40b11c:	ldp	x29, x30, [sp], #48
  40b120:	ret
  40b124:	stp	x29, x30, [sp, #-176]!
  40b128:	mov	x29, sp
  40b12c:	str	x19, [sp, #16]
  40b130:	str	x0, [sp, #40]
  40b134:	str	wzr, [sp, #164]
  40b138:	str	wzr, [sp, #160]
  40b13c:	str	wzr, [sp, #156]
  40b140:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b144:	add	x1, x0, #0x7c0
  40b148:	ldr	x0, [sp, #40]
  40b14c:	bl	401ba0 <strcmp@plt>
  40b150:	cmp	w0, #0x0
  40b154:	b.ne	40b16c <ferror@plt+0x943c>  // b.any
  40b158:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40b15c:	add	x0, x0, #0x918
  40b160:	ldr	x0, [x0]
  40b164:	str	x0, [sp, #168]
  40b168:	b	40b19c <ferror@plt+0x946c>
  40b16c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b170:	add	x1, x0, #0x7c8
  40b174:	ldr	x0, [sp, #40]
  40b178:	bl	4019e0 <fopen@plt>
  40b17c:	str	x0, [sp, #168]
  40b180:	ldr	x0, [sp, #168]
  40b184:	cmp	x0, #0x0
  40b188:	b.ne	40b19c <ferror@plt+0x946c>  // b.any
  40b18c:	ldr	x0, [sp, #40]
  40b190:	bl	401930 <perror@plt>
  40b194:	mov	w0, #0x1                   	// #1
  40b198:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b19c:	add	x0, sp, #0x78
  40b1a0:	ldr	x3, [sp, #168]
  40b1a4:	mov	x2, #0x1                   	// #1
  40b1a8:	mov	x1, #0x14                  	// #20
  40b1ac:	bl	401bb0 <fread@plt>
  40b1b0:	cmp	x0, #0x1
  40b1b4:	b.eq	40b1f0 <ferror@plt+0x94c0>  // b.none
  40b1b8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40b1bc:	add	x0, x0, #0x8f8
  40b1c0:	ldr	x19, [x0]
  40b1c4:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b1c8:	add	x1, x0, #0x7d0
  40b1cc:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b1d0:	add	x0, x0, #0x7b8
  40b1d4:	bl	401bc0 <dgettext@plt>
  40b1d8:	ldr	x2, [sp, #40]
  40b1dc:	mov	x1, x0
  40b1e0:	mov	x0, x19
  40b1e4:	bl	401d10 <fprintf@plt>
  40b1e8:	mov	w0, #0x1                   	// #1
  40b1ec:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b1f0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b1f4:	add	x0, x0, #0x5c4
  40b1f8:	ldr	w0, [x0]
  40b1fc:	cmp	w0, #0x1
  40b200:	b.eq	40b238 <ferror@plt+0x9508>  // b.none
  40b204:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b208:	add	x0, x0, #0x5c4
  40b20c:	ldr	w0, [x0]
  40b210:	cmp	w0, #0x0
  40b214:	b.ne	40b4a8 <ferror@plt+0x9778>  // b.any
  40b218:	add	x3, sp, #0x78
  40b21c:	mov	x2, #0x4                   	// #4
  40b220:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b224:	add	x1, x0, #0x7f8
  40b228:	mov	x0, x3
  40b22c:	bl	401a20 <strncmp@plt>
  40b230:	cmp	w0, #0x0
  40b234:	b.ne	40b4a8 <ferror@plt+0x9778>  // b.any
  40b238:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b23c:	add	x0, x0, #0x5c4
  40b240:	ldr	w0, [x0]
  40b244:	cmp	w0, #0x1
  40b248:	b.ne	40b2b4 <ferror@plt+0x9584>  // b.any
  40b24c:	add	x3, sp, #0x78
  40b250:	mov	x2, #0x4                   	// #4
  40b254:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b258:	add	x1, x0, #0x7f8
  40b25c:	mov	x0, x3
  40b260:	bl	401a20 <strncmp@plt>
  40b264:	cmp	w0, #0x0
  40b268:	b.eq	40b2b4 <ferror@plt+0x9584>  // b.none
  40b26c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40b270:	add	x0, x0, #0x8f8
  40b274:	ldr	x19, [x0]
  40b278:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b27c:	add	x1, x0, #0x800
  40b280:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b284:	add	x0, x0, #0x7b8
  40b288:	bl	401bc0 <dgettext@plt>
  40b28c:	mov	x1, x0
  40b290:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b294:	add	x0, x0, #0xa90
  40b298:	ldr	x0, [x0]
  40b29c:	ldr	x3, [sp, #40]
  40b2a0:	mov	x2, x0
  40b2a4:	mov	x0, x19
  40b2a8:	bl	401d10 <fprintf@plt>
  40b2ac:	mov	w0, #0x1                   	// #1
  40b2b0:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b2b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b2b8:	add	x0, x0, #0xa58
  40b2bc:	ldr	x0, [x0]
  40b2c0:	ldr	x0, [x0, #8]
  40b2c4:	ldr	x1, [x0, #56]
  40b2c8:	add	x0, sp, #0x78
  40b2cc:	add	x0, x0, #0x4
  40b2d0:	blr	x1
  40b2d4:	mov	w1, w0
  40b2d8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b2dc:	add	x0, x0, #0x594
  40b2e0:	str	w1, [x0]
  40b2e4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b2e8:	add	x0, x0, #0x594
  40b2ec:	ldr	w0, [x0]
  40b2f0:	cmp	w0, #0x1
  40b2f4:	b.eq	40b488 <ferror@plt+0x9758>  // b.none
  40b2f8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b2fc:	add	x0, x0, #0x594
  40b300:	ldr	w0, [x0]
  40b304:	cmp	w0, #0x0
  40b308:	b.eq	40b488 <ferror@plt+0x9758>  // b.none
  40b30c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40b310:	add	x0, x0, #0x8f8
  40b314:	ldr	x19, [x0]
  40b318:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b31c:	add	x1, x0, #0x828
  40b320:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b324:	add	x0, x0, #0x7b8
  40b328:	bl	401bc0 <dgettext@plt>
  40b32c:	mov	x5, x0
  40b330:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b334:	add	x0, x0, #0xa90
  40b338:	ldr	x1, [x0]
  40b33c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b340:	add	x0, x0, #0x594
  40b344:	ldr	w0, [x0]
  40b348:	mov	w4, w0
  40b34c:	ldr	x3, [sp, #40]
  40b350:	mov	x2, x1
  40b354:	mov	x1, x5
  40b358:	mov	x0, x19
  40b35c:	bl	401d10 <fprintf@plt>
  40b360:	mov	w0, #0x1                   	// #1
  40b364:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b368:	ldrb	w0, [sp, #119]
  40b36c:	cmp	w0, #0x2
  40b370:	b.eq	40b400 <ferror@plt+0x96d0>  // b.none
  40b374:	cmp	w0, #0x2
  40b378:	b.gt	40b438 <ferror@plt+0x9708>
  40b37c:	cmp	w0, #0x0
  40b380:	b.eq	40b390 <ferror@plt+0x9660>  // b.none
  40b384:	cmp	w0, #0x1
  40b388:	b.eq	40b3c8 <ferror@plt+0x9698>  // b.none
  40b38c:	b	40b438 <ferror@plt+0x9708>
  40b390:	ldr	w0, [sp, #164]
  40b394:	add	w0, w0, #0x1
  40b398:	str	w0, [sp, #164]
  40b39c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b3a0:	add	x0, x0, #0x590
  40b3a4:	ldr	w0, [x0]
  40b3a8:	orr	w1, w0, #0x1
  40b3ac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b3b0:	add	x0, x0, #0x590
  40b3b4:	str	w1, [x0]
  40b3b8:	ldr	x1, [sp, #40]
  40b3bc:	ldr	x0, [sp, #168]
  40b3c0:	bl	40d8b0 <ferror@plt+0xbb80>
  40b3c4:	b	40b488 <ferror@plt+0x9758>
  40b3c8:	ldr	w0, [sp, #160]
  40b3cc:	add	w0, w0, #0x1
  40b3d0:	str	w0, [sp, #160]
  40b3d4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b3d8:	add	x0, x0, #0x590
  40b3dc:	ldr	w0, [x0]
  40b3e0:	orr	w1, w0, #0x2
  40b3e4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b3e8:	add	x0, x0, #0x590
  40b3ec:	str	w1, [x0]
  40b3f0:	ldr	x1, [sp, #40]
  40b3f4:	ldr	x0, [sp, #168]
  40b3f8:	bl	403628 <ferror@plt+0x18f8>
  40b3fc:	b	40b488 <ferror@plt+0x9758>
  40b400:	ldr	w0, [sp, #156]
  40b404:	add	w0, w0, #0x1
  40b408:	str	w0, [sp, #156]
  40b40c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b410:	add	x0, x0, #0x590
  40b414:	ldr	w0, [x0]
  40b418:	orr	w1, w0, #0x4
  40b41c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b420:	add	x0, x0, #0x590
  40b424:	str	w1, [x0]
  40b428:	ldr	x1, [sp, #40]
  40b42c:	ldr	x0, [sp, #168]
  40b430:	bl	40203c <ferror@plt+0x30c>
  40b434:	b	40b488 <ferror@plt+0x9758>
  40b438:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40b43c:	add	x0, x0, #0x8f8
  40b440:	ldr	x19, [x0]
  40b444:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b448:	add	x1, x0, #0x858
  40b44c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b450:	add	x0, x0, #0x7b8
  40b454:	bl	401bc0 <dgettext@plt>
  40b458:	mov	x1, x0
  40b45c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b460:	add	x0, x0, #0xa90
  40b464:	ldr	x0, [x0]
  40b468:	ldrb	w2, [sp, #119]
  40b46c:	mov	w4, w2
  40b470:	ldr	x3, [sp, #40]
  40b474:	mov	x2, x0
  40b478:	mov	x0, x19
  40b47c:	bl	401d10 <fprintf@plt>
  40b480:	mov	w0, #0x1                   	// #1
  40b484:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b488:	add	x0, sp, #0x77
  40b48c:	ldr	x3, [sp, #168]
  40b490:	mov	x2, #0x1                   	// #1
  40b494:	mov	x1, #0x1                   	// #1
  40b498:	bl	401bb0 <fread@plt>
  40b49c:	cmp	x0, #0x1
  40b4a0:	b.eq	40b368 <ferror@plt+0x9638>  // b.none
  40b4a4:	b	40bc60 <ferror@plt+0x9f30>
  40b4a8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b4ac:	add	x0, x0, #0x5c4
  40b4b0:	ldr	w0, [x0]
  40b4b4:	cmp	w0, #0x0
  40b4b8:	b.eq	40b4e4 <ferror@plt+0x97b4>  // b.none
  40b4bc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b4c0:	add	x0, x0, #0x5c4
  40b4c4:	ldr	w0, [x0]
  40b4c8:	cmp	w0, #0x2
  40b4cc:	b.eq	40b4e4 <ferror@plt+0x97b4>  // b.none
  40b4d0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b4d4:	add	x0, x0, #0x5c4
  40b4d8:	ldr	w0, [x0]
  40b4dc:	cmp	w0, #0x3
  40b4e0:	b.ne	40bc04 <ferror@plt+0x9ed4>  // b.any
  40b4e4:	str	wzr, [sp, #148]
  40b4e8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b4ec:	add	x0, x0, #0x590
  40b4f0:	mov	w1, #0x3                   	// #3
  40b4f4:	str	w1, [x0]
  40b4f8:	mov	w2, #0x0                   	// #0
  40b4fc:	mov	x1, #0x0                   	// #0
  40b500:	ldr	x0, [sp, #168]
  40b504:	bl	401b30 <fseek@plt>
  40b508:	cmp	w0, #0x0
  40b50c:	b.ge	40b520 <ferror@plt+0x97f0>  // b.tcont
  40b510:	ldr	x0, [sp, #40]
  40b514:	bl	401930 <perror@plt>
  40b518:	mov	w0, #0x1                   	// #1
  40b51c:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b520:	add	x0, sp, #0x38
  40b524:	mov	x1, x0
  40b528:	ldr	x0, [sp, #168]
  40b52c:	bl	40ac9c <ferror@plt+0x8f6c>
  40b530:	cmp	w0, #0x0
  40b534:	b.ne	40b570 <ferror@plt+0x9840>  // b.any
  40b538:	add	x0, sp, #0x38
  40b53c:	add	x0, x0, #0x8
  40b540:	mov	x1, x0
  40b544:	ldr	x0, [sp, #168]
  40b548:	bl	40ac9c <ferror@plt+0x8f6c>
  40b54c:	cmp	w0, #0x0
  40b550:	b.ne	40b570 <ferror@plt+0x9840>  // b.any
  40b554:	add	x0, sp, #0x38
  40b558:	add	x0, x0, #0x10
  40b55c:	mov	x1, x0
  40b560:	ldr	x0, [sp, #168]
  40b564:	bl	40abcc <ferror@plt+0x8e9c>
  40b568:	cmp	w0, #0x0
  40b56c:	b.eq	40b5bc <ferror@plt+0x988c>  // b.none
  40b570:	nop
  40b574:	b	40b584 <ferror@plt+0x9854>
  40b578:	nop
  40b57c:	b	40b584 <ferror@plt+0x9854>
  40b580:	nop
  40b584:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40b588:	add	x0, x0, #0x8f8
  40b58c:	ldr	x19, [x0]
  40b590:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b594:	add	x1, x0, #0x7d0
  40b598:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b59c:	add	x0, x0, #0x7b8
  40b5a0:	bl	401bc0 <dgettext@plt>
  40b5a4:	ldr	x2, [sp, #40]
  40b5a8:	mov	x1, x0
  40b5ac:	mov	x0, x19
  40b5b0:	bl	401d10 <fprintf@plt>
  40b5b4:	mov	w0, #0x1                   	// #1
  40b5b8:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b5bc:	add	x0, sp, #0x34
  40b5c0:	mov	x1, x0
  40b5c4:	ldr	x0, [sp, #168]
  40b5c8:	bl	40abcc <ferror@plt+0x8e9c>
  40b5cc:	cmp	w0, #0x0
  40b5d0:	b.ne	40b578 <ferror@plt+0x9848>  // b.any
  40b5d4:	ldr	w1, [sp, #52]
  40b5d8:	mov	w0, #0x1879                	// #6265
  40b5dc:	movk	w0, #0x5, lsl #16
  40b5e0:	cmp	w1, w0
  40b5e4:	b.ne	40b6b0 <ferror@plt+0x9980>  // b.any
  40b5e8:	add	x0, sp, #0x30
  40b5ec:	mov	x1, x0
  40b5f0:	ldr	x0, [sp, #168]
  40b5f4:	bl	40abcc <ferror@plt+0x8e9c>
  40b5f8:	cmp	w0, #0x0
  40b5fc:	b.ne	40b580 <ferror@plt+0x9850>  // b.any
  40b600:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b604:	add	x0, x0, #0xa98
  40b608:	ldr	x0, [x0]
  40b60c:	cmp	x0, #0x0
  40b610:	b.ne	40b62c <ferror@plt+0x98fc>  // b.any
  40b614:	ldr	w0, [sp, #48]
  40b618:	mov	w1, w0
  40b61c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b620:	add	x0, x0, #0x598
  40b624:	str	x1, [x0]
  40b628:	b	40b680 <ferror@plt+0x9950>
  40b62c:	ldr	w0, [sp, #48]
  40b630:	sxtw	x1, w0
  40b634:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b638:	add	x0, x0, #0x598
  40b63c:	ldr	x0, [x0]
  40b640:	cmp	x1, x0
  40b644:	b.eq	40b680 <ferror@plt+0x9950>  // b.none
  40b648:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40b64c:	add	x0, x0, #0x8f8
  40b650:	ldr	x19, [x0]
  40b654:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b658:	add	x1, x0, #0x888
  40b65c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b660:	add	x0, x0, #0x7b8
  40b664:	bl	401bc0 <dgettext@plt>
  40b668:	ldr	x2, [sp, #40]
  40b66c:	mov	x1, x0
  40b670:	mov	x0, x19
  40b674:	bl	401d10 <fprintf@plt>
  40b678:	mov	w0, #0x1                   	// #1
  40b67c:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b680:	bl	40aac4 <ferror@plt+0x8d94>
  40b684:	cmp	w0, #0x0
  40b688:	b.eq	40b698 <ferror@plt+0x9968>  // b.none
  40b68c:	cmp	w0, #0x1
  40b690:	b.eq	40b6a4 <ferror@plt+0x9974>  // b.none
  40b694:	b	40b73c <ferror@plt+0x9a0c>
  40b698:	mov	w0, #0x20                  	// #32
  40b69c:	str	w0, [sp, #148]
  40b6a0:	b	40b73c <ferror@plt+0x9a0c>
  40b6a4:	mov	w0, #0x28                  	// #40
  40b6a8:	str	w0, [sp, #148]
  40b6ac:	b	40b73c <ferror@plt+0x9a0c>
  40b6b0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b6b4:	add	x0, x0, #0x5c4
  40b6b8:	ldr	w0, [x0]
  40b6bc:	cmp	w0, #0x3
  40b6c0:	b.ne	40b70c <ferror@plt+0x99dc>  // b.any
  40b6c4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40b6c8:	add	x0, x0, #0x8f8
  40b6cc:	ldr	x19, [x0]
  40b6d0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b6d4:	add	x1, x0, #0x800
  40b6d8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b6dc:	add	x0, x0, #0x7b8
  40b6e0:	bl	401bc0 <dgettext@plt>
  40b6e4:	mov	x1, x0
  40b6e8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b6ec:	add	x0, x0, #0xa90
  40b6f0:	ldr	x0, [x0]
  40b6f4:	ldr	x3, [sp, #40]
  40b6f8:	mov	x2, x0
  40b6fc:	mov	x0, x19
  40b700:	bl	401d10 <fprintf@plt>
  40b704:	mov	w0, #0x1                   	// #1
  40b708:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b70c:	bl	40aac4 <ferror@plt+0x8d94>
  40b710:	cmp	w0, #0x0
  40b714:	b.eq	40b724 <ferror@plt+0x99f4>  // b.none
  40b718:	cmp	w0, #0x1
  40b71c:	b.eq	40b730 <ferror@plt+0x9a00>  // b.none
  40b720:	b	40b73c <ferror@plt+0x9a0c>
  40b724:	mov	w0, #0xc                   	// #12
  40b728:	str	w0, [sp, #148]
  40b72c:	b	40b73c <ferror@plt+0x9a0c>
  40b730:	mov	w0, #0x14                  	// #20
  40b734:	str	w0, [sp, #148]
  40b738:	nop
  40b73c:	ldrsw	x0, [sp, #148]
  40b740:	mov	w2, #0x0                   	// #0
  40b744:	mov	x1, x0
  40b748:	ldr	x0, [sp, #168]
  40b74c:	bl	401b30 <fseek@plt>
  40b750:	cmp	w0, #0x0
  40b754:	b.ge	40b768 <ferror@plt+0x9a38>  // b.tcont
  40b758:	ldr	x0, [sp, #40]
  40b75c:	bl	401930 <perror@plt>
  40b760:	mov	w0, #0x1                   	// #1
  40b764:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b768:	ldr	w1, [sp, #72]
  40b76c:	ldr	w0, [sp, #148]
  40b770:	sub	w0, w1, w0
  40b774:	str	w0, [sp, #144]
  40b778:	ldrsw	x0, [sp, #144]
  40b77c:	lsr	x0, x0, #1
  40b780:	str	w0, [sp, #140]
  40b784:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b788:	add	x0, x0, #0xa98
  40b78c:	ldr	x0, [x0]
  40b790:	cmp	x0, #0x0
  40b794:	b.eq	40b824 <ferror@plt+0x9af4>  // b.none
  40b798:	ldr	x1, [sp, #56]
  40b79c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b7a0:	add	x0, x0, #0xa98
  40b7a4:	ldr	x0, [x0]
  40b7a8:	ldr	x0, [x0]
  40b7ac:	cmp	x1, x0
  40b7b0:	b.ne	40b7ec <ferror@plt+0x9abc>  // b.any
  40b7b4:	ldr	x1, [sp, #64]
  40b7b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b7bc:	add	x0, x0, #0xa98
  40b7c0:	ldr	x0, [x0]
  40b7c4:	ldr	x0, [x0, #8]
  40b7c8:	cmp	x1, x0
  40b7cc:	b.ne	40b7ec <ferror@plt+0x9abc>  // b.any
  40b7d0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b7d4:	add	x0, x0, #0xa98
  40b7d8:	ldr	x0, [x0]
  40b7dc:	ldr	w0, [x0, #16]
  40b7e0:	ldr	w1, [sp, #140]
  40b7e4:	cmp	w1, w0
  40b7e8:	b.eq	40b824 <ferror@plt+0x9af4>  // b.none
  40b7ec:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40b7f0:	add	x0, x0, #0x8f8
  40b7f4:	ldr	x19, [x0]
  40b7f8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b7fc:	add	x1, x0, #0x8c0
  40b800:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b804:	add	x0, x0, #0x7b8
  40b808:	bl	401bc0 <dgettext@plt>
  40b80c:	ldr	x2, [sp, #40]
  40b810:	mov	x1, x0
  40b814:	mov	x0, x19
  40b818:	bl	401d10 <fprintf@plt>
  40b81c:	mov	w0, #0x1                   	// #1
  40b820:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b824:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b828:	add	x0, x0, #0xa98
  40b82c:	ldr	x0, [x0]
  40b830:	cmp	x0, #0x0
  40b834:	b.ne	40b914 <ferror@plt+0x9be4>  // b.any
  40b838:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b83c:	add	x0, x0, #0xaa0
  40b840:	mov	w1, #0x1                   	// #1
  40b844:	str	w1, [x0]
  40b848:	mov	x0, #0x20                  	// #32
  40b84c:	bl	401a90 <xmalloc@plt>
  40b850:	mov	x1, x0
  40b854:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b858:	add	x0, x0, #0xa98
  40b85c:	str	x1, [x0]
  40b860:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b864:	add	x0, x0, #0xa98
  40b868:	ldr	x0, [x0]
  40b86c:	ldr	x1, [sp, #56]
  40b870:	str	x1, [x0]
  40b874:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b878:	add	x0, x0, #0xa98
  40b87c:	ldr	x0, [x0]
  40b880:	ldr	x1, [sp, #64]
  40b884:	str	x1, [x0, #8]
  40b888:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b88c:	add	x0, x0, #0xa98
  40b890:	ldr	x0, [x0]
  40b894:	ldr	w1, [sp, #140]
  40b898:	str	w1, [x0, #16]
  40b89c:	ldr	x1, [sp, #64]
  40b8a0:	ldr	x0, [sp, #56]
  40b8a4:	sub	x0, x1, x0
  40b8a8:	fmov	d0, x0
  40b8ac:	ushr	d0, d0, #1
  40b8b0:	ucvtf	d1, d0
  40b8b4:	ldr	w0, [sp, #140]
  40b8b8:	ucvtf	d0, w0
  40b8bc:	fdiv	d0, d1, d0
  40b8c0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b8c4:	add	x0, x0, #0xaa8
  40b8c8:	str	d0, [x0]
  40b8cc:	ldr	w0, [sp, #140]
  40b8d0:	lsl	x1, x0, #2
  40b8d4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b8d8:	add	x0, x0, #0xa98
  40b8dc:	ldr	x19, [x0]
  40b8e0:	mov	x0, x1
  40b8e4:	bl	401a90 <xmalloc@plt>
  40b8e8:	str	x0, [x19, #24]
  40b8ec:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b8f0:	add	x0, x0, #0xa98
  40b8f4:	ldr	x0, [x0]
  40b8f8:	ldr	x3, [x0, #24]
  40b8fc:	ldr	w0, [sp, #140]
  40b900:	lsl	x0, x0, #2
  40b904:	mov	x2, x0
  40b908:	mov	w1, #0x0                   	// #0
  40b90c:	mov	x0, x3
  40b910:	bl	401a80 <memset@plt>
  40b914:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b918:	add	x0, x0, #0x5a0
  40b91c:	ldr	w0, [x0]
  40b920:	and	w0, w0, #0x40
  40b924:	cmp	w0, #0x0
  40b928:	b.eq	40b964 <ferror@plt+0x9c34>  // b.none
  40b92c:	ldr	x0, [sp, #56]
  40b930:	ldr	x1, [sp, #64]
  40b934:	ldr	w2, [sp, #72]
  40b938:	mov	w3, w2
  40b93c:	mov	x2, x1
  40b940:	mov	x1, x0
  40b944:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b948:	add	x0, x0, #0x8e8
  40b94c:	bl	401cb0 <printf@plt>
  40b950:	ldr	w2, [sp, #140]
  40b954:	ldr	w1, [sp, #144]
  40b958:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b95c:	add	x0, x0, #0x920
  40b960:	bl	401cb0 <printf@plt>
  40b964:	ldr	w0, [sp, #144]
  40b968:	cmp	w0, #0x0
  40b96c:	b.lt	40b998 <ferror@plt+0x9c68>  // b.tstop
  40b970:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b974:	add	x0, x0, #0xa98
  40b978:	ldr	x0, [x0]
  40b97c:	ldr	x1, [x0]
  40b980:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b984:	add	x0, x0, #0xa98
  40b988:	ldr	x0, [x0]
  40b98c:	ldr	x0, [x0, #8]
  40b990:	cmp	x1, x0
  40b994:	b.ls	40b9e0 <ferror@plt+0x9cb0>  // b.plast
  40b998:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40b99c:	add	x0, x0, #0x8f8
  40b9a0:	ldr	x19, [x0]
  40b9a4:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b9a8:	add	x1, x0, #0x950
  40b9ac:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40b9b0:	add	x0, x0, #0x7b8
  40b9b4:	bl	401bc0 <dgettext@plt>
  40b9b8:	mov	x1, x0
  40b9bc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40b9c0:	add	x0, x0, #0xa90
  40b9c4:	ldr	x0, [x0]
  40b9c8:	ldr	x3, [sp, #40]
  40b9cc:	mov	x2, x0
  40b9d0:	mov	x0, x19
  40b9d4:	bl	401d10 <fprintf@plt>
  40b9d8:	mov	w0, #0x1                   	// #1
  40b9dc:	bl	40d4e0 <ferror@plt+0xb7b0>
  40b9e0:	ldr	w0, [sp, #140]
  40b9e4:	cmp	w0, #0x0
  40b9e8:	b.eq	40b9f8 <ferror@plt+0x9cc8>  // b.none
  40b9ec:	ldr	w0, [sp, #164]
  40b9f0:	add	w0, w0, #0x1
  40b9f4:	str	w0, [sp, #164]
  40b9f8:	str	wzr, [sp, #152]
  40b9fc:	b	40baf4 <ferror@plt+0x9dc4>
  40ba00:	add	x0, sp, #0x50
  40ba04:	ldr	x3, [sp, #168]
  40ba08:	mov	x2, #0x1                   	// #1
  40ba0c:	mov	x1, #0x2                   	// #2
  40ba10:	bl	401bb0 <fread@plt>
  40ba14:	cmp	x0, #0x1
  40ba18:	b.eq	40ba78 <ferror@plt+0x9d48>  // b.none
  40ba1c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ba20:	add	x0, x0, #0x8f8
  40ba24:	ldr	x19, [x0]
  40ba28:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40ba2c:	add	x1, x0, #0x988
  40ba30:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40ba34:	add	x0, x0, #0x7b8
  40ba38:	bl	401bc0 <dgettext@plt>
  40ba3c:	mov	x5, x0
  40ba40:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ba44:	add	x0, x0, #0xa90
  40ba48:	ldr	x1, [x0]
  40ba4c:	ldr	w0, [sp, #152]
  40ba50:	sub	w0, w0, #0x1
  40ba54:	str	w0, [sp, #152]
  40ba58:	ldr	w4, [sp, #140]
  40ba5c:	ldr	w3, [sp, #152]
  40ba60:	mov	x2, x1
  40ba64:	mov	x1, x5
  40ba68:	mov	x0, x19
  40ba6c:	bl	401d10 <fprintf@plt>
  40ba70:	mov	w0, #0x1                   	// #1
  40ba74:	bl	40d4e0 <ferror@plt+0xb7b0>
  40ba78:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ba7c:	add	x0, x0, #0xa58
  40ba80:	ldr	x0, [x0]
  40ba84:	ldr	x0, [x0, #8]
  40ba88:	ldr	x1, [x0, #80]
  40ba8c:	add	x0, sp, #0x50
  40ba90:	blr	x1
  40ba94:	mov	x2, x0
  40ba98:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ba9c:	add	x0, x0, #0xa98
  40baa0:	ldr	x0, [x0]
  40baa4:	ldr	x1, [x0, #24]
  40baa8:	ldr	w0, [sp, #152]
  40baac:	lsl	x0, x0, #2
  40bab0:	add	x0, x1, x0
  40bab4:	ldr	w0, [x0]
  40bab8:	mov	w1, w0
  40babc:	mov	w0, w2
  40bac0:	add	w2, w1, w0
  40bac4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bac8:	add	x0, x0, #0xa98
  40bacc:	ldr	x0, [x0]
  40bad0:	ldr	x1, [x0, #24]
  40bad4:	ldr	w0, [sp, #152]
  40bad8:	lsl	x0, x0, #2
  40badc:	add	x0, x1, x0
  40bae0:	mov	w1, w2
  40bae4:	str	w1, [x0]
  40bae8:	ldr	w0, [sp, #152]
  40baec:	add	w0, w0, #0x1
  40baf0:	str	w0, [sp, #152]
  40baf4:	ldr	w1, [sp, #152]
  40baf8:	ldr	w0, [sp, #140]
  40bafc:	cmp	w1, w0
  40bb00:	b.cc	40ba00 <ferror@plt+0x9cd0>  // b.lo, b.ul, b.last
  40bb04:	b	40bb60 <ferror@plt+0x9e30>
  40bb08:	ldr	w0, [sp, #160]
  40bb0c:	add	w0, w0, #0x1
  40bb10:	str	w0, [sp, #160]
  40bb14:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bb18:	add	x0, x0, #0x5a0
  40bb1c:	ldr	w0, [x0]
  40bb20:	and	w0, w0, #0x40
  40bb24:	cmp	w0, #0x0
  40bb28:	b.eq	40bb50 <ferror@plt+0x9e20>  // b.none
  40bb2c:	ldr	x0, [sp, #96]
  40bb30:	ldr	x1, [sp, #88]
  40bb34:	ldr	x2, [sp, #104]
  40bb38:	mov	x3, x2
  40bb3c:	mov	x2, x1
  40bb40:	mov	x1, x0
  40bb44:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bb48:	add	x0, x0, #0x9b8
  40bb4c:	bl	401cb0 <printf@plt>
  40bb50:	ldr	x0, [sp, #96]
  40bb54:	ldr	x1, [sp, #88]
  40bb58:	ldr	x2, [sp, #104]
  40bb5c:	bl	4034a0 <ferror@plt+0x1770>
  40bb60:	add	x2, sp, #0x68
  40bb64:	add	x1, sp, #0x58
  40bb68:	add	x0, sp, #0x60
  40bb6c:	mov	x3, x2
  40bb70:	mov	x2, x1
  40bb74:	mov	x1, x0
  40bb78:	ldr	x0, [sp, #168]
  40bb7c:	bl	40af98 <ferror@plt+0x9268>
  40bb80:	cmp	w0, #0x0
  40bb84:	b.eq	40bb08 <ferror@plt+0x9dd8>  // b.none
  40bb88:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bb8c:	add	x0, x0, #0x598
  40bb90:	ldr	x0, [x0]
  40bb94:	cmp	x0, #0x0
  40bb98:	b.ne	40bc5c <ferror@plt+0x9f2c>  // b.any
  40bb9c:	bl	40d4f4 <ferror@plt+0xb7c4>
  40bba0:	sxtw	x1, w0
  40bba4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bba8:	add	x0, x0, #0x598
  40bbac:	str	x1, [x0]
  40bbb0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bbb4:	add	x0, x0, #0x598
  40bbb8:	ldr	x0, [x0]
  40bbbc:	cmp	x0, #0x0
  40bbc0:	b.ne	40bc5c <ferror@plt+0x9f2c>  // b.any
  40bbc4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bbc8:	add	x0, x0, #0x598
  40bbcc:	mov	x1, #0x1                   	// #1
  40bbd0:	str	x1, [x0]
  40bbd4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40bbd8:	add	x0, x0, #0x8f8
  40bbdc:	ldr	x19, [x0]
  40bbe0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bbe4:	add	x1, x0, #0x9f0
  40bbe8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bbec:	add	x0, x0, #0x7b8
  40bbf0:	bl	401bc0 <dgettext@plt>
  40bbf4:	mov	x1, x0
  40bbf8:	mov	x0, x19
  40bbfc:	bl	401d10 <fprintf@plt>
  40bc00:	b	40bc5c <ferror@plt+0x9f2c>
  40bc04:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40bc08:	add	x0, x0, #0x8f8
  40bc0c:	ldr	x19, [x0]
  40bc10:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bc14:	add	x1, x0, #0xa10
  40bc18:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bc1c:	add	x0, x0, #0x7b8
  40bc20:	bl	401bc0 <dgettext@plt>
  40bc24:	mov	x4, x0
  40bc28:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bc2c:	add	x0, x0, #0xa90
  40bc30:	ldr	x1, [x0]
  40bc34:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bc38:	add	x0, x0, #0x5c4
  40bc3c:	ldr	w0, [x0]
  40bc40:	mov	w3, w0
  40bc44:	mov	x2, x1
  40bc48:	mov	x1, x4
  40bc4c:	mov	x0, x19
  40bc50:	bl	401d10 <fprintf@plt>
  40bc54:	mov	w0, #0x1                   	// #1
  40bc58:	bl	40d4e0 <ferror@plt+0xb7b0>
  40bc5c:	nop
  40bc60:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40bc64:	add	x0, x0, #0x918
  40bc68:	ldr	x0, [x0]
  40bc6c:	ldr	x1, [sp, #168]
  40bc70:	cmp	x1, x0
  40bc74:	b.eq	40bc80 <ferror@plt+0x9f50>  // b.none
  40bc78:	ldr	x0, [sp, #168]
  40bc7c:	bl	4019c0 <fclose@plt>
  40bc80:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bc84:	add	x0, x0, #0x5a4
  40bc88:	ldr	w0, [x0]
  40bc8c:	and	w0, w0, #0x20
  40bc90:	cmp	w0, #0x0
  40bc94:	b.eq	40bd98 <ferror@plt+0xa068>  // b.none
  40bc98:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bc9c:	add	x1, x0, #0xa40
  40bca0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bca4:	add	x0, x0, #0x7b8
  40bca8:	bl	401bc0 <dgettext@plt>
  40bcac:	mov	x3, x0
  40bcb0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bcb4:	add	x0, x0, #0x594
  40bcb8:	ldr	w0, [x0]
  40bcbc:	mov	w2, w0
  40bcc0:	ldr	x1, [sp, #40]
  40bcc4:	mov	x0, x3
  40bcc8:	bl	401cb0 <printf@plt>
  40bccc:	ldr	w0, [sp, #164]
  40bcd0:	cmp	w0, #0x1
  40bcd4:	b.ne	40bcf0 <ferror@plt+0x9fc0>  // b.any
  40bcd8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bcdc:	add	x1, x0, #0xa68
  40bce0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bce4:	add	x0, x0, #0x7b8
  40bce8:	bl	401bc0 <dgettext@plt>
  40bcec:	b	40bd04 <ferror@plt+0x9fd4>
  40bcf0:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bcf4:	add	x1, x0, #0xa80
  40bcf8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bcfc:	add	x0, x0, #0x7b8
  40bd00:	bl	401bc0 <dgettext@plt>
  40bd04:	ldr	w1, [sp, #164]
  40bd08:	bl	401cb0 <printf@plt>
  40bd0c:	ldr	w0, [sp, #160]
  40bd10:	cmp	w0, #0x1
  40bd14:	b.ne	40bd30 <ferror@plt+0xa000>  // b.any
  40bd18:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bd1c:	add	x1, x0, #0xa98
  40bd20:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bd24:	add	x0, x0, #0x7b8
  40bd28:	bl	401bc0 <dgettext@plt>
  40bd2c:	b	40bd44 <ferror@plt+0xa014>
  40bd30:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bd34:	add	x1, x0, #0xab0
  40bd38:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bd3c:	add	x0, x0, #0x7b8
  40bd40:	bl	401bc0 <dgettext@plt>
  40bd44:	ldr	w1, [sp, #160]
  40bd48:	bl	401cb0 <printf@plt>
  40bd4c:	ldr	w0, [sp, #156]
  40bd50:	cmp	w0, #0x1
  40bd54:	b.ne	40bd70 <ferror@plt+0xa040>  // b.any
  40bd58:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bd5c:	add	x1, x0, #0xac8
  40bd60:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bd64:	add	x0, x0, #0x7b8
  40bd68:	bl	401bc0 <dgettext@plt>
  40bd6c:	b	40bd84 <ferror@plt+0xa054>
  40bd70:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bd74:	add	x1, x0, #0xae8
  40bd78:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bd7c:	add	x0, x0, #0x7b8
  40bd80:	bl	401bc0 <dgettext@plt>
  40bd84:	ldr	w1, [sp, #156]
  40bd88:	bl	401cb0 <printf@plt>
  40bd8c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40bd90:	add	x0, x0, #0x278
  40bd94:	str	wzr, [x0]
  40bd98:	nop
  40bd9c:	ldr	x19, [sp, #16]
  40bda0:	ldp	x29, x30, [sp], #176
  40bda4:	ret
  40bda8:	stp	x29, x30, [sp, #-144]!
  40bdac:	mov	x29, sp
  40bdb0:	str	x19, [sp, #16]
  40bdb4:	str	x0, [sp, #40]
  40bdb8:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40bdbc:	add	x1, x0, #0xb08
  40bdc0:	ldr	x0, [sp, #40]
  40bdc4:	bl	4019e0 <fopen@plt>
  40bdc8:	str	x0, [sp, #104]
  40bdcc:	ldr	x0, [sp, #104]
  40bdd0:	cmp	x0, #0x0
  40bdd4:	b.ne	40bde8 <ferror@plt+0xa0b8>  // b.any
  40bdd8:	ldr	x0, [sp, #40]
  40bddc:	bl	401930 <perror@plt>
  40bde0:	mov	w0, #0x1                   	// #1
  40bde4:	bl	40d4e0 <ferror@plt+0xb7b0>
  40bde8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bdec:	add	x0, x0, #0x5c4
  40bdf0:	ldr	w0, [x0]
  40bdf4:	cmp	w0, #0x0
  40bdf8:	b.eq	40be10 <ferror@plt+0xa0e0>  // b.none
  40bdfc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40be00:	add	x0, x0, #0x5c4
  40be04:	ldr	w0, [x0]
  40be08:	cmp	w0, #0x1
  40be0c:	b.ne	40beec <ferror@plt+0xa1bc>  // b.any
  40be10:	add	x3, sp, #0x50
  40be14:	mov	x2, #0x4                   	// #4
  40be18:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40be1c:	add	x1, x0, #0x7f8
  40be20:	mov	x0, x3
  40be24:	bl	4018c0 <memcpy@plt>
  40be28:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40be2c:	add	x0, x0, #0xa58
  40be30:	ldr	x0, [x0]
  40be34:	ldr	x0, [x0, #8]
  40be38:	ldr	x2, [x0, #72]
  40be3c:	add	x0, sp, #0x50
  40be40:	add	x0, x0, #0x4
  40be44:	mov	x1, x0
  40be48:	mov	x0, #0x1                   	// #1
  40be4c:	blr	x2
  40be50:	add	x0, sp, #0x50
  40be54:	ldr	x3, [sp, #104]
  40be58:	mov	x2, #0x1                   	// #1
  40be5c:	mov	x1, #0x14                  	// #20
  40be60:	bl	401c10 <fwrite@plt>
  40be64:	cmp	x0, #0x1
  40be68:	b.eq	40be7c <ferror@plt+0xa14c>  // b.none
  40be6c:	ldr	x0, [sp, #40]
  40be70:	bl	401930 <perror@plt>
  40be74:	mov	w0, #0x1                   	// #1
  40be78:	bl	40d4e0 <ferror@plt+0xb7b0>
  40be7c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40be80:	add	x0, x0, #0x590
  40be84:	ldr	w0, [x0]
  40be88:	and	w0, w0, #0x1
  40be8c:	cmp	w0, #0x0
  40be90:	b.eq	40bea0 <ferror@plt+0xa170>  // b.none
  40be94:	ldr	x1, [sp, #40]
  40be98:	ldr	x0, [sp, #104]
  40be9c:	bl	40dc58 <ferror@plt+0xbf28>
  40bea0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bea4:	add	x0, x0, #0x590
  40bea8:	ldr	w0, [x0]
  40beac:	and	w0, w0, #0x2
  40beb0:	cmp	w0, #0x0
  40beb4:	b.eq	40bec4 <ferror@plt+0xa194>  // b.none
  40beb8:	ldr	x1, [sp, #40]
  40bebc:	ldr	x0, [sp, #104]
  40bec0:	bl	403730 <ferror@plt+0x1a00>
  40bec4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bec8:	add	x0, x0, #0x590
  40becc:	ldr	w0, [x0]
  40bed0:	and	w0, w0, #0x4
  40bed4:	cmp	w0, #0x0
  40bed8:	b.eq	40c2f8 <ferror@plt+0xa5c8>  // b.none
  40bedc:	ldr	x1, [sp, #40]
  40bee0:	ldr	x0, [sp, #104]
  40bee4:	bl	40238c <ferror@plt+0x65c>
  40bee8:	b	40c2f8 <ferror@plt+0xa5c8>
  40beec:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bef0:	add	x0, x0, #0x5c4
  40bef4:	ldr	w0, [x0]
  40bef8:	cmp	w0, #0x2
  40befc:	b.eq	40bf14 <ferror@plt+0xa1e4>  // b.none
  40bf00:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bf04:	add	x0, x0, #0x5c4
  40bf08:	ldr	w0, [x0]
  40bf0c:	cmp	w0, #0x3
  40bf10:	b.ne	40c2a0 <ferror@plt+0xa570>  // b.any
  40bf14:	add	x0, sp, #0x38
  40bf18:	mov	x2, #0xc                   	// #12
  40bf1c:	mov	w1, #0x0                   	// #0
  40bf20:	bl	401a80 <memset@plt>
  40bf24:	str	wzr, [sp, #136]
  40bf28:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bf2c:	add	x0, x0, #0x5c4
  40bf30:	ldr	w0, [x0]
  40bf34:	cmp	w0, #0x3
  40bf38:	b.eq	40bf58 <ferror@plt+0xa228>  // b.none
  40bf3c:	bl	40d4f4 <ferror@plt+0xb7c4>
  40bf40:	sxtw	x1, w0
  40bf44:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bf48:	add	x0, x0, #0x598
  40bf4c:	ldr	x0, [x0]
  40bf50:	cmp	x1, x0
  40bf54:	b.eq	40bf94 <ferror@plt+0xa264>  // b.none
  40bf58:	mov	w0, #0xc                   	// #12
  40bf5c:	str	w0, [sp, #132]
  40bf60:	bl	40aac4 <ferror@plt+0x8d94>
  40bf64:	cmp	w0, #0x0
  40bf68:	b.eq	40bf78 <ferror@plt+0xa248>  // b.none
  40bf6c:	cmp	w0, #0x1
  40bf70:	b.eq	40bf84 <ferror@plt+0xa254>  // b.none
  40bf74:	b	40bfc8 <ferror@plt+0xa298>
  40bf78:	mov	w0, #0x20                  	// #32
  40bf7c:	str	w0, [sp, #136]
  40bf80:	b	40bf90 <ferror@plt+0xa260>
  40bf84:	mov	w0, #0x28                  	// #40
  40bf88:	str	w0, [sp, #136]
  40bf8c:	nop
  40bf90:	b	40bfc8 <ferror@plt+0xa298>
  40bf94:	str	wzr, [sp, #132]
  40bf98:	bl	40aac4 <ferror@plt+0x8d94>
  40bf9c:	cmp	w0, #0x0
  40bfa0:	b.eq	40bfb0 <ferror@plt+0xa280>  // b.none
  40bfa4:	cmp	w0, #0x1
  40bfa8:	b.eq	40bfbc <ferror@plt+0xa28c>  // b.none
  40bfac:	b	40bfc8 <ferror@plt+0xa298>
  40bfb0:	mov	w0, #0xc                   	// #12
  40bfb4:	str	w0, [sp, #136]
  40bfb8:	b	40bfc8 <ferror@plt+0xa298>
  40bfbc:	mov	w0, #0x14                  	// #20
  40bfc0:	str	w0, [sp, #136]
  40bfc4:	nop
  40bfc8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bfcc:	add	x0, x0, #0xa98
  40bfd0:	ldr	x0, [x0]
  40bfd4:	ldr	x0, [x0]
  40bfd8:	mov	x1, x0
  40bfdc:	ldr	x0, [sp, #104]
  40bfe0:	bl	40ae80 <ferror@plt+0x9150>
  40bfe4:	cmp	w0, #0x0
  40bfe8:	b.ne	40c040 <ferror@plt+0xa310>  // b.any
  40bfec:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40bff0:	add	x0, x0, #0xa98
  40bff4:	ldr	x0, [x0]
  40bff8:	ldr	x0, [x0, #8]
  40bffc:	mov	x1, x0
  40c000:	ldr	x0, [sp, #104]
  40c004:	bl	40ae80 <ferror@plt+0x9150>
  40c008:	cmp	w0, #0x0
  40c00c:	b.ne	40c040 <ferror@plt+0xa310>  // b.any
  40c010:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c014:	add	x0, x0, #0xa98
  40c018:	ldr	x0, [x0]
  40c01c:	ldr	w0, [x0, #16]
  40c020:	lsl	w1, w0, #1
  40c024:	ldr	w0, [sp, #136]
  40c028:	add	w0, w1, w0
  40c02c:	mov	w1, w0
  40c030:	ldr	x0, [sp, #104]
  40c034:	bl	40adbc <ferror@plt+0x908c>
  40c038:	cmp	w0, #0x0
  40c03c:	b.eq	40c050 <ferror@plt+0xa320>  // b.none
  40c040:	ldr	x0, [sp, #40]
  40c044:	bl	401930 <perror@plt>
  40c048:	mov	w0, #0x1                   	// #1
  40c04c:	bl	40d4e0 <ferror@plt+0xb7b0>
  40c050:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c054:	add	x0, x0, #0x5c4
  40c058:	ldr	w0, [x0]
  40c05c:	cmp	w0, #0x3
  40c060:	b.eq	40c080 <ferror@plt+0xa350>  // b.none
  40c064:	bl	40d4f4 <ferror@plt+0xb7c4>
  40c068:	sxtw	x1, w0
  40c06c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c070:	add	x0, x0, #0x598
  40c074:	ldr	x0, [x0]
  40c078:	cmp	x1, x0
  40c07c:	b.eq	40c0c8 <ferror@plt+0xa398>  // b.none
  40c080:	mov	w1, #0x1879                	// #6265
  40c084:	movk	w1, #0x5, lsl #16
  40c088:	ldr	x0, [sp, #104]
  40c08c:	bl	40adbc <ferror@plt+0x908c>
  40c090:	cmp	w0, #0x0
  40c094:	b.ne	40c0b8 <ferror@plt+0xa388>  // b.any
  40c098:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c09c:	add	x0, x0, #0x598
  40c0a0:	ldr	x0, [x0]
  40c0a4:	mov	w1, w0
  40c0a8:	ldr	x0, [sp, #104]
  40c0ac:	bl	40adbc <ferror@plt+0x908c>
  40c0b0:	cmp	w0, #0x0
  40c0b4:	b.eq	40c0c8 <ferror@plt+0xa398>  // b.none
  40c0b8:	ldr	x0, [sp, #40]
  40c0bc:	bl	401930 <perror@plt>
  40c0c0:	mov	w0, #0x1                   	// #1
  40c0c4:	bl	40d4e0 <ferror@plt+0xb7b0>
  40c0c8:	ldr	w0, [sp, #132]
  40c0cc:	cmp	w0, #0x0
  40c0d0:	b.eq	40c10c <ferror@plt+0xa3dc>  // b.none
  40c0d4:	ldr	w1, [sp, #132]
  40c0d8:	add	x0, sp, #0x38
  40c0dc:	ldr	x3, [sp, #104]
  40c0e0:	mov	x2, x1
  40c0e4:	mov	x1, #0x1                   	// #1
  40c0e8:	bl	401c10 <fwrite@plt>
  40c0ec:	mov	x1, x0
  40c0f0:	ldr	w0, [sp, #132]
  40c0f4:	cmp	x1, x0
  40c0f8:	b.eq	40c10c <ferror@plt+0xa3dc>  // b.none
  40c0fc:	ldr	x0, [sp, #40]
  40c100:	bl	401930 <perror@plt>
  40c104:	mov	w0, #0x1                   	// #1
  40c108:	bl	40d4e0 <ferror@plt+0xb7b0>
  40c10c:	str	wzr, [sp, #140]
  40c110:	b	40c18c <ferror@plt+0xa45c>
  40c114:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c118:	add	x0, x0, #0xa58
  40c11c:	ldr	x0, [x0]
  40c120:	ldr	x0, [x0, #8]
  40c124:	ldr	x2, [x0, #96]
  40c128:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c12c:	add	x0, x0, #0xa98
  40c130:	ldr	x0, [x0]
  40c134:	ldr	x1, [x0, #24]
  40c138:	ldr	w0, [sp, #140]
  40c13c:	lsl	x0, x0, #2
  40c140:	add	x0, x1, x0
  40c144:	ldr	w0, [x0]
  40c148:	sxtw	x0, w0
  40c14c:	add	x1, sp, #0x48
  40c150:	blr	x2
  40c154:	add	x0, sp, #0x48
  40c158:	ldr	x3, [sp, #104]
  40c15c:	mov	x2, #0x1                   	// #1
  40c160:	mov	x1, #0x2                   	// #2
  40c164:	bl	401c10 <fwrite@plt>
  40c168:	cmp	x0, #0x1
  40c16c:	b.eq	40c180 <ferror@plt+0xa450>  // b.none
  40c170:	ldr	x0, [sp, #40]
  40c174:	bl	401930 <perror@plt>
  40c178:	mov	w0, #0x1                   	// #1
  40c17c:	bl	40d4e0 <ferror@plt+0xb7b0>
  40c180:	ldr	w0, [sp, #140]
  40c184:	add	w0, w0, #0x1
  40c188:	str	w0, [sp, #140]
  40c18c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c190:	add	x0, x0, #0xa98
  40c194:	ldr	x0, [x0]
  40c198:	ldr	w0, [x0, #16]
  40c19c:	ldr	w1, [sp, #140]
  40c1a0:	cmp	w1, w0
  40c1a4:	b.cc	40c114 <ferror@plt+0xa3e4>  // b.lo, b.ul, b.last
  40c1a8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c1ac:	add	x0, x0, #0xab0
  40c1b0:	ldr	x0, [x0, #8]
  40c1b4:	str	x0, [sp, #112]
  40c1b8:	b	40c27c <ferror@plt+0xa54c>
  40c1bc:	ldr	x0, [sp, #112]
  40c1c0:	ldr	x0, [x0, #336]
  40c1c4:	str	x0, [sp, #120]
  40c1c8:	b	40c264 <ferror@plt+0xa534>
  40c1cc:	ldr	x0, [sp, #120]
  40c1d0:	ldr	x0, [x0]
  40c1d4:	ldr	x1, [x0]
  40c1d8:	ldr	x0, [sp, #120]
  40c1dc:	ldr	x0, [x0, #8]
  40c1e0:	ldr	x2, [x0]
  40c1e4:	ldr	x0, [sp, #120]
  40c1e8:	ldr	x0, [x0, #16]
  40c1ec:	mov	x3, x0
  40c1f0:	ldr	x0, [sp, #104]
  40c1f4:	bl	40b070 <ferror@plt+0x9340>
  40c1f8:	cmp	w0, #0x0
  40c1fc:	b.eq	40c210 <ferror@plt+0xa4e0>  // b.none
  40c200:	ldr	x0, [sp, #40]
  40c204:	bl	401930 <perror@plt>
  40c208:	mov	w0, #0x1                   	// #1
  40c20c:	bl	40d4e0 <ferror@plt+0xb7b0>
  40c210:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c214:	add	x0, x0, #0x5a0
  40c218:	ldr	w0, [x0]
  40c21c:	and	w0, w0, #0x40
  40c220:	cmp	w0, #0x0
  40c224:	b.eq	40c258 <ferror@plt+0xa528>  // b.none
  40c228:	ldr	x0, [sp, #120]
  40c22c:	ldr	x0, [x0]
  40c230:	ldr	x1, [x0]
  40c234:	ldr	x0, [sp, #120]
  40c238:	ldr	x0, [x0, #8]
  40c23c:	ldr	x2, [x0]
  40c240:	ldr	x0, [sp, #120]
  40c244:	ldr	x0, [x0, #16]
  40c248:	mov	x3, x0
  40c24c:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40c250:	add	x0, x0, #0xb10
  40c254:	bl	401cb0 <printf@plt>
  40c258:	ldr	x0, [sp, #120]
  40c25c:	ldr	x0, [x0, #48]
  40c260:	str	x0, [sp, #120]
  40c264:	ldr	x0, [sp, #120]
  40c268:	cmp	x0, #0x0
  40c26c:	b.ne	40c1cc <ferror@plt+0xa49c>  // b.any
  40c270:	ldr	x0, [sp, #112]
  40c274:	add	x0, x0, #0x158
  40c278:	str	x0, [sp, #112]
  40c27c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c280:	add	x0, x0, #0xab0
  40c284:	ldr	x0, [x0, #16]
  40c288:	ldr	x1, [sp, #112]
  40c28c:	cmp	x1, x0
  40c290:	b.cc	40c1bc <ferror@plt+0xa48c>  // b.lo, b.ul, b.last
  40c294:	ldr	x0, [sp, #104]
  40c298:	bl	4019c0 <fclose@plt>
  40c29c:	b	40c2f8 <ferror@plt+0xa5c8>
  40c2a0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c2a4:	add	x0, x0, #0x8f8
  40c2a8:	ldr	x19, [x0]
  40c2ac:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40c2b0:	add	x1, x0, #0xa10
  40c2b4:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40c2b8:	add	x0, x0, #0x7b8
  40c2bc:	bl	401bc0 <dgettext@plt>
  40c2c0:	mov	x4, x0
  40c2c4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c2c8:	add	x0, x0, #0xa90
  40c2cc:	ldr	x1, [x0]
  40c2d0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c2d4:	add	x0, x0, #0x5c4
  40c2d8:	ldr	w0, [x0]
  40c2dc:	mov	w3, w0
  40c2e0:	mov	x2, x1
  40c2e4:	mov	x1, x4
  40c2e8:	mov	x0, x19
  40c2ec:	bl	401d10 <fprintf@plt>
  40c2f0:	mov	w0, #0x1                   	// #1
  40c2f4:	bl	40d4e0 <ferror@plt+0xb7b0>
  40c2f8:	nop
  40c2fc:	ldr	x19, [sp, #16]
  40c300:	ldp	x29, x30, [sp], #144
  40c304:	ret
  40c308:	stp	x29, x30, [sp, #-32]!
  40c30c:	mov	x29, sp
  40c310:	str	x0, [sp, #24]
  40c314:	str	w1, [sp, #20]
  40c318:	adrp	x0, 415000 <ferror@plt+0x132d0>
  40c31c:	add	x1, x0, #0xdf0
  40c320:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40c324:	add	x0, x0, #0xf8
  40c328:	bl	401bc0 <dgettext@plt>
  40c32c:	mov	x1, x0
  40c330:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c334:	add	x0, x0, #0xa90
  40c338:	ldr	x0, [x0]
  40c33c:	mov	x2, x0
  40c340:	ldr	x0, [sp, #24]
  40c344:	bl	401d10 <fprintf@plt>
  40c348:	mov	w0, #0x3c                  	// #60
  40c34c:	cmp	w0, #0x0
  40c350:	b.eq	40c388 <ferror@plt+0xa658>  // b.none
  40c354:	ldr	w0, [sp, #20]
  40c358:	cmp	w0, #0x0
  40c35c:	b.ne	40c388 <ferror@plt+0xa658>  // b.any
  40c360:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40c364:	add	x1, x0, #0x100
  40c368:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40c36c:	add	x0, x0, #0xf8
  40c370:	bl	401bc0 <dgettext@plt>
  40c374:	mov	x1, x0
  40c378:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40c37c:	add	x2, x0, #0x118
  40c380:	ldr	x0, [sp, #24]
  40c384:	bl	401d10 <fprintf@plt>
  40c388:	ldr	w0, [sp, #20]
  40c38c:	bl	40d4e0 <ferror@plt+0xb7b0>
  40c390:	stp	x29, x30, [sp, #-96]!
  40c394:	mov	x29, sp
  40c398:	str	x19, [sp, #16]
  40c39c:	str	w0, [sp, #44]
  40c3a0:	str	x1, [sp, #32]
  40c3a4:	str	xzr, [sp, #80]
  40c3a8:	str	wzr, [sp, #76]
  40c3ac:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40c3b0:	add	x1, x0, #0x140
  40c3b4:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40c3b8:	add	x0, x0, #0xf8
  40c3bc:	bl	401a30 <bindtextdomain@plt>
  40c3c0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40c3c4:	add	x0, x0, #0xf8
  40c3c8:	bl	401b80 <textdomain@plt>
  40c3cc:	ldr	x0, [sp, #32]
  40c3d0:	ldr	x1, [x0]
  40c3d4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c3d8:	add	x0, x0, #0xa90
  40c3dc:	str	x1, [x0]
  40c3e0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c3e4:	add	x0, x0, #0xa90
  40c3e8:	ldr	x0, [x0]
  40c3ec:	bl	401aa0 <xmalloc_set_program_name@plt>
  40c3f0:	add	x1, sp, #0x20
  40c3f4:	add	x0, sp, #0x2c
  40c3f8:	bl	4142f8 <ferror@plt+0x125c8>
  40c3fc:	b	40ce68 <ferror@plt+0xb138>
  40c400:	ldr	w0, [sp, #72]
  40c404:	sub	w0, w0, #0x41
  40c408:	cmp	w0, #0x57
  40c40c:	b.hi	40ce54 <ferror@plt+0xb124>  // b.pmore
  40c410:	adrp	x1, 416000 <ferror@plt+0x142d0>
  40c414:	add	x1, x1, #0x3f0
  40c418:	ldr	w0, [x1, w0, uxtw #2]
  40c41c:	adr	x1, 40c428 <ferror@plt+0xa6f8>
  40c420:	add	x0, x1, w0, sxtw #2
  40c424:	br	x0
  40c428:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c42c:	add	x0, x0, #0x5b0
  40c430:	mov	w1, #0x1                   	// #1
  40c434:	str	w1, [x0]
  40c438:	b	40ce68 <ferror@plt+0xb138>
  40c43c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c440:	add	x0, x0, #0x900
  40c444:	ldr	x0, [x0]
  40c448:	cmp	x0, #0x0
  40c44c:	b.eq	40c464 <ferror@plt+0xa734>  // b.none
  40c450:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c454:	add	x0, x0, #0x900
  40c458:	ldr	x0, [x0]
  40c45c:	mov	w1, #0x8                   	// #8
  40c460:	bl	4104a4 <ferror@plt+0xe774>
  40c464:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c468:	add	x0, x0, #0x5a4
  40c46c:	ldr	w0, [x0]
  40c470:	orr	w1, w0, #0x10
  40c474:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c478:	add	x0, x0, #0x5a4
  40c47c:	str	w1, [x0]
  40c480:	ldr	w0, [sp, #76]
  40c484:	orr	w0, w0, #0x10
  40c488:	str	w0, [sp, #76]
  40c48c:	b	40ce68 <ferror@plt+0xb138>
  40c490:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c494:	add	x0, x0, #0x274
  40c498:	str	wzr, [x0]
  40c49c:	b	40ce68 <ferror@plt+0xb138>
  40c4a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c4a4:	add	x0, x0, #0x5a4
  40c4a8:	ldr	w0, [x0]
  40c4ac:	orr	w1, w0, #0x2
  40c4b0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c4b4:	add	x0, x0, #0x5a4
  40c4b8:	str	w1, [x0]
  40c4bc:	ldr	w0, [sp, #76]
  40c4c0:	orr	w0, w0, #0x2
  40c4c4:	str	w0, [sp, #76]
  40c4c8:	b	40ce68 <ferror@plt+0xb138>
  40c4cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c4d0:	add	x0, x0, #0x5ac
  40c4d4:	mov	w1, #0x1                   	// #1
  40c4d8:	str	w1, [x0]
  40c4dc:	b	40ce68 <ferror@plt+0xb138>
  40c4e0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c4e4:	add	x0, x0, #0x900
  40c4e8:	ldr	x0, [x0]
  40c4ec:	cmp	x0, #0x0
  40c4f0:	b.eq	40c508 <ferror@plt+0xa7d8>  // b.none
  40c4f4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c4f8:	add	x0, x0, #0x900
  40c4fc:	ldr	x0, [x0]
  40c500:	mov	w1, #0xa                   	// #10
  40c504:	bl	4104a4 <ferror@plt+0xe774>
  40c508:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c50c:	add	x0, x0, #0x5a4
  40c510:	ldr	w0, [x0]
  40c514:	orr	w1, w0, #0x8
  40c518:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c51c:	add	x0, x0, #0x5a4
  40c520:	str	w1, [x0]
  40c524:	ldr	w0, [sp, #76]
  40c528:	orr	w0, w0, #0x8
  40c52c:	str	w0, [sp, #76]
  40c530:	b	40ce68 <ferror@plt+0xb138>
  40c534:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c538:	add	x0, x0, #0x900
  40c53c:	ldr	x0, [x0]
  40c540:	cmp	x0, #0x0
  40c544:	b.eq	40c598 <ferror@plt+0xa868>  // b.none
  40c548:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c54c:	add	x0, x0, #0x900
  40c550:	ldr	x0, [x0]
  40c554:	bl	4019d0 <atoi@plt>
  40c558:	mov	w1, w0
  40c55c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c560:	add	x0, x0, #0x5a0
  40c564:	ldr	w0, [x0]
  40c568:	orr	w1, w1, w0
  40c56c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c570:	add	x0, x0, #0x5a0
  40c574:	str	w1, [x0]
  40c578:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c57c:	add	x0, x0, #0x5a0
  40c580:	ldr	w0, [x0]
  40c584:	orr	w1, w0, #0x1
  40c588:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c58c:	add	x0, x0, #0x5a0
  40c590:	str	w1, [x0]
  40c594:	b	40c5a8 <ferror@plt+0xa878>
  40c598:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c59c:	add	x0, x0, #0x5a0
  40c5a0:	mov	w1, #0xffffffff            	// #-1
  40c5a4:	str	w1, [x0]
  40c5a8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c5ac:	add	x0, x0, #0x5a0
  40c5b0:	ldr	w0, [x0]
  40c5b4:	and	w0, w0, #0x1
  40c5b8:	cmp	w0, #0x0
  40c5bc:	b.eq	40ce68 <ferror@plt+0xb138>  // b.none
  40c5c0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c5c4:	add	x0, x0, #0x5a0
  40c5c8:	ldr	w0, [x0]
  40c5cc:	mov	w1, w0
  40c5d0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40c5d4:	add	x0, x0, #0x158
  40c5d8:	bl	401cb0 <printf@plt>
  40c5dc:	b	40ce68 <ferror@plt+0xb138>
  40c5e0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c5e4:	add	x0, x0, #0x5bc
  40c5e8:	mov	w1, #0x1                   	// #1
  40c5ec:	str	w1, [x0]
  40c5f0:	b	40ce68 <ferror@plt+0xb138>
  40c5f4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c5f8:	add	x0, x0, #0x900
  40c5fc:	ldr	x0, [x0]
  40c600:	mov	w1, #0x7                   	// #7
  40c604:	bl	4104a4 <ferror@plt+0xe774>
  40c608:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c60c:	add	x0, x0, #0x900
  40c610:	ldr	x0, [x0]
  40c614:	mov	w1, #0x1                   	// #1
  40c618:	bl	4104a4 <ferror@plt+0xe774>
  40c61c:	b	40ce68 <ferror@plt+0xb138>
  40c620:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c624:	add	x0, x0, #0x900
  40c628:	ldr	x0, [x0]
  40c62c:	mov	w1, #0x6                   	// #6
  40c630:	bl	4104a4 <ferror@plt+0xe774>
  40c634:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c638:	add	x0, x0, #0x900
  40c63c:	ldr	x0, [x0]
  40c640:	mov	w1, #0x0                   	// #0
  40c644:	bl	4104a4 <ferror@plt+0xe774>
  40c648:	b	40ce68 <ferror@plt+0xb138>
  40c64c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c650:	add	x0, x0, #0x900
  40c654:	ldr	x0, [x0]
  40c658:	mov	w1, #0x5                   	// #5
  40c65c:	bl	4104a4 <ferror@plt+0xe774>
  40c660:	b	40ce68 <ferror@plt+0xb138>
  40c664:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c668:	add	x0, x0, #0x900
  40c66c:	ldr	x0, [x0]
  40c670:	mov	w1, #0x4                   	// #4
  40c674:	bl	4104a4 <ferror@plt+0xe774>
  40c678:	b	40ce68 <ferror@plt+0xb138>
  40c67c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c680:	add	x0, x0, #0x910
  40c684:	ldr	x0, [x0]
  40c688:	mov	w1, #0x0                   	// #0
  40c68c:	bl	40c308 <ferror@plt+0xa5d8>
  40c690:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c694:	add	x0, x0, #0x5a4
  40c698:	ldr	w0, [x0]
  40c69c:	orr	w1, w0, #0x20
  40c6a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c6a4:	add	x0, x0, #0x5a4
  40c6a8:	str	w1, [x0]
  40c6ac:	ldr	w0, [sp, #76]
  40c6b0:	orr	w0, w0, #0x20
  40c6b4:	str	w0, [sp, #76]
  40c6b8:	b	40ce68 <ferror@plt+0xb138>
  40c6bc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c6c0:	add	x0, x0, #0x900
  40c6c4:	ldr	x0, [x0]
  40c6c8:	mov	x1, x0
  40c6cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c6d0:	add	x0, x0, #0x5e8
  40c6d4:	bl	40f794 <ferror@plt+0xda64>
  40c6d8:	b	40ce68 <ferror@plt+0xb138>
  40c6dc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c6e0:	add	x0, x0, #0x900
  40c6e4:	ldr	x0, [x0]
  40c6e8:	cmp	x0, #0x0
  40c6ec:	b.eq	40c724 <ferror@plt+0xa9f4>  // b.none
  40c6f0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c6f4:	add	x0, x0, #0x900
  40c6f8:	ldr	x0, [x0]
  40c6fc:	mov	w1, #0x9                   	// #9
  40c700:	bl	4104a4 <ferror@plt+0xe774>
  40c704:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c708:	add	x0, x0, #0x5a4
  40c70c:	ldr	w0, [x0]
  40c710:	orr	w1, w0, #0x10
  40c714:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c718:	add	x0, x0, #0x5a4
  40c71c:	str	w1, [x0]
  40c720:	b	40c740 <ferror@plt+0xaa10>
  40c724:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c728:	add	x0, x0, #0x5a4
  40c72c:	ldr	w0, [x0]
  40c730:	and	w1, w0, #0xffffffef
  40c734:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c738:	add	x0, x0, #0x5a4
  40c73c:	str	w1, [x0]
  40c740:	ldr	w0, [sp, #76]
  40c744:	orr	w0, w0, #0x10
  40c748:	str	w0, [sp, #76]
  40c74c:	b	40ce68 <ferror@plt+0xb138>
  40c750:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c754:	add	x0, x0, #0x900
  40c758:	ldr	x0, [x0]
  40c75c:	mov	w1, #0x3                   	// #3
  40c760:	bl	4104a4 <ferror@plt+0xe774>
  40c764:	b	40ce68 <ferror@plt+0xb138>
  40c768:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c76c:	add	x0, x0, #0x5b4
  40c770:	mov	w1, #0x1                   	// #1
  40c774:	str	w1, [x0]
  40c778:	b	40ce68 <ferror@plt+0xb138>
  40c77c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c780:	add	x0, x0, #0x5b8
  40c784:	mov	w1, #0x1                   	// #1
  40c788:	str	w1, [x0]
  40c78c:	b	40ce68 <ferror@plt+0xb138>
  40c790:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c794:	add	x0, x0, #0x900
  40c798:	ldr	x0, [x0]
  40c79c:	mov	w2, #0xa                   	// #10
  40c7a0:	mov	x1, #0x0                   	// #0
  40c7a4:	bl	4018f0 <strtoul@plt>
  40c7a8:	mov	x1, x0
  40c7ac:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c7b0:	add	x0, x0, #0x250
  40c7b4:	str	x1, [x0]
  40c7b8:	b	40ce68 <ferror@plt+0xb138>
  40c7bc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c7c0:	add	x0, x0, #0x900
  40c7c4:	ldr	x0, [x0]
  40c7c8:	mov	w1, #0x6                   	// #6
  40c7cc:	bl	4104a4 <ferror@plt+0xe774>
  40c7d0:	b	40ce68 <ferror@plt+0xb138>
  40c7d4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c7d8:	add	x0, x0, #0x900
  40c7dc:	ldr	x0, [x0]
  40c7e0:	mov	w1, #0x7                   	// #7
  40c7e4:	bl	4104a4 <ferror@plt+0xe774>
  40c7e8:	b	40ce68 <ferror@plt+0xb138>
  40c7ec:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c7f0:	add	x0, x0, #0x900
  40c7f4:	ldr	x0, [x0]
  40c7f8:	ldrb	w0, [x0]
  40c7fc:	cmp	w0, #0x70
  40c800:	b.eq	40c888 <ferror@plt+0xab58>  // b.none
  40c804:	cmp	w0, #0x70
  40c808:	b.gt	40c89c <ferror@plt+0xab6c>
  40c80c:	cmp	w0, #0x6d
  40c810:	b.eq	40c84c <ferror@plt+0xab1c>  // b.none
  40c814:	cmp	w0, #0x6d
  40c818:	b.gt	40c89c <ferror@plt+0xab6c>
  40c81c:	cmp	w0, #0x62
  40c820:	b.eq	40c860 <ferror@plt+0xab30>  // b.none
  40c824:	cmp	w0, #0x62
  40c828:	b.gt	40c89c <ferror@plt+0xab6c>
  40c82c:	cmp	w0, #0x34
  40c830:	b.eq	40c874 <ferror@plt+0xab44>  // b.none
  40c834:	cmp	w0, #0x61
  40c838:	b.ne	40c89c <ferror@plt+0xab6c>  // b.any
  40c83c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c840:	add	x0, x0, #0x5c4
  40c844:	str	wzr, [x0]
  40c848:	b	40c8f4 <ferror@plt+0xabc4>
  40c84c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c850:	add	x0, x0, #0x5c4
  40c854:	mov	w1, #0x1                   	// #1
  40c858:	str	w1, [x0]
  40c85c:	b	40c8f4 <ferror@plt+0xabc4>
  40c860:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c864:	add	x0, x0, #0x5c4
  40c868:	mov	w1, #0x2                   	// #2
  40c86c:	str	w1, [x0]
  40c870:	b	40c8f4 <ferror@plt+0xabc4>
  40c874:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c878:	add	x0, x0, #0x5c4
  40c87c:	mov	w1, #0x3                   	// #3
  40c880:	str	w1, [x0]
  40c884:	b	40c8f4 <ferror@plt+0xabc4>
  40c888:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c88c:	add	x0, x0, #0x5c4
  40c890:	mov	w1, #0x4                   	// #4
  40c894:	str	w1, [x0]
  40c898:	b	40c8f4 <ferror@plt+0xabc4>
  40c89c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c8a0:	add	x0, x0, #0x8f8
  40c8a4:	ldr	x19, [x0]
  40c8a8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40c8ac:	add	x1, x0, #0x178
  40c8b0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40c8b4:	add	x0, x0, #0xf8
  40c8b8:	bl	401bc0 <dgettext@plt>
  40c8bc:	mov	x4, x0
  40c8c0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c8c4:	add	x0, x0, #0x900
  40c8c8:	ldr	x1, [x0]
  40c8cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c8d0:	add	x0, x0, #0xa90
  40c8d4:	ldr	x0, [x0]
  40c8d8:	mov	x3, x0
  40c8dc:	mov	x2, x1
  40c8e0:	mov	x1, x4
  40c8e4:	mov	x0, x19
  40c8e8:	bl	401d10 <fprintf@plt>
  40c8ec:	mov	w0, #0x1                   	// #1
  40c8f0:	bl	40d4e0 <ferror@plt+0xb7b0>
  40c8f4:	b	40ce68 <ferror@plt+0xb138>
  40c8f8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c8fc:	add	x0, x0, #0x900
  40c900:	ldr	x0, [x0]
  40c904:	cmp	x0, #0x0
  40c908:	b.eq	40c920 <ferror@plt+0xabf0>  // b.none
  40c90c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c910:	add	x0, x0, #0x900
  40c914:	ldr	x0, [x0]
  40c918:	mov	w1, #0x4                   	// #4
  40c91c:	bl	4104a4 <ferror@plt+0xe774>
  40c920:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c924:	add	x0, x0, #0x5a4
  40c928:	ldr	w0, [x0]
  40c92c:	orr	w1, w0, #0x1
  40c930:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c934:	add	x0, x0, #0x5a4
  40c938:	str	w1, [x0]
  40c93c:	ldr	w0, [sp, #76]
  40c940:	orr	w0, w0, #0x1
  40c944:	str	w0, [sp, #76]
  40c948:	b	40ce68 <ferror@plt+0xb138>
  40c94c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c950:	add	x0, x0, #0x900
  40c954:	ldr	x0, [x0]
  40c958:	cmp	x0, #0x0
  40c95c:	b.eq	40c994 <ferror@plt+0xac64>  // b.none
  40c960:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c964:	add	x0, x0, #0x900
  40c968:	ldr	x0, [x0]
  40c96c:	mov	w1, #0x5                   	// #5
  40c970:	bl	4104a4 <ferror@plt+0xe774>
  40c974:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c978:	add	x0, x0, #0x5a4
  40c97c:	ldr	w0, [x0]
  40c980:	orr	w1, w0, #0x1
  40c984:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c988:	add	x0, x0, #0x5a4
  40c98c:	str	w1, [x0]
  40c990:	b	40c9b0 <ferror@plt+0xac80>
  40c994:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c998:	add	x0, x0, #0x5a4
  40c99c:	ldr	w0, [x0]
  40c9a0:	and	w1, w0, #0xfffffffe
  40c9a4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40c9a8:	add	x0, x0, #0x5a4
  40c9ac:	str	w1, [x0]
  40c9b0:	ldr	w0, [sp, #76]
  40c9b4:	orr	w0, w0, #0x1
  40c9b8:	str	w0, [sp, #76]
  40c9bc:	b	40ce68 <ferror@plt+0xb138>
  40c9c0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c9c4:	add	x0, x0, #0x900
  40c9c8:	ldr	x0, [x0]
  40c9cc:	cmp	x0, #0x0
  40c9d0:	b.eq	40ca1c <ferror@plt+0xacec>  // b.none
  40c9d4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c9d8:	add	x0, x0, #0x900
  40c9dc:	ldr	x0, [x0]
  40c9e0:	mov	w1, #0x2f                  	// #47
  40c9e4:	bl	401bf0 <strchr@plt>
  40c9e8:	cmp	x0, #0x0
  40c9ec:	b.eq	40ca08 <ferror@plt+0xacd8>  // b.none
  40c9f0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40c9f4:	add	x0, x0, #0x900
  40c9f8:	ldr	x0, [x0]
  40c9fc:	mov	w1, #0x2                   	// #2
  40ca00:	bl	4104a4 <ferror@plt+0xe774>
  40ca04:	b	40ca1c <ferror@plt+0xacec>
  40ca08:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ca0c:	add	x0, x0, #0x900
  40ca10:	ldr	x0, [x0]
  40ca14:	mov	w1, #0x0                   	// #0
  40ca18:	bl	4104a4 <ferror@plt+0xe774>
  40ca1c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ca20:	add	x0, x0, #0x5a4
  40ca24:	ldr	w0, [x0]
  40ca28:	orr	w1, w0, #0x2
  40ca2c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ca30:	add	x0, x0, #0x5a4
  40ca34:	str	w1, [x0]
  40ca38:	ldr	w0, [sp, #76]
  40ca3c:	orr	w0, w0, #0x2
  40ca40:	str	w0, [sp, #76]
  40ca44:	b	40ce68 <ferror@plt+0xb138>
  40ca48:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ca4c:	add	x0, x0, #0x5a4
  40ca50:	ldr	w0, [x0]
  40ca54:	orr	w1, w0, #0x40
  40ca58:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ca5c:	add	x0, x0, #0x5a4
  40ca60:	str	w1, [x0]
  40ca64:	ldr	w0, [sp, #76]
  40ca68:	orr	w0, w0, #0x40
  40ca6c:	str	w0, [sp, #76]
  40ca70:	b	40ce68 <ferror@plt+0xb138>
  40ca74:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ca78:	add	x0, x0, #0x5a4
  40ca7c:	ldr	w0, [x0]
  40ca80:	orr	w1, w0, #0x80
  40ca84:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ca88:	add	x0, x0, #0x5a4
  40ca8c:	str	w1, [x0]
  40ca90:	ldr	w0, [sp, #76]
  40ca94:	orr	w0, w0, #0x80
  40ca98:	str	w0, [sp, #76]
  40ca9c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40caa0:	add	x0, x0, #0x900
  40caa4:	ldr	x1, [x0]
  40caa8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40caac:	add	x0, x0, #0xa88
  40cab0:	str	x1, [x0]
  40cab4:	b	40ce68 <ferror@plt+0xb138>
  40cab8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cabc:	add	x0, x0, #0x900
  40cac0:	ldr	x0, [x0]
  40cac4:	cmp	x0, #0x0
  40cac8:	b.eq	40cb34 <ferror@plt+0xae04>  // b.none
  40cacc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cad0:	add	x0, x0, #0x900
  40cad4:	ldr	x0, [x0]
  40cad8:	mov	w1, #0x2f                  	// #47
  40cadc:	bl	401bf0 <strchr@plt>
  40cae0:	cmp	x0, #0x0
  40cae4:	b.eq	40cb00 <ferror@plt+0xadd0>  // b.none
  40cae8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40caec:	add	x0, x0, #0x900
  40caf0:	ldr	x0, [x0]
  40caf4:	mov	w1, #0x3                   	// #3
  40caf8:	bl	4104a4 <ferror@plt+0xe774>
  40cafc:	b	40cb14 <ferror@plt+0xade4>
  40cb00:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cb04:	add	x0, x0, #0x900
  40cb08:	ldr	x0, [x0]
  40cb0c:	mov	w1, #0x1                   	// #1
  40cb10:	bl	4104a4 <ferror@plt+0xe774>
  40cb14:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cb18:	add	x0, x0, #0x5a4
  40cb1c:	ldr	w0, [x0]
  40cb20:	orr	w1, w0, #0x2
  40cb24:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cb28:	add	x0, x0, #0x5a4
  40cb2c:	str	w1, [x0]
  40cb30:	b	40cb50 <ferror@plt+0xae20>
  40cb34:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cb38:	add	x0, x0, #0x5a4
  40cb3c:	ldr	w0, [x0]
  40cb40:	and	w1, w0, #0xfffffffd
  40cb44:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cb48:	add	x0, x0, #0x5a4
  40cb4c:	str	w1, [x0]
  40cb50:	ldr	w0, [sp, #76]
  40cb54:	orr	w0, w0, #0x2
  40cb58:	str	w0, [sp, #76]
  40cb5c:	b	40ce68 <ferror@plt+0xb138>
  40cb60:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cb64:	add	x0, x0, #0x5a4
  40cb68:	ldr	w0, [x0]
  40cb6c:	orr	w1, w0, #0x4
  40cb70:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cb74:	add	x0, x0, #0x5a4
  40cb78:	str	w1, [x0]
  40cb7c:	ldr	w0, [sp, #76]
  40cb80:	orr	w0, w0, #0x4
  40cb84:	str	w0, [sp, #76]
  40cb88:	b	40ce68 <ferror@plt+0xb138>
  40cb8c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cb90:	add	x0, x0, #0x900
  40cb94:	ldr	x1, [x0]
  40cb98:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cb9c:	add	x0, x0, #0x5c8
  40cba0:	str	x1, [x0]
  40cba4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cba8:	add	x0, x0, #0x5a0
  40cbac:	ldr	w0, [x0]
  40cbb0:	and	w0, w0, #0x80
  40cbb4:	cmp	w0, #0x0
  40cbb8:	b.eq	40ce68 <ferror@plt+0xb138>  // b.none
  40cbbc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cbc0:	add	x0, x0, #0x900
  40cbc4:	ldr	x0, [x0]
  40cbc8:	mov	x1, x0
  40cbcc:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cbd0:	add	x0, x0, #0x198
  40cbd4:	bl	401cb0 <printf@plt>
  40cbd8:	b	40ce68 <ferror@plt+0xb138>
  40cbdc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cbe0:	add	x0, x0, #0x900
  40cbe4:	ldr	x0, [x0]
  40cbe8:	bl	4019d0 <atoi@plt>
  40cbec:	mov	w1, w0
  40cbf0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cbf4:	add	x0, x0, #0x258
  40cbf8:	str	w1, [x0]
  40cbfc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cc00:	add	x0, x0, #0x258
  40cc04:	ldr	w0, [x0]
  40cc08:	cmp	w0, #0x0
  40cc0c:	b.ge	40ce68 <ferror@plt+0xb138>  // b.tcont
  40cc10:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cc14:	add	x0, x0, #0x258
  40cc18:	str	wzr, [x0]
  40cc1c:	b	40ce68 <ferror@plt+0xb138>
  40cc20:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cc24:	add	x0, x0, #0x5a8
  40cc28:	mov	w1, #0x1                   	// #1
  40cc2c:	str	w1, [x0]
  40cc30:	b	40ce68 <ferror@plt+0xb138>
  40cc34:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cc38:	add	x1, x0, #0x1b8
  40cc3c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cc40:	add	x0, x0, #0xf8
  40cc44:	bl	401bc0 <dgettext@plt>
  40cc48:	mov	x2, x0
  40cc4c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cc50:	add	x1, x0, #0x1c8
  40cc54:	mov	x0, x2
  40cc58:	bl	401cb0 <printf@plt>
  40cc5c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cc60:	add	x1, x0, #0x1e0
  40cc64:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cc68:	add	x0, x0, #0xf8
  40cc6c:	bl	401bc0 <dgettext@plt>
  40cc70:	bl	401cb0 <printf@plt>
  40cc74:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cc78:	add	x1, x0, #0x230
  40cc7c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cc80:	add	x0, x0, #0xf8
  40cc84:	bl	401bc0 <dgettext@plt>
  40cc88:	bl	401cb0 <printf@plt>
  40cc8c:	mov	w0, #0x0                   	// #0
  40cc90:	bl	40d4e0 <ferror@plt+0xb7b0>
  40cc94:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cc98:	add	x0, x0, #0x900
  40cc9c:	ldr	x0, [x0]
  40cca0:	bl	4019d0 <atoi@plt>
  40cca4:	mov	w1, w0
  40cca8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ccac:	add	x0, x0, #0x268
  40ccb0:	str	w1, [x0]
  40ccb4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ccb8:	add	x0, x0, #0x268
  40ccbc:	ldr	w0, [x0]
  40ccc0:	cmp	w0, #0x0
  40ccc4:	b.gt	40ce68 <ferror@plt+0xb138>
  40ccc8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cccc:	add	x0, x0, #0x268
  40ccd0:	mov	w1, #0x1                   	// #1
  40ccd4:	str	w1, [x0]
  40ccd8:	b	40ce68 <ferror@plt+0xb138>
  40ccdc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cce0:	add	x0, x0, #0x928
  40cce4:	mov	w1, #0x1                   	// #1
  40cce8:	str	w1, [x0]
  40ccec:	b	40ce68 <ferror@plt+0xb138>
  40ccf0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ccf4:	add	x0, x0, #0x5e0
  40ccf8:	mov	w1, #0x1                   	// #1
  40ccfc:	str	w1, [x0]
  40cd00:	b	40ce68 <ferror@plt+0xb138>
  40cd04:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cd08:	add	x0, x0, #0x270
  40cd0c:	str	wzr, [x0]
  40cd10:	b	40ce68 <ferror@plt+0xb138>
  40cd14:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cd18:	add	x0, x0, #0x900
  40cd1c:	ldr	x0, [x0]
  40cd20:	cmp	x0, #0x0
  40cd24:	b.eq	40cd5c <ferror@plt+0xb02c>  // b.none
  40cd28:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cd2c:	add	x0, x0, #0x900
  40cd30:	ldr	x0, [x0]
  40cd34:	mov	w1, #0xb                   	// #11
  40cd38:	bl	4104a4 <ferror@plt+0xe774>
  40cd3c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cd40:	add	x0, x0, #0x5a4
  40cd44:	ldr	w0, [x0]
  40cd48:	orr	w1, w0, #0x8
  40cd4c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cd50:	add	x0, x0, #0x5a4
  40cd54:	str	w1, [x0]
  40cd58:	b	40cd78 <ferror@plt+0xb048>
  40cd5c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cd60:	add	x0, x0, #0x5a4
  40cd64:	ldr	w0, [x0]
  40cd68:	and	w1, w0, #0xfffffff7
  40cd6c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cd70:	add	x0, x0, #0x5a4
  40cd74:	str	w1, [x0]
  40cd78:	ldr	w0, [sp, #76]
  40cd7c:	orr	w0, w0, #0x8
  40cd80:	str	w0, [sp, #76]
  40cd84:	b	40ce68 <ferror@plt+0xb138>
  40cd88:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cd8c:	add	x0, x0, #0x26c
  40cd90:	mov	w1, #0x1                   	// #1
  40cd94:	str	w1, [x0]
  40cd98:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cd9c:	add	x0, x0, #0x900
  40cda0:	ldr	x0, [x0]
  40cda4:	cmp	x0, #0x0
  40cda8:	b.eq	40ce68 <ferror@plt+0xb138>  // b.none
  40cdac:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cdb0:	add	x0, x0, #0x900
  40cdb4:	ldr	x0, [x0]
  40cdb8:	bl	4018e0 <cplus_demangle_name_to_style@plt>
  40cdbc:	str	w0, [sp, #60]
  40cdc0:	ldr	w0, [sp, #60]
  40cdc4:	cmp	w0, #0x0
  40cdc8:	b.ne	40ce24 <ferror@plt+0xb0f4>  // b.any
  40cdcc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cdd0:	add	x0, x0, #0x8f8
  40cdd4:	ldr	x19, [x0]
  40cdd8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cddc:	add	x1, x0, #0x280
  40cde0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cde4:	add	x0, x0, #0xf8
  40cde8:	bl	401bc0 <dgettext@plt>
  40cdec:	mov	x4, x0
  40cdf0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cdf4:	add	x0, x0, #0xa90
  40cdf8:	ldr	x1, [x0]
  40cdfc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ce00:	add	x0, x0, #0x900
  40ce04:	ldr	x0, [x0]
  40ce08:	mov	x3, x0
  40ce0c:	mov	x2, x1
  40ce10:	mov	x1, x4
  40ce14:	mov	x0, x19
  40ce18:	bl	401d10 <fprintf@plt>
  40ce1c:	mov	w0, #0x1                   	// #1
  40ce20:	bl	401c60 <xexit@plt>
  40ce24:	ldr	w0, [sp, #60]
  40ce28:	bl	401980 <cplus_demangle_set_style@plt>
  40ce2c:	b	40ce68 <ferror@plt+0xb138>
  40ce30:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ce34:	add	x0, x0, #0x26c
  40ce38:	str	wzr, [x0]
  40ce3c:	b	40ce68 <ferror@plt+0xb138>
  40ce40:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ce44:	add	x0, x0, #0x5c0
  40ce48:	mov	w1, #0x1                   	// #1
  40ce4c:	str	w1, [x0]
  40ce50:	b	40ce68 <ferror@plt+0xb138>
  40ce54:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ce58:	add	x0, x0, #0x8f8
  40ce5c:	ldr	x0, [x0]
  40ce60:	mov	w1, #0x1                   	// #1
  40ce64:	bl	40c308 <ferror@plt+0xa5d8>
  40ce68:	ldr	w5, [sp, #44]
  40ce6c:	ldr	x1, [sp, #32]
  40ce70:	mov	x4, #0x0                   	// #0
  40ce74:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ce78:	add	x3, x0, #0x318
  40ce7c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40ce80:	add	x2, x0, #0x2a8
  40ce84:	mov	w0, w5
  40ce88:	bl	401b90 <getopt_long@plt>
  40ce8c:	str	w0, [sp, #72]
  40ce90:	ldr	w0, [sp, #72]
  40ce94:	cmn	w0, #0x1
  40ce98:	b.ne	40c400 <ferror@plt+0xa6d0>  // b.any
  40ce9c:	ldr	w0, [sp, #76]
  40cea0:	and	w0, w0, #0x40
  40cea4:	cmp	w0, #0x0
  40cea8:	b.eq	40cf00 <ferror@plt+0xb1d0>  // b.none
  40ceac:	ldr	w0, [sp, #76]
  40ceb0:	and	w0, w0, #0x80
  40ceb4:	cmp	w0, #0x0
  40ceb8:	b.eq	40cf00 <ferror@plt+0xb1d0>  // b.none
  40cebc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cec0:	add	x0, x0, #0x8f8
  40cec4:	ldr	x19, [x0]
  40cec8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cecc:	add	x1, x0, #0x2f0
  40ced0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40ced4:	add	x0, x0, #0xf8
  40ced8:	bl	401bc0 <dgettext@plt>
  40cedc:	mov	x1, x0
  40cee0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cee4:	add	x0, x0, #0xa90
  40cee8:	ldr	x0, [x0]
  40ceec:	mov	x2, x0
  40cef0:	mov	x0, x19
  40cef4:	bl	401d10 <fprintf@plt>
  40cef8:	mov	w0, #0x1                   	// #1
  40cefc:	bl	40d4e0 <ferror@plt+0xb7b0>
  40cf00:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cf04:	add	x0, x0, #0x5a4
  40cf08:	ldr	w0, [x0]
  40cf0c:	and	w0, w0, #0x4
  40cf10:	cmp	w0, #0x0
  40cf14:	b.eq	40cf28 <ferror@plt+0xb1f8>  // b.none
  40cf18:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cf1c:	add	x0, x0, #0x5b4
  40cf20:	mov	w1, #0x1                   	// #1
  40cf24:	str	w1, [x0]
  40cf28:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40cf2c:	add	x0, x0, #0x340
  40cf30:	bl	401cd0 <getenv@plt>
  40cf34:	str	x0, [sp, #64]
  40cf38:	ldr	x0, [sp, #64]
  40cf3c:	cmp	x0, #0x0
  40cf40:	b.eq	40cf54 <ferror@plt+0xb224>  // b.none
  40cf44:	ldr	x1, [sp, #64]
  40cf48:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40cf4c:	add	x0, x0, #0x5e8
  40cf50:	bl	40f794 <ferror@plt+0xda64>
  40cf54:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cf58:	add	x0, x0, #0x908
  40cf5c:	ldr	w1, [x0]
  40cf60:	ldr	w0, [sp, #44]
  40cf64:	cmp	w1, w0
  40cf68:	b.ge	40cfa8 <ferror@plt+0xb278>  // b.tcont
  40cf6c:	ldr	x1, [sp, #32]
  40cf70:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cf74:	add	x0, x0, #0x908
  40cf78:	ldr	w0, [x0]
  40cf7c:	add	w3, w0, #0x1
  40cf80:	adrp	x2, 42c000 <memcpy@GLIBC_2.17>
  40cf84:	add	x2, x2, #0x908
  40cf88:	str	w3, [x2]
  40cf8c:	sxtw	x0, w0
  40cf90:	lsl	x0, x0, #3
  40cf94:	add	x0, x1, x0
  40cf98:	ldr	x1, [x0]
  40cf9c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cfa0:	add	x0, x0, #0x260
  40cfa4:	str	x1, [x0]
  40cfa8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cfac:	add	x0, x0, #0x908
  40cfb0:	ldr	w1, [x0]
  40cfb4:	ldr	w0, [sp, #44]
  40cfb8:	cmp	w1, w0
  40cfbc:	b.ge	40cffc <ferror@plt+0xb2cc>  // b.tcont
  40cfc0:	ldr	x1, [sp, #32]
  40cfc4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cfc8:	add	x0, x0, #0x908
  40cfcc:	ldr	w0, [x0]
  40cfd0:	add	w3, w0, #0x1
  40cfd4:	adrp	x2, 42c000 <memcpy@GLIBC_2.17>
  40cfd8:	add	x2, x2, #0x908
  40cfdc:	str	w3, [x2]
  40cfe0:	sxtw	x0, w0
  40cfe4:	lsl	x0, x0, #3
  40cfe8:	add	x0, x1, x0
  40cfec:	ldr	x1, [x0]
  40cff0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40cff4:	add	x0, x0, #0x2d8
  40cff8:	str	x1, [x0]
  40cffc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d000:	add	x0, x0, #0x2e0
  40d004:	str	x0, [sp, #88]
  40d008:	b	40d048 <ferror@plt+0xb318>
  40d00c:	ldr	x0, [sp, #88]
  40d010:	ldr	x0, [x0]
  40d014:	mov	w1, #0x7                   	// #7
  40d018:	bl	4104a4 <ferror@plt+0xe774>
  40d01c:	ldr	x0, [sp, #88]
  40d020:	ldr	x0, [x0]
  40d024:	mov	w1, #0x1                   	// #1
  40d028:	bl	4104a4 <ferror@plt+0xe774>
  40d02c:	ldr	x0, [sp, #88]
  40d030:	ldr	x0, [x0]
  40d034:	mov	w1, #0x5                   	// #5
  40d038:	bl	4104a4 <ferror@plt+0xe774>
  40d03c:	ldr	x0, [sp, #88]
  40d040:	add	x0, x0, #0x8
  40d044:	str	x0, [sp, #88]
  40d048:	ldr	x0, [sp, #88]
  40d04c:	ldr	x0, [x0]
  40d050:	cmp	x0, #0x0
  40d054:	b.ne	40d00c <ferror@plt+0xb2dc>  // b.any
  40d058:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d05c:	add	x0, x0, #0x260
  40d060:	ldr	x0, [x0]
  40d064:	bl	408b30 <ferror@plt+0x6e00>
  40d068:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d06c:	add	x0, x0, #0x5ac
  40d070:	ldr	w0, [x0]
  40d074:	cmp	w0, #0x0
  40d078:	b.eq	40d08c <ferror@plt+0xb35c>  // b.none
  40d07c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d080:	add	x0, x0, #0xa58
  40d084:	ldr	x0, [x0]
  40d088:	bl	408ff8 <ferror@plt+0x72c8>
  40d08c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d090:	add	x0, x0, #0x5c8
  40d094:	ldr	x0, [x0]
  40d098:	cmp	x0, #0x0
  40d09c:	b.eq	40d0b4 <ferror@plt+0xb384>  // b.none
  40d0a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d0a4:	add	x0, x0, #0x5c8
  40d0a8:	ldr	x0, [x0]
  40d0ac:	bl	409944 <ferror@plt+0x7c14>
  40d0b0:	b	40d0d4 <ferror@plt+0xb3a4>
  40d0b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d0b8:	add	x0, x0, #0x5b4
  40d0bc:	ldr	w0, [x0]
  40d0c0:	cmp	w0, #0x0
  40d0c4:	b.eq	40d0d0 <ferror@plt+0xb3a0>  // b.none
  40d0c8:	bl	40a4d0 <ferror@plt+0x87a0>
  40d0cc:	b	40d0d4 <ferror@plt+0xb3a4>
  40d0d0:	bl	409d68 <ferror@plt+0x8038>
  40d0d4:	bl	410b3c <ferror@plt+0xee0c>
  40d0d8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d0dc:	add	x0, x0, #0x5c4
  40d0e0:	ldr	w0, [x0]
  40d0e4:	cmp	w0, #0x4
  40d0e8:	b.ne	40d130 <ferror@plt+0xb400>  // b.any
  40d0ec:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d0f0:	add	x0, x0, #0x8f8
  40d0f4:	ldr	x19, [x0]
  40d0f8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d0fc:	add	x1, x0, #0x350
  40d100:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d104:	add	x0, x0, #0xf8
  40d108:	bl	401bc0 <dgettext@plt>
  40d10c:	mov	x1, x0
  40d110:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d114:	add	x0, x0, #0xa90
  40d118:	ldr	x0, [x0]
  40d11c:	mov	x2, x0
  40d120:	mov	x0, x19
  40d124:	bl	401d10 <fprintf@plt>
  40d128:	mov	w0, #0x1                   	// #1
  40d12c:	bl	40d4e0 <ferror@plt+0xb7b0>
  40d130:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d134:	add	x0, x0, #0x2d8
  40d138:	ldr	x0, [x0]
  40d13c:	bl	40b124 <ferror@plt+0x93f4>
  40d140:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d144:	add	x0, x0, #0x908
  40d148:	ldr	w1, [x0]
  40d14c:	ldr	w0, [sp, #44]
  40d150:	cmp	w1, w0
  40d154:	b.ge	40d184 <ferror@plt+0xb454>  // b.tcont
  40d158:	ldr	x1, [sp, #32]
  40d15c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d160:	add	x0, x0, #0x908
  40d164:	ldr	w0, [x0]
  40d168:	sxtw	x0, w0
  40d16c:	lsl	x0, x0, #3
  40d170:	add	x0, x1, x0
  40d174:	ldr	x1, [x0]
  40d178:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d17c:	add	x0, x0, #0x2d8
  40d180:	str	x1, [x0]
  40d184:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d188:	add	x0, x0, #0x908
  40d18c:	ldr	w0, [x0]
  40d190:	add	w2, w0, #0x1
  40d194:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  40d198:	add	x1, x1, #0x908
  40d19c:	str	w2, [x1]
  40d1a0:	ldr	w1, [sp, #44]
  40d1a4:	cmp	w0, w1
  40d1a8:	b.lt	40d130 <ferror@plt+0xb400>  // b.tstop
  40d1ac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d1b0:	add	x0, x0, #0x5a4
  40d1b4:	ldr	w0, [x0]
  40d1b8:	cmp	w0, #0x0
  40d1bc:	b.ne	40d278 <ferror@plt+0xb548>  // b.any
  40d1c0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d1c4:	add	x0, x0, #0x590
  40d1c8:	ldr	w0, [x0]
  40d1cc:	and	w0, w0, #0x3
  40d1d0:	cmp	w0, #0x0
  40d1d4:	b.eq	40d244 <ferror@plt+0xb514>  // b.none
  40d1d8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d1dc:	add	x0, x0, #0x590
  40d1e0:	ldr	w0, [x0]
  40d1e4:	and	w0, w0, #0x1
  40d1e8:	cmp	w0, #0x0
  40d1ec:	b.eq	40d20c <ferror@plt+0xb4dc>  // b.none
  40d1f0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d1f4:	add	x0, x0, #0x5a4
  40d1f8:	ldr	w0, [x0]
  40d1fc:	orr	w1, w0, #0x1
  40d200:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d204:	add	x0, x0, #0x5a4
  40d208:	str	w1, [x0]
  40d20c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d210:	add	x0, x0, #0x590
  40d214:	ldr	w0, [x0]
  40d218:	and	w0, w0, #0x2
  40d21c:	cmp	w0, #0x0
  40d220:	b.eq	40d254 <ferror@plt+0xb524>  // b.none
  40d224:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d228:	add	x0, x0, #0x5a4
  40d22c:	ldr	w0, [x0]
  40d230:	orr	w1, w0, #0x2
  40d234:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d238:	add	x0, x0, #0x5a4
  40d23c:	str	w1, [x0]
  40d240:	b	40d254 <ferror@plt+0xb524>
  40d244:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d248:	add	x0, x0, #0x5a4
  40d24c:	mov	w1, #0x8                   	// #8
  40d250:	str	w1, [x0]
  40d254:	ldr	w0, [sp, #76]
  40d258:	mvn	w1, w0
  40d25c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d260:	add	x0, x0, #0x5a4
  40d264:	ldr	w0, [x0]
  40d268:	and	w1, w1, w0
  40d26c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d270:	add	x0, x0, #0x5a4
  40d274:	str	w1, [x0]
  40d278:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d27c:	add	x0, x0, #0x5a4
  40d280:	ldr	w0, [x0]
  40d284:	and	w0, w0, #0x4
  40d288:	cmp	w0, #0x0
  40d28c:	b.eq	40d29c <ferror@plt+0xb56c>  // b.none
  40d290:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d294:	add	x0, x0, #0x388
  40d298:	bl	40bda8 <ferror@plt+0xa078>
  40d29c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d2a0:	add	x0, x0, #0x590
  40d2a4:	ldr	w0, [x0]
  40d2a8:	and	w0, w0, #0x1
  40d2ac:	cmp	w0, #0x0
  40d2b0:	b.eq	40d2b8 <ferror@plt+0xb588>  // b.none
  40d2b4:	bl	40e3b4 <ferror@plt+0xc684>
  40d2b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d2bc:	add	x0, x0, #0x590
  40d2c0:	ldr	w0, [x0]
  40d2c4:	and	w0, w0, #0x2
  40d2c8:	cmp	w0, #0x0
  40d2cc:	b.eq	40d2d8 <ferror@plt+0xb5a8>  // b.none
  40d2d0:	bl	404a14 <ferror@plt+0x2ce4>
  40d2d4:	str	x0, [sp, #80]
  40d2d8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d2dc:	add	x0, x0, #0x5a4
  40d2e0:	ldr	w0, [x0]
  40d2e4:	and	w0, w0, #0x1
  40d2e8:	cmp	w0, #0x0
  40d2ec:	b.eq	40d34c <ferror@plt+0xb61c>  // b.none
  40d2f0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d2f4:	add	x0, x0, #0x590
  40d2f8:	ldr	w0, [x0]
  40d2fc:	and	w0, w0, #0x1
  40d300:	cmp	w0, #0x0
  40d304:	b.ne	40d34c <ferror@plt+0xb61c>  // b.any
  40d308:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d30c:	add	x0, x0, #0x8f8
  40d310:	ldr	x19, [x0]
  40d314:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d318:	add	x1, x0, #0x398
  40d31c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d320:	add	x0, x0, #0xf8
  40d324:	bl	401bc0 <dgettext@plt>
  40d328:	mov	x1, x0
  40d32c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d330:	add	x0, x0, #0xa90
  40d334:	ldr	x0, [x0]
  40d338:	mov	x2, x0
  40d33c:	mov	x0, x19
  40d340:	bl	401d10 <fprintf@plt>
  40d344:	mov	w0, #0x1                   	// #1
  40d348:	bl	40d4e0 <ferror@plt+0xb7b0>
  40d34c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d350:	add	x0, x0, #0x5a4
  40d354:	ldr	w0, [x0]
  40d358:	and	w0, w0, #0x2
  40d35c:	cmp	w0, #0x0
  40d360:	b.eq	40d3c0 <ferror@plt+0xb690>  // b.none
  40d364:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d368:	add	x0, x0, #0x590
  40d36c:	ldr	w0, [x0]
  40d370:	and	w0, w0, #0x2
  40d374:	cmp	w0, #0x0
  40d378:	b.ne	40d3c0 <ferror@plt+0xb690>  // b.any
  40d37c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d380:	add	x0, x0, #0x8f8
  40d384:	ldr	x19, [x0]
  40d388:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d38c:	add	x1, x0, #0x3c0
  40d390:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d394:	add	x0, x0, #0xf8
  40d398:	bl	401bc0 <dgettext@plt>
  40d39c:	mov	x1, x0
  40d3a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d3a4:	add	x0, x0, #0xa90
  40d3a8:	ldr	x0, [x0]
  40d3ac:	mov	x2, x0
  40d3b0:	mov	x0, x19
  40d3b4:	bl	401d10 <fprintf@plt>
  40d3b8:	mov	w0, #0x1                   	// #1
  40d3bc:	bl	40d4e0 <ferror@plt+0xb7b0>
  40d3c0:	ldr	x0, [sp, #80]
  40d3c4:	cmp	x0, #0x0
  40d3c8:	b.eq	40d400 <ferror@plt+0xb6d0>  // b.none
  40d3cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d3d0:	add	x0, x0, #0x5a4
  40d3d4:	ldr	w0, [x0]
  40d3d8:	and	w0, w0, #0x2
  40d3dc:	cmp	w0, #0x0
  40d3e0:	b.eq	40d400 <ferror@plt+0xb6d0>  // b.none
  40d3e4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d3e8:	add	x0, x0, #0x5a8
  40d3ec:	ldr	w0, [x0]
  40d3f0:	cmp	w0, #0x0
  40d3f4:	b.eq	40d400 <ferror@plt+0xb6d0>  // b.none
  40d3f8:	ldr	x0, [sp, #80]
  40d3fc:	bl	406870 <ferror@plt+0x4b40>
  40d400:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d404:	add	x0, x0, #0x5a4
  40d408:	ldr	w0, [x0]
  40d40c:	and	w0, w0, #0x1
  40d410:	cmp	w0, #0x0
  40d414:	b.eq	40d41c <ferror@plt+0xb6ec>  // b.none
  40d418:	bl	40ea54 <ferror@plt+0xcd24>
  40d41c:	ldr	x0, [sp, #80]
  40d420:	cmp	x0, #0x0
  40d424:	b.eq	40d460 <ferror@plt+0xb730>  // b.none
  40d428:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d42c:	add	x0, x0, #0x5a4
  40d430:	ldr	w0, [x0]
  40d434:	and	w0, w0, #0x2
  40d438:	cmp	w0, #0x0
  40d43c:	b.eq	40d460 <ferror@plt+0xb730>  // b.none
  40d440:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d444:	add	x0, x0, #0x5a8
  40d448:	ldr	w0, [x0]
  40d44c:	cmp	w0, #0x0
  40d450:	b.ne	40d45c <ferror@plt+0xb72c>  // b.any
  40d454:	ldr	x0, [sp, #80]
  40d458:	bl	406870 <ferror@plt+0x4b40>
  40d45c:	bl	406acc <ferror@plt+0x4d9c>
  40d460:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d464:	add	x0, x0, #0x5a4
  40d468:	ldr	w0, [x0]
  40d46c:	and	w0, w0, #0x8
  40d470:	cmp	w0, #0x0
  40d474:	b.eq	40d47c <ferror@plt+0xb74c>  // b.none
  40d478:	bl	402550 <ferror@plt+0x820>
  40d47c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d480:	add	x0, x0, #0x5a4
  40d484:	ldr	w0, [x0]
  40d488:	and	w0, w0, #0x10
  40d48c:	cmp	w0, #0x0
  40d490:	b.eq	40d498 <ferror@plt+0xb768>  // b.none
  40d494:	bl	402dc8 <ferror@plt+0x1098>
  40d498:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d49c:	add	x0, x0, #0x5a4
  40d4a0:	ldr	w0, [x0]
  40d4a4:	and	w0, w0, #0x40
  40d4a8:	cmp	w0, #0x0
  40d4ac:	b.eq	40d4b4 <ferror@plt+0xb784>  // b.none
  40d4b0:	bl	40715c <ferror@plt+0x542c>
  40d4b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d4b8:	add	x0, x0, #0x5a4
  40d4bc:	ldr	w0, [x0]
  40d4c0:	and	w0, w0, #0x80
  40d4c4:	cmp	w0, #0x0
  40d4c8:	b.eq	40d4d0 <ferror@plt+0xb7a0>  // b.none
  40d4cc:	bl	408228 <ferror@plt+0x64f8>
  40d4d0:	mov	w0, #0x0                   	// #0
  40d4d4:	ldr	x19, [sp, #16]
  40d4d8:	ldp	x29, x30, [sp], #96
  40d4dc:	ret
  40d4e0:	stp	x29, x30, [sp, #-32]!
  40d4e4:	mov	x29, sp
  40d4e8:	str	w0, [sp, #28]
  40d4ec:	ldr	w0, [sp, #28]
  40d4f0:	bl	401920 <exit@plt>
  40d4f4:	stp	x29, x30, [sp, #-48]!
  40d4f8:	mov	x29, sp
  40d4fc:	str	xzr, [sp, #16]
  40d500:	mov	x0, #0x1                   	// #1
  40d504:	str	x0, [sp, #24]
  40d508:	str	xzr, [sp, #32]
  40d50c:	str	xzr, [sp, #40]
  40d510:	add	x0, sp, #0x10
  40d514:	mov	x2, #0x0                   	// #0
  40d518:	mov	x1, x0
  40d51c:	mov	w0, #0x0                   	// #0
  40d520:	bl	401c00 <setitimer@plt>
  40d524:	add	x0, sp, #0x10
  40d528:	mov	x2, x0
  40d52c:	mov	x1, #0x0                   	// #0
  40d530:	mov	w0, #0x0                   	// #0
  40d534:	bl	401c00 <setitimer@plt>
  40d538:	ldr	x0, [sp, #24]
  40d53c:	cmp	x0, #0x1
  40d540:	b.le	40d558 <ferror@plt+0xb828>
  40d544:	ldr	x0, [sp, #24]
  40d548:	mov	x1, #0x4240                	// #16960
  40d54c:	movk	x1, #0xf, lsl #16
  40d550:	sdiv	x0, x1, x0
  40d554:	b	40d560 <ferror@plt+0xb830>
  40d558:	mov	w0, #0x2                   	// #2
  40d55c:	bl	401c50 <sysconf@plt>
  40d560:	ldp	x29, x30, [sp], #48
  40d564:	ret
  40d568:	stp	x29, x30, [sp, #-112]!
  40d56c:	mov	x29, sp
  40d570:	str	x19, [sp, #16]
  40d574:	str	x0, [sp, #56]
  40d578:	str	x1, [sp, #48]
  40d57c:	str	x2, [sp, #40]
  40d580:	str	w3, [sp, #36]
  40d584:	ldr	x0, [sp, #56]
  40d588:	mov	x1, x0
  40d58c:	ldr	x0, [sp, #48]
  40d590:	bl	40ac9c <ferror@plt+0x8f6c>
  40d594:	cmp	w0, #0x0
  40d598:	b.ne	40d624 <ferror@plt+0xb8f4>  // b.any
  40d59c:	ldr	x0, [sp, #56]
  40d5a0:	add	x0, x0, #0x8
  40d5a4:	mov	x1, x0
  40d5a8:	ldr	x0, [sp, #48]
  40d5ac:	bl	40ac9c <ferror@plt+0x8f6c>
  40d5b0:	cmp	w0, #0x0
  40d5b4:	b.ne	40d624 <ferror@plt+0xb8f4>  // b.any
  40d5b8:	ldr	x0, [sp, #56]
  40d5bc:	add	x0, x0, #0x10
  40d5c0:	mov	x1, x0
  40d5c4:	ldr	x0, [sp, #48]
  40d5c8:	bl	40abcc <ferror@plt+0x8e9c>
  40d5cc:	cmp	w0, #0x0
  40d5d0:	b.ne	40d624 <ferror@plt+0xb8f4>  // b.any
  40d5d4:	add	x0, sp, #0x64
  40d5d8:	mov	x1, x0
  40d5dc:	ldr	x0, [sp, #48]
  40d5e0:	bl	40abcc <ferror@plt+0x8e9c>
  40d5e4:	cmp	w0, #0x0
  40d5e8:	b.ne	40d624 <ferror@plt+0xb8f4>  // b.any
  40d5ec:	add	x0, sp, #0x50
  40d5f0:	mov	x2, #0xf                   	// #15
  40d5f4:	mov	x1, x0
  40d5f8:	ldr	x0, [sp, #48]
  40d5fc:	bl	40ad70 <ferror@plt+0x9040>
  40d600:	cmp	w0, #0x0
  40d604:	b.ne	40d624 <ferror@plt+0xb8f4>  // b.any
  40d608:	add	x0, sp, #0x4f
  40d60c:	mov	x2, #0x1                   	// #1
  40d610:	mov	x1, x0
  40d614:	ldr	x0, [sp, #48]
  40d618:	bl	40ad70 <ferror@plt+0x9040>
  40d61c:	cmp	w0, #0x0
  40d620:	b.eq	40d66c <ferror@plt+0xb93c>  // b.none
  40d624:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d628:	add	x0, x0, #0x8f8
  40d62c:	ldr	x19, [x0]
  40d630:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d634:	add	x1, x0, #0x600
  40d638:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d63c:	add	x0, x0, #0x620
  40d640:	bl	401bc0 <dgettext@plt>
  40d644:	mov	x1, x0
  40d648:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d64c:	add	x0, x0, #0xa90
  40d650:	ldr	x0, [x0]
  40d654:	ldr	x3, [sp, #40]
  40d658:	mov	x2, x0
  40d65c:	mov	x0, x19
  40d660:	bl	401d10 <fprintf@plt>
  40d664:	mov	w0, #0x1                   	// #1
  40d668:	bl	40d4e0 <ferror@plt+0xb7b0>
  40d66c:	ldr	x0, [sp, #56]
  40d670:	ldr	x1, [x0, #8]
  40d674:	ldr	x0, [sp, #56]
  40d678:	ldr	x0, [x0]
  40d67c:	sub	x0, x1, x0
  40d680:	fmov	d0, x0
  40d684:	ushr	d0, d0, #1
  40d688:	ucvtf	d1, d0
  40d68c:	ldr	x0, [sp, #56]
  40d690:	ldr	w0, [x0, #16]
  40d694:	ucvtf	d0, w0
  40d698:	fdiv	d0, d1, d0
  40d69c:	str	d0, [sp, #104]
  40d6a0:	ldr	w0, [sp, #36]
  40d6a4:	cmp	w0, #0x0
  40d6a8:	b.eq	40d704 <ferror@plt+0xb9d4>  // b.none
  40d6ac:	ldr	w0, [sp, #100]
  40d6b0:	mov	w1, w0
  40d6b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d6b8:	add	x0, x0, #0x598
  40d6bc:	str	x1, [x0]
  40d6c0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d6c4:	add	x0, x0, #0x858
  40d6c8:	mov	x1, x0
  40d6cc:	add	x0, sp, #0x50
  40d6d0:	ldr	x2, [x0]
  40d6d4:	str	x2, [x1]
  40d6d8:	ldur	x0, [x0, #7]
  40d6dc:	stur	x0, [x1, #7]
  40d6e0:	ldrb	w1, [sp, #79]
  40d6e4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d6e8:	add	x0, x0, #0x868
  40d6ec:	strb	w1, [x0]
  40d6f0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d6f4:	add	x0, x0, #0xaa8
  40d6f8:	ldr	d0, [sp, #104]
  40d6fc:	str	d0, [x0]
  40d700:	b	40d8a4 <ferror@plt+0xbb74>
  40d704:	add	x3, sp, #0x50
  40d708:	mov	x2, #0xf                   	// #15
  40d70c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d710:	add	x1, x0, #0x858
  40d714:	mov	x0, x3
  40d718:	bl	401a20 <strncmp@plt>
  40d71c:	cmp	w0, #0x0
  40d720:	b.eq	40d79c <ferror@plt+0xba6c>  // b.none
  40d724:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d728:	add	x0, x0, #0x8f8
  40d72c:	ldr	x19, [x0]
  40d730:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d734:	add	x1, x0, #0x628
  40d738:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d73c:	add	x0, x0, #0x620
  40d740:	bl	401bc0 <dgettext@plt>
  40d744:	mov	x7, x0
  40d748:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d74c:	add	x0, x0, #0xa90
  40d750:	ldr	x1, [x0]
  40d754:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d758:	add	x0, x0, #0xa90
  40d75c:	ldr	x2, [x0]
  40d760:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d764:	add	x0, x0, #0xa90
  40d768:	ldr	x0, [x0]
  40d76c:	add	x3, sp, #0x50
  40d770:	mov	x6, x3
  40d774:	mov	x5, x0
  40d778:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d77c:	add	x4, x0, #0x858
  40d780:	mov	x3, x2
  40d784:	mov	x2, x1
  40d788:	mov	x1, x7
  40d78c:	mov	x0, x19
  40d790:	bl	401d10 <fprintf@plt>
  40d794:	mov	w0, #0x1                   	// #1
  40d798:	bl	40d4e0 <ferror@plt+0xb7b0>
  40d79c:	ldrb	w1, [sp, #79]
  40d7a0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d7a4:	add	x0, x0, #0x868
  40d7a8:	ldrb	w0, [x0]
  40d7ac:	cmp	w1, w0
  40d7b0:	b.eq	40d834 <ferror@plt+0xbb04>  // b.none
  40d7b4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d7b8:	add	x0, x0, #0x8f8
  40d7bc:	ldr	x19, [x0]
  40d7c0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d7c4:	add	x1, x0, #0x678
  40d7c8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d7cc:	add	x0, x0, #0x620
  40d7d0:	bl	401bc0 <dgettext@plt>
  40d7d4:	mov	x7, x0
  40d7d8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d7dc:	add	x0, x0, #0xa90
  40d7e0:	ldr	x1, [x0]
  40d7e4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d7e8:	add	x0, x0, #0xa90
  40d7ec:	ldr	x2, [x0]
  40d7f0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d7f4:	add	x0, x0, #0x868
  40d7f8:	ldrb	w0, [x0]
  40d7fc:	mov	w4, w0
  40d800:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d804:	add	x0, x0, #0xa90
  40d808:	ldr	x0, [x0]
  40d80c:	ldrb	w3, [sp, #79]
  40d810:	mov	w6, w3
  40d814:	mov	x5, x0
  40d818:	mov	x3, x2
  40d81c:	mov	x2, x1
  40d820:	mov	x1, x7
  40d824:	mov	x0, x19
  40d828:	bl	401d10 <fprintf@plt>
  40d82c:	mov	w0, #0x1                   	// #1
  40d830:	bl	40d4e0 <ferror@plt+0xb7b0>
  40d834:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d838:	add	x0, x0, #0xaa8
  40d83c:	ldr	d1, [x0]
  40d840:	ldr	d0, [sp, #104]
  40d844:	fsub	d0, d1, d0
  40d848:	fabs	d0, d0
  40d84c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d850:	ldr	d1, [x0, #2736]
  40d854:	fcmpe	d0, d1
  40d858:	b.gt	40d860 <ferror@plt+0xbb30>
  40d85c:	b	40d8a4 <ferror@plt+0xbb74>
  40d860:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d864:	add	x0, x0, #0x8f8
  40d868:	ldr	x19, [x0]
  40d86c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d870:	add	x1, x0, #0x6d0
  40d874:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d878:	add	x0, x0, #0x620
  40d87c:	bl	401bc0 <dgettext@plt>
  40d880:	mov	x1, x0
  40d884:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d888:	add	x0, x0, #0xa90
  40d88c:	ldr	x0, [x0]
  40d890:	mov	x2, x0
  40d894:	mov	x0, x19
  40d898:	bl	401d10 <fprintf@plt>
  40d89c:	mov	w0, #0x1                   	// #1
  40d8a0:	bl	40d4e0 <ferror@plt+0xb7b0>
  40d8a4:	ldr	x19, [sp, #16]
  40d8a8:	ldp	x29, x30, [sp], #112
  40d8ac:	ret
  40d8b0:	stp	x29, x30, [sp, #-128]!
  40d8b4:	mov	x29, sp
  40d8b8:	str	x19, [sp, #16]
  40d8bc:	str	x0, [sp, #40]
  40d8c0:	str	x1, [sp, #32]
  40d8c4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d8c8:	add	x0, x0, #0xaa0
  40d8cc:	ldr	w0, [x0]
  40d8d0:	cmp	w0, #0x0
  40d8d4:	cset	w0, eq  // eq = none
  40d8d8:	and	w0, w0, #0xff
  40d8dc:	mov	w1, w0
  40d8e0:	add	x0, sp, #0x38
  40d8e4:	mov	w3, w1
  40d8e8:	ldr	x2, [sp, #32]
  40d8ec:	ldr	x1, [sp, #40]
  40d8f0:	bl	40d568 <ferror@plt+0xb838>
  40d8f4:	ldr	x0, [sp, #56]
  40d8f8:	ldr	x1, [sp, #64]
  40d8fc:	bl	40f054 <ferror@plt+0xd324>
  40d900:	str	x0, [sp, #104]
  40d904:	ldr	x0, [sp, #104]
  40d908:	cmp	x0, #0x0
  40d90c:	b.eq	40d91c <ferror@plt+0xbbec>  // b.none
  40d910:	ldr	x0, [sp, #104]
  40d914:	str	x0, [sp, #120]
  40d918:	b	40da88 <ferror@plt+0xbd58>
  40d91c:	ldr	x0, [sp, #56]
  40d920:	str	x0, [sp, #96]
  40d924:	ldr	x0, [sp, #64]
  40d928:	str	x0, [sp, #88]
  40d92c:	add	x1, sp, #0x58
  40d930:	add	x0, sp, #0x60
  40d934:	bl	40eee0 <ferror@plt+0xd1b0>
  40d938:	ldr	x1, [sp, #96]
  40d93c:	ldr	x0, [sp, #88]
  40d940:	cmp	x1, x0
  40d944:	b.eq	40d98c <ferror@plt+0xbc5c>  // b.none
  40d948:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40d94c:	add	x0, x0, #0x8f8
  40d950:	ldr	x19, [x0]
  40d954:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d958:	add	x1, x0, #0x700
  40d95c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40d960:	add	x0, x0, #0x620
  40d964:	bl	401bc0 <dgettext@plt>
  40d968:	mov	x1, x0
  40d96c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d970:	add	x0, x0, #0xa90
  40d974:	ldr	x0, [x0]
  40d978:	mov	x2, x0
  40d97c:	mov	x0, x19
  40d980:	bl	401d10 <fprintf@plt>
  40d984:	mov	w0, #0x1                   	// #1
  40d988:	bl	40d4e0 <ferror@plt+0xb7b0>
  40d98c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d990:	add	x0, x0, #0xa98
  40d994:	ldr	x2, [x0]
  40d998:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d99c:	add	x0, x0, #0xaa0
  40d9a0:	ldr	w0, [x0]
  40d9a4:	add	w0, w0, #0x1
  40d9a8:	mov	w0, w0
  40d9ac:	lsl	x0, x0, #5
  40d9b0:	mov	x1, x0
  40d9b4:	mov	x0, x2
  40d9b8:	bl	401a00 <xrealloc@plt>
  40d9bc:	mov	x1, x0
  40d9c0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d9c4:	add	x0, x0, #0xa98
  40d9c8:	str	x1, [x0]
  40d9cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d9d0:	add	x0, x0, #0xa98
  40d9d4:	ldr	x1, [x0]
  40d9d8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40d9dc:	add	x0, x0, #0xaa0
  40d9e0:	ldr	w0, [x0]
  40d9e4:	mov	w0, w0
  40d9e8:	lsl	x0, x0, #5
  40d9ec:	add	x0, x1, x0
  40d9f0:	add	x1, sp, #0x38
  40d9f4:	mov	x2, #0x20                  	// #32
  40d9f8:	bl	4018c0 <memcpy@plt>
  40d9fc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40da00:	add	x0, x0, #0xa98
  40da04:	ldr	x1, [x0]
  40da08:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40da0c:	add	x0, x0, #0xaa0
  40da10:	ldr	w0, [x0]
  40da14:	mov	w0, w0
  40da18:	lsl	x0, x0, #5
  40da1c:	add	x0, x1, x0
  40da20:	str	x0, [sp, #120]
  40da24:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40da28:	add	x0, x0, #0xaa0
  40da2c:	ldr	w0, [x0]
  40da30:	add	w1, w0, #0x1
  40da34:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40da38:	add	x0, x0, #0xaa0
  40da3c:	str	w1, [x0]
  40da40:	ldr	x0, [sp, #120]
  40da44:	ldr	w0, [x0, #16]
  40da48:	mov	w0, w0
  40da4c:	lsl	x0, x0, #2
  40da50:	bl	401a90 <xmalloc@plt>
  40da54:	mov	x1, x0
  40da58:	ldr	x0, [sp, #120]
  40da5c:	str	x1, [x0, #24]
  40da60:	ldr	x0, [sp, #120]
  40da64:	ldr	x3, [x0, #24]
  40da68:	ldr	x0, [sp, #120]
  40da6c:	ldr	w0, [x0, #16]
  40da70:	mov	w0, w0
  40da74:	lsl	x0, x0, #2
  40da78:	mov	x2, x0
  40da7c:	mov	w1, #0x0                   	// #0
  40da80:	mov	x0, x3
  40da84:	bl	401a80 <memset@plt>
  40da88:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40da8c:	add	x0, x0, #0x5a0
  40da90:	ldr	w0, [x0]
  40da94:	and	w0, w0, #0x40
  40da98:	cmp	w0, #0x0
  40da9c:	b.eq	40dac8 <ferror@plt+0xbd98>  // b.none
  40daa0:	ldr	x0, [sp, #120]
  40daa4:	ldr	x1, [x0]
  40daa8:	ldr	x0, [sp, #120]
  40daac:	ldr	x2, [x0, #8]
  40dab0:	ldr	x0, [sp, #120]
  40dab4:	ldr	w0, [x0, #16]
  40dab8:	mov	w3, w0
  40dabc:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40dac0:	add	x0, x0, #0x728
  40dac4:	bl	401cb0 <printf@plt>
  40dac8:	str	wzr, [sp, #116]
  40dacc:	b	40dc30 <ferror@plt+0xbf00>
  40dad0:	add	x0, sp, #0x30
  40dad4:	ldr	x3, [sp, #40]
  40dad8:	mov	x2, #0x1                   	// #1
  40dadc:	mov	x1, #0x2                   	// #2
  40dae0:	bl	401bb0 <fread@plt>
  40dae4:	cmp	x0, #0x1
  40dae8:	b.eq	40db48 <ferror@plt+0xbe18>  // b.none
  40daec:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40daf0:	add	x0, x0, #0x8f8
  40daf4:	ldr	x19, [x0]
  40daf8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40dafc:	add	x1, x0, #0x760
  40db00:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40db04:	add	x0, x0, #0x620
  40db08:	bl	401bc0 <dgettext@plt>
  40db0c:	mov	x6, x0
  40db10:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40db14:	add	x0, x0, #0xa90
  40db18:	ldr	x1, [x0]
  40db1c:	ldr	x0, [sp, #120]
  40db20:	ldr	w0, [x0, #16]
  40db24:	mov	w5, w0
  40db28:	ldr	w4, [sp, #116]
  40db2c:	ldr	x3, [sp, #32]
  40db30:	mov	x2, x1
  40db34:	mov	x1, x6
  40db38:	mov	x0, x19
  40db3c:	bl	401d10 <fprintf@plt>
  40db40:	mov	w0, #0x1                   	// #1
  40db44:	bl	40d4e0 <ferror@plt+0xb7b0>
  40db48:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40db4c:	add	x0, x0, #0xa58
  40db50:	ldr	x0, [x0]
  40db54:	ldr	x0, [x0, #8]
  40db58:	ldr	x1, [x0, #80]
  40db5c:	add	x0, sp, #0x30
  40db60:	blr	x1
  40db64:	mov	x2, x0
  40db68:	ldr	x0, [sp, #120]
  40db6c:	ldr	x1, [x0, #24]
  40db70:	ldr	w0, [sp, #116]
  40db74:	lsl	x0, x0, #2
  40db78:	add	x0, x1, x0
  40db7c:	ldr	w0, [x0]
  40db80:	mov	w1, w0
  40db84:	mov	w0, w2
  40db88:	add	w2, w1, w0
  40db8c:	ldr	x0, [sp, #120]
  40db90:	ldr	x1, [x0, #24]
  40db94:	ldr	w0, [sp, #116]
  40db98:	lsl	x0, x0, #2
  40db9c:	add	x0, x1, x0
  40dba0:	mov	w1, w2
  40dba4:	str	w1, [x0]
  40dba8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40dbac:	add	x0, x0, #0x5a0
  40dbb0:	ldr	w0, [x0]
  40dbb4:	and	w0, w0, #0x40
  40dbb8:	cmp	w0, #0x0
  40dbbc:	b.eq	40dc24 <ferror@plt+0xbef4>  // b.none
  40dbc0:	ldr	x0, [sp, #120]
  40dbc4:	ldr	x1, [x0]
  40dbc8:	ldr	w2, [sp, #116]
  40dbcc:	ldr	x0, [sp, #120]
  40dbd0:	ldr	x3, [x0, #8]
  40dbd4:	ldr	x0, [sp, #120]
  40dbd8:	ldr	x0, [x0]
  40dbdc:	sub	x0, x3, x0
  40dbe0:	mul	x2, x2, x0
  40dbe4:	ldr	x0, [sp, #120]
  40dbe8:	ldr	w0, [x0, #16]
  40dbec:	mov	w0, w0
  40dbf0:	udiv	x0, x2, x0
  40dbf4:	add	x3, x1, x0
  40dbf8:	ldr	x0, [sp, #120]
  40dbfc:	ldr	x1, [x0, #24]
  40dc00:	ldr	w0, [sp, #116]
  40dc04:	lsl	x0, x0, #2
  40dc08:	add	x0, x1, x0
  40dc0c:	ldr	w0, [x0]
  40dc10:	mov	w2, w0
  40dc14:	mov	x1, x3
  40dc18:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40dc1c:	add	x0, x0, #0x798
  40dc20:	bl	401cb0 <printf@plt>
  40dc24:	ldr	w0, [sp, #116]
  40dc28:	add	w0, w0, #0x1
  40dc2c:	str	w0, [sp, #116]
  40dc30:	ldr	x0, [sp, #120]
  40dc34:	ldr	w0, [x0, #16]
  40dc38:	ldr	w1, [sp, #116]
  40dc3c:	cmp	w1, w0
  40dc40:	b.cc	40dad0 <ferror@plt+0xbda0>  // b.lo, b.ul, b.last
  40dc44:	nop
  40dc48:	nop
  40dc4c:	ldr	x19, [sp, #16]
  40dc50:	ldp	x29, x30, [sp], #128
  40dc54:	ret
  40dc58:	stp	x29, x30, [sp, #-64]!
  40dc5c:	mov	x29, sp
  40dc60:	str	x0, [sp, #24]
  40dc64:	str	x1, [sp, #16]
  40dc68:	str	wzr, [sp, #56]
  40dc6c:	b	40ddf4 <ferror@plt+0xc0c4>
  40dc70:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40dc74:	add	x0, x0, #0xa98
  40dc78:	ldr	x1, [x0]
  40dc7c:	ldr	w0, [sp, #56]
  40dc80:	lsl	x0, x0, #5
  40dc84:	add	x0, x1, x0
  40dc88:	str	x0, [sp, #48]
  40dc8c:	mov	w1, #0x0                   	// #0
  40dc90:	ldr	x0, [sp, #24]
  40dc94:	bl	40aefc <ferror@plt+0x91cc>
  40dc98:	cmp	w0, #0x0
  40dc9c:	b.ne	40dd4c <ferror@plt+0xc01c>  // b.any
  40dca0:	ldr	x0, [sp, #48]
  40dca4:	ldr	x0, [x0]
  40dca8:	mov	x1, x0
  40dcac:	ldr	x0, [sp, #24]
  40dcb0:	bl	40ae80 <ferror@plt+0x9150>
  40dcb4:	cmp	w0, #0x0
  40dcb8:	b.ne	40dd4c <ferror@plt+0xc01c>  // b.any
  40dcbc:	ldr	x0, [sp, #48]
  40dcc0:	ldr	x0, [x0, #8]
  40dcc4:	mov	x1, x0
  40dcc8:	ldr	x0, [sp, #24]
  40dccc:	bl	40ae80 <ferror@plt+0x9150>
  40dcd0:	cmp	w0, #0x0
  40dcd4:	b.ne	40dd4c <ferror@plt+0xc01c>  // b.any
  40dcd8:	ldr	x0, [sp, #48]
  40dcdc:	ldr	w0, [x0, #16]
  40dce0:	mov	w1, w0
  40dce4:	ldr	x0, [sp, #24]
  40dce8:	bl	40adbc <ferror@plt+0x908c>
  40dcec:	cmp	w0, #0x0
  40dcf0:	b.ne	40dd4c <ferror@plt+0xc01c>  // b.any
  40dcf4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40dcf8:	add	x0, x0, #0x598
  40dcfc:	ldr	x0, [x0]
  40dd00:	mov	w1, w0
  40dd04:	ldr	x0, [sp, #24]
  40dd08:	bl	40adbc <ferror@plt+0x908c>
  40dd0c:	cmp	w0, #0x0
  40dd10:	b.ne	40dd4c <ferror@plt+0xc01c>  // b.any
  40dd14:	mov	x2, #0xf                   	// #15
  40dd18:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40dd1c:	add	x1, x0, #0x858
  40dd20:	ldr	x0, [sp, #24]
  40dd24:	bl	40af4c <ferror@plt+0x921c>
  40dd28:	cmp	w0, #0x0
  40dd2c:	b.ne	40dd4c <ferror@plt+0xc01c>  // b.any
  40dd30:	mov	x2, #0x1                   	// #1
  40dd34:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40dd38:	add	x1, x0, #0x868
  40dd3c:	ldr	x0, [sp, #24]
  40dd40:	bl	40af4c <ferror@plt+0x921c>
  40dd44:	cmp	w0, #0x0
  40dd48:	b.eq	40dd5c <ferror@plt+0xc02c>  // b.none
  40dd4c:	ldr	x0, [sp, #16]
  40dd50:	bl	401930 <perror@plt>
  40dd54:	mov	w0, #0x1                   	// #1
  40dd58:	bl	40d4e0 <ferror@plt+0xb7b0>
  40dd5c:	str	wzr, [sp, #60]
  40dd60:	b	40ddd4 <ferror@plt+0xc0a4>
  40dd64:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40dd68:	add	x0, x0, #0xa58
  40dd6c:	ldr	x0, [x0]
  40dd70:	ldr	x0, [x0, #8]
  40dd74:	ldr	x2, [x0, #96]
  40dd78:	ldr	x0, [sp, #48]
  40dd7c:	ldr	x1, [x0, #24]
  40dd80:	ldr	w0, [sp, #60]
  40dd84:	lsl	x0, x0, #2
  40dd88:	add	x0, x1, x0
  40dd8c:	ldr	w0, [x0]
  40dd90:	sxtw	x0, w0
  40dd94:	add	x1, sp, #0x28
  40dd98:	blr	x2
  40dd9c:	add	x0, sp, #0x28
  40dda0:	ldr	x3, [sp, #24]
  40dda4:	mov	x2, #0x1                   	// #1
  40dda8:	mov	x1, #0x2                   	// #2
  40ddac:	bl	401c10 <fwrite@plt>
  40ddb0:	cmp	x0, #0x1
  40ddb4:	b.eq	40ddc8 <ferror@plt+0xc098>  // b.none
  40ddb8:	ldr	x0, [sp, #16]
  40ddbc:	bl	401930 <perror@plt>
  40ddc0:	mov	w0, #0x1                   	// #1
  40ddc4:	bl	40d4e0 <ferror@plt+0xb7b0>
  40ddc8:	ldr	w0, [sp, #60]
  40ddcc:	add	w0, w0, #0x1
  40ddd0:	str	w0, [sp, #60]
  40ddd4:	ldr	x0, [sp, #48]
  40ddd8:	ldr	w0, [x0, #16]
  40dddc:	ldr	w1, [sp, #60]
  40dde0:	cmp	w1, w0
  40dde4:	b.cc	40dd64 <ferror@plt+0xc034>  // b.lo, b.ul, b.last
  40dde8:	ldr	w0, [sp, #56]
  40ddec:	add	w0, w0, #0x1
  40ddf0:	str	w0, [sp, #56]
  40ddf4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ddf8:	add	x0, x0, #0xaa0
  40ddfc:	ldr	w0, [x0]
  40de00:	ldr	w1, [sp, #56]
  40de04:	cmp	w1, w0
  40de08:	b.cc	40dc70 <ferror@plt+0xbf40>  // b.lo, b.ul, b.last
  40de0c:	nop
  40de10:	nop
  40de14:	ldp	x29, x30, [sp], #64
  40de18:	ret
  40de1c:	stp	x29, x30, [sp, #-48]!
  40de20:	mov	x29, sp
  40de24:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40de28:	add	x0, x0, #0xab0
  40de2c:	ldr	x0, [x0, #8]
  40de30:	str	x0, [sp, #40]
  40de34:	b	40df80 <ferror@plt+0xc250>
  40de38:	ldr	x0, [sp, #40]
  40de3c:	ldr	x0, [x0]
  40de40:	bl	40f104 <ferror@plt+0xd3d4>
  40de44:	str	x0, [sp, #32]
  40de48:	ldr	x0, [sp, #40]
  40de4c:	ldr	x0, [x0]
  40de50:	lsr	x1, x0, #1
  40de54:	ldr	x0, [sp, #40]
  40de58:	str	x1, [x0, #240]
  40de5c:	ldr	x0, [sp, #32]
  40de60:	cmp	x0, #0x0
  40de64:	b.eq	40df74 <ferror@plt+0xc244>  // b.none
  40de68:	ldr	x0, [sp, #40]
  40de6c:	ldr	x1, [x0, #240]
  40de70:	ldr	x0, [sp, #32]
  40de74:	ldr	x0, [x0]
  40de78:	sub	x0, x1, x0
  40de7c:	fmov	d0, x0
  40de80:	ucvtf	d1, d0
  40de84:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40de88:	add	x0, x0, #0xaa8
  40de8c:	ldr	d0, [x0]
  40de90:	fdiv	d0, d1, d0
  40de94:	fcvtzu	d0, d0
  40de98:	str	d0, [sp, #24]
  40de9c:	ldr	x0, [sp, #40]
  40dea0:	ldr	x1, [x0, #240]
  40dea4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40dea8:	add	x0, x0, #0xa80
  40deac:	ldr	w0, [x0]
  40deb0:	sxtw	x0, w0
  40deb4:	lsr	x0, x0, #1
  40deb8:	add	x1, x1, x0
  40debc:	ldr	x0, [sp, #32]
  40dec0:	ldr	x0, [x0]
  40dec4:	sub	x0, x1, x0
  40dec8:	fmov	d0, x0
  40decc:	ucvtf	d1, d0
  40ded0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ded4:	add	x0, x0, #0xaa8
  40ded8:	ldr	d0, [x0]
  40dedc:	fdiv	d0, d1, d0
  40dee0:	fcvtzu	d0, d0
  40dee4:	str	d0, [sp, #16]
  40dee8:	ldr	x1, [sp, #24]
  40deec:	ldr	x0, [sp, #16]
  40def0:	cmp	x1, x0
  40def4:	b.cs	40df74 <ferror@plt+0xc244>  // b.hs, b.nlast
  40def8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40defc:	add	x0, x0, #0x5a0
  40df00:	ldr	w0, [x0]
  40df04:	and	w0, w0, #0x40
  40df08:	cmp	w0, #0x0
  40df0c:	b.eq	40df4c <ferror@plt+0xc21c>  // b.none
  40df10:	ldr	x0, [sp, #40]
  40df14:	ldr	x3, [x0, #240]
  40df18:	ldr	x0, [sp, #40]
  40df1c:	ldr	x1, [x0, #240]
  40df20:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40df24:	add	x0, x0, #0xa80
  40df28:	ldr	w0, [x0]
  40df2c:	sxtw	x0, w0
  40df30:	lsr	x0, x0, #1
  40df34:	add	x0, x1, x0
  40df38:	mov	x2, x0
  40df3c:	mov	x1, x3
  40df40:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40df44:	add	x0, x0, #0x7b8
  40df48:	bl	401cb0 <printf@plt>
  40df4c:	ldr	x0, [sp, #40]
  40df50:	ldr	x1, [x0, #240]
  40df54:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40df58:	add	x0, x0, #0xa80
  40df5c:	ldr	w0, [x0]
  40df60:	sxtw	x0, w0
  40df64:	lsr	x0, x0, #1
  40df68:	add	x1, x1, x0
  40df6c:	ldr	x0, [sp, #40]
  40df70:	str	x1, [x0, #240]
  40df74:	ldr	x0, [sp, #40]
  40df78:	add	x0, x0, #0x158
  40df7c:	str	x0, [sp, #40]
  40df80:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40df84:	add	x0, x0, #0xab0
  40df88:	ldr	x0, [x0, #16]
  40df8c:	ldr	x1, [sp, #40]
  40df90:	cmp	x1, x0
  40df94:	b.cc	40de38 <ferror@plt+0xc108>  // b.lo, b.ul, b.last
  40df98:	nop
  40df9c:	nop
  40dfa0:	ldp	x29, x30, [sp], #48
  40dfa4:	ret
  40dfa8:	stp	x29, x30, [sp, #-128]!
  40dfac:	mov	x29, sp
  40dfb0:	str	x0, [sp, #24]
  40dfb4:	ldr	x0, [sp, #24]
  40dfb8:	ldr	x0, [x0]
  40dfbc:	lsr	x0, x0, #1
  40dfc0:	str	x0, [sp, #104]
  40dfc4:	str	wzr, [sp, #124]
  40dfc8:	mov	w0, #0x1                   	// #1
  40dfcc:	str	w0, [sp, #116]
  40dfd0:	b	40e364 <ferror@plt+0xc634>
  40dfd4:	ldr	x0, [sp, #24]
  40dfd8:	ldr	x1, [x0, #24]
  40dfdc:	ldr	w0, [sp, #124]
  40dfe0:	lsl	x0, x0, #2
  40dfe4:	add	x0, x1, x0
  40dfe8:	ldr	w0, [x0]
  40dfec:	str	w0, [sp, #100]
  40dff0:	ldr	w0, [sp, #100]
  40dff4:	cmp	w0, #0x0
  40dff8:	b.eq	40e34c <ferror@plt+0xc61c>  // b.none
  40dffc:	ldr	w0, [sp, #124]
  40e000:	ucvtf	d1, w0
  40e004:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e008:	add	x0, x0, #0xaa8
  40e00c:	ldr	d0, [x0]
  40e010:	fmul	d0, d1, d0
  40e014:	fcvtzu	d0, d0
  40e018:	ldr	x0, [sp, #104]
  40e01c:	fmov	x1, d0
  40e020:	add	x0, x0, x1
  40e024:	str	x0, [sp, #88]
  40e028:	ldr	w0, [sp, #124]
  40e02c:	add	w0, w0, #0x1
  40e030:	ucvtf	d1, w0
  40e034:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e038:	add	x0, x0, #0xaa8
  40e03c:	ldr	d0, [x0]
  40e040:	fmul	d0, d1, d0
  40e044:	fcvtzu	d0, d0
  40e048:	ldr	x0, [sp, #104]
  40e04c:	fmov	x1, d0
  40e050:	add	x0, x0, x1
  40e054:	str	x0, [sp, #80]
  40e058:	ldr	w0, [sp, #100]
  40e05c:	ucvtf	d0, w0
  40e060:	str	d0, [sp, #72]
  40e064:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e068:	add	x0, x0, #0x5a0
  40e06c:	ldr	w0, [x0]
  40e070:	and	w0, w0, #0x40
  40e074:	cmp	w0, #0x0
  40e078:	b.eq	40e0a0 <ferror@plt+0xc370>  // b.none
  40e07c:	ldr	x0, [sp, #88]
  40e080:	lsl	x1, x0, #1
  40e084:	ldr	x0, [sp, #80]
  40e088:	lsl	x0, x0, #1
  40e08c:	ldr	w3, [sp, #100]
  40e090:	mov	x2, x0
  40e094:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e098:	add	x0, x0, #0x7f0
  40e09c:	bl	401cb0 <printf@plt>
  40e0a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e0a4:	add	x0, x0, #0x5d8
  40e0a8:	ldr	d1, [x0]
  40e0ac:	ldr	d0, [sp, #72]
  40e0b0:	fadd	d0, d1, d0
  40e0b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e0b8:	add	x0, x0, #0x5d8
  40e0bc:	str	d0, [x0]
  40e0c0:	ldr	w0, [sp, #116]
  40e0c4:	sub	w0, w0, #0x1
  40e0c8:	str	w0, [sp, #120]
  40e0cc:	b	40e330 <ferror@plt+0xc600>
  40e0d0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e0d4:	add	x0, x0, #0xab0
  40e0d8:	ldr	x1, [x0, #8]
  40e0dc:	ldr	w2, [sp, #120]
  40e0e0:	mov	x0, #0x158                 	// #344
  40e0e4:	mul	x0, x2, x0
  40e0e8:	add	x0, x1, x0
  40e0ec:	ldr	x0, [x0, #240]
  40e0f0:	str	x0, [sp, #64]
  40e0f4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e0f8:	add	x0, x0, #0xab0
  40e0fc:	ldr	x1, [x0, #8]
  40e100:	ldr	w0, [sp, #120]
  40e104:	add	w0, w0, #0x1
  40e108:	mov	w2, w0
  40e10c:	mov	x0, #0x158                 	// #344
  40e110:	mul	x0, x2, x0
  40e114:	add	x0, x1, x0
  40e118:	ldr	x0, [x0, #240]
  40e11c:	str	x0, [sp, #56]
  40e120:	ldr	x1, [sp, #80]
  40e124:	ldr	x0, [sp, #64]
  40e128:	cmp	x1, x0
  40e12c:	b.cc	40e354 <ferror@plt+0xc624>  // b.lo, b.ul, b.last
  40e130:	ldr	x1, [sp, #88]
  40e134:	ldr	x0, [sp, #56]
  40e138:	cmp	x1, x0
  40e13c:	b.cs	40e318 <ferror@plt+0xc5e8>  // b.hs, b.nlast
  40e140:	ldr	x0, [sp, #80]
  40e144:	ldr	x2, [sp, #56]
  40e148:	ldr	x1, [sp, #56]
  40e14c:	cmp	x2, x0
  40e150:	csel	x1, x1, x0, ls  // ls = plast
  40e154:	ldr	x0, [sp, #88]
  40e158:	ldr	x3, [sp, #64]
  40e15c:	ldr	x2, [sp, #64]
  40e160:	cmp	x3, x0
  40e164:	csel	x0, x2, x0, cs  // cs = hs, nlast
  40e168:	sub	x0, x1, x0
  40e16c:	str	x0, [sp, #48]
  40e170:	ldr	x0, [sp, #48]
  40e174:	cmp	x0, #0x0
  40e178:	b.eq	40e31c <ferror@plt+0xc5ec>  // b.none
  40e17c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e180:	add	x0, x0, #0x5a0
  40e184:	ldr	w0, [x0]
  40e188:	and	w0, w0, #0x40
  40e18c:	cmp	w0, #0x0
  40e190:	b.eq	40e21c <ferror@plt+0xc4ec>  // b.none
  40e194:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e198:	add	x0, x0, #0xab0
  40e19c:	ldr	x1, [x0, #8]
  40e1a0:	ldr	w2, [sp, #120]
  40e1a4:	mov	x0, #0x158                 	// #344
  40e1a8:	mul	x0, x2, x0
  40e1ac:	add	x0, x1, x0
  40e1b0:	ldr	x5, [x0]
  40e1b4:	ldr	x0, [sp, #56]
  40e1b8:	lsl	x6, x0, #1
  40e1bc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e1c0:	add	x0, x0, #0xab0
  40e1c4:	ldr	x1, [x0, #8]
  40e1c8:	ldr	w2, [sp, #120]
  40e1cc:	mov	x0, #0x158                 	// #344
  40e1d0:	mul	x0, x2, x0
  40e1d4:	add	x0, x1, x0
  40e1d8:	ldr	x1, [x0, #16]
  40e1dc:	ldr	d0, [sp, #48]
  40e1e0:	ucvtf	d1, d0
  40e1e4:	ldr	d0, [sp, #72]
  40e1e8:	fmul	d1, d1, d0
  40e1ec:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e1f0:	add	x0, x0, #0xaa8
  40e1f4:	ldr	d0, [x0]
  40e1f8:	fdiv	d0, d1, d0
  40e1fc:	ldr	x0, [sp, #48]
  40e200:	mov	x4, x0
  40e204:	mov	x3, x1
  40e208:	mov	x2, x6
  40e20c:	mov	x1, x5
  40e210:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e214:	add	x0, x0, #0x838
  40e218:	bl	401cb0 <printf@plt>
  40e21c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e220:	add	x0, x0, #0xab0
  40e224:	ldr	x1, [x0, #8]
  40e228:	ldr	w2, [sp, #120]
  40e22c:	mov	x0, #0x158                 	// #344
  40e230:	mul	x0, x2, x0
  40e234:	add	x0, x1, x0
  40e238:	ldr	x0, [x0]
  40e23c:	str	x0, [sp, #40]
  40e240:	ldr	d0, [sp, #48]
  40e244:	ucvtf	d1, d0
  40e248:	ldr	d0, [sp, #72]
  40e24c:	fmul	d1, d1, d0
  40e250:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e254:	add	x0, x0, #0xaa8
  40e258:	ldr	d0, [x0]
  40e25c:	fdiv	d0, d1, d0
  40e260:	str	d0, [sp, #32]
  40e264:	ldr	x1, [sp, #40]
  40e268:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e26c:	add	x0, x0, #0xb28
  40e270:	bl	410220 <ferror@plt+0xe4f0>
  40e274:	cmp	x0, #0x0
  40e278:	b.ne	40e2a8 <ferror@plt+0xc578>  // b.any
  40e27c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e280:	add	x0, x0, #0xac8
  40e284:	ldr	w0, [x0, #96]
  40e288:	cmp	w0, #0x0
  40e28c:	b.ne	40e2f4 <ferror@plt+0xc5c4>  // b.any
  40e290:	ldr	x1, [sp, #40]
  40e294:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e298:	add	x0, x0, #0xb40
  40e29c:	bl	410220 <ferror@plt+0xe4f0>
  40e2a0:	cmp	x0, #0x0
  40e2a4:	b.ne	40e2f4 <ferror@plt+0xc5c4>  // b.any
  40e2a8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e2ac:	add	x0, x0, #0xab0
  40e2b0:	ldr	x1, [x0, #8]
  40e2b4:	ldr	w2, [sp, #120]
  40e2b8:	mov	x0, #0x158                 	// #344
  40e2bc:	mul	x0, x2, x0
  40e2c0:	add	x0, x1, x0
  40e2c4:	ldr	d1, [x0, #232]
  40e2c8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e2cc:	add	x0, x0, #0xab0
  40e2d0:	ldr	x1, [x0, #8]
  40e2d4:	ldr	w2, [sp, #120]
  40e2d8:	mov	x0, #0x158                 	// #344
  40e2dc:	mul	x0, x2, x0
  40e2e0:	add	x0, x1, x0
  40e2e4:	ldr	d0, [sp, #32]
  40e2e8:	fadd	d0, d1, d0
  40e2ec:	str	d0, [x0, #232]
  40e2f0:	b	40e31c <ferror@plt+0xc5ec>
  40e2f4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e2f8:	add	x0, x0, #0x5d8
  40e2fc:	ldr	d1, [x0]
  40e300:	ldr	d0, [sp, #32]
  40e304:	fsub	d0, d1, d0
  40e308:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e30c:	add	x0, x0, #0x5d8
  40e310:	str	d0, [x0]
  40e314:	b	40e31c <ferror@plt+0xc5ec>
  40e318:	nop
  40e31c:	ldr	w0, [sp, #120]
  40e320:	add	w0, w0, #0x1
  40e324:	str	w0, [sp, #120]
  40e328:	ldr	w0, [sp, #120]
  40e32c:	str	w0, [sp, #116]
  40e330:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e334:	add	x0, x0, #0xab0
  40e338:	ldr	w0, [x0]
  40e33c:	ldr	w1, [sp, #120]
  40e340:	cmp	w1, w0
  40e344:	b.cc	40e0d0 <ferror@plt+0xc3a0>  // b.lo, b.ul, b.last
  40e348:	b	40e358 <ferror@plt+0xc628>
  40e34c:	nop
  40e350:	b	40e358 <ferror@plt+0xc628>
  40e354:	nop
  40e358:	ldr	w0, [sp, #124]
  40e35c:	add	w0, w0, #0x1
  40e360:	str	w0, [sp, #124]
  40e364:	ldr	x0, [sp, #24]
  40e368:	ldr	w0, [x0, #16]
  40e36c:	ldr	w1, [sp, #124]
  40e370:	cmp	w1, w0
  40e374:	b.cc	40dfd4 <ferror@plt+0xc2a4>  // b.lo, b.ul, b.last
  40e378:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e37c:	add	x0, x0, #0x5a0
  40e380:	ldr	w0, [x0]
  40e384:	and	w0, w0, #0x40
  40e388:	cmp	w0, #0x0
  40e38c:	b.eq	40e3a8 <ferror@plt+0xc678>  // b.none
  40e390:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e394:	add	x0, x0, #0x5d8
  40e398:	ldr	d0, [x0]
  40e39c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e3a0:	add	x0, x0, #0x878
  40e3a4:	bl	401cb0 <printf@plt>
  40e3a8:	nop
  40e3ac:	ldp	x29, x30, [sp], #128
  40e3b0:	ret
  40e3b4:	stp	x29, x30, [sp, #-32]!
  40e3b8:	mov	x29, sp
  40e3bc:	bl	40de1c <ferror@plt+0xc0ec>
  40e3c0:	str	wzr, [sp, #28]
  40e3c4:	b	40e3f0 <ferror@plt+0xc6c0>
  40e3c8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e3cc:	add	x0, x0, #0xa98
  40e3d0:	ldr	x1, [x0]
  40e3d4:	ldr	w0, [sp, #28]
  40e3d8:	lsl	x0, x0, #5
  40e3dc:	add	x0, x1, x0
  40e3e0:	bl	40dfa8 <ferror@plt+0xc278>
  40e3e4:	ldr	w0, [sp, #28]
  40e3e8:	add	w0, w0, #0x1
  40e3ec:	str	w0, [sp, #28]
  40e3f0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e3f4:	add	x0, x0, #0xaa0
  40e3f8:	ldr	w0, [x0]
  40e3fc:	ldr	w1, [sp, #28]
  40e400:	cmp	w1, w0
  40e404:	b.cc	40e3c8 <ferror@plt+0xc698>  // b.lo, b.ul, b.last
  40e408:	nop
  40e40c:	nop
  40e410:	ldp	x29, x30, [sp], #32
  40e414:	ret
  40e418:	stp	x29, x30, [sp, #-128]!
  40e41c:	mov	x29, sp
  40e420:	stp	x19, x20, [sp, #16]
  40e424:	str	x21, [sp, #32]
  40e428:	str	w0, [sp, #60]
  40e42c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e430:	add	x1, x0, #0x898
  40e434:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e438:	add	x0, x0, #0x620
  40e43c:	bl	401bc0 <dgettext@plt>
  40e440:	mov	x1, x0
  40e444:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40e448:	add	x0, x0, #0x868
  40e44c:	ldrb	w0, [x0]
  40e450:	mov	w2, w0
  40e454:	add	x0, sp, #0x40
  40e458:	mov	w3, w2
  40e45c:	ldr	w2, [sp, #60]
  40e460:	bl	401950 <sprintf@plt>
  40e464:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e468:	add	x0, x0, #0x5a8
  40e46c:	ldr	w0, [x0]
  40e470:	cmp	w0, #0x0
  40e474:	b.eq	40e534 <ferror@plt+0xc804>  // b.none
  40e478:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e47c:	add	x1, x0, #0x8a8
  40e480:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e484:	add	x0, x0, #0x620
  40e488:	bl	401bc0 <dgettext@plt>
  40e48c:	mov	x2, x0
  40e490:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e494:	add	x0, x0, #0xaa8
  40e498:	ldr	d0, [x0]
  40e49c:	fcvtzs	d0, d0
  40e4a0:	fmov	x0, d0
  40e4a4:	lsl	x0, x0, #1
  40e4a8:	mov	x1, x0
  40e4ac:	mov	x0, x2
  40e4b0:	bl	401cb0 <printf@plt>
  40e4b4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e4b8:	add	x0, x0, #0x5d8
  40e4bc:	ldr	d0, [x0]
  40e4c0:	fcmpe	d0, #0.0
  40e4c4:	b.le	40e574 <ferror@plt+0xc844>
  40e4c8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e4cc:	add	x1, x0, #0x8e0
  40e4d0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e4d4:	add	x0, x0, #0x620
  40e4d8:	bl	401bc0 <dgettext@plt>
  40e4dc:	mov	x2, x0
  40e4e0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e4e4:	add	x0, x0, #0x5d8
  40e4e8:	ldr	d0, [x0]
  40e4ec:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40e4f0:	fmov	d1, x0
  40e4f4:	fdiv	d2, d1, d0
  40e4f8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e4fc:	add	x0, x0, #0x5d8
  40e500:	ldr	d1, [x0]
  40e504:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e508:	add	x0, x0, #0x598
  40e50c:	ldr	d0, [x0]
  40e510:	scvtf	d0, d0
  40e514:	fdiv	d0, d1, d0
  40e518:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40e51c:	add	x1, x0, #0x858
  40e520:	fmov	d1, d0
  40e524:	fmov	d0, d2
  40e528:	mov	x0, x2
  40e52c:	bl	401cb0 <printf@plt>
  40e530:	b	40e574 <ferror@plt+0xc844>
  40e534:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e538:	add	x1, x0, #0x900
  40e53c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e540:	add	x0, x0, #0x620
  40e544:	bl	401bc0 <dgettext@plt>
  40e548:	mov	x2, x0
  40e54c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e550:	add	x0, x0, #0x598
  40e554:	ldr	d0, [x0]
  40e558:	scvtf	d0, d0
  40e55c:	fmov	d1, #1.000000000000000000e+00
  40e560:	fdiv	d0, d1, d0
  40e564:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40e568:	add	x1, x0, #0x858
  40e56c:	mov	x0, x2
  40e570:	bl	401cb0 <printf@plt>
  40e574:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e578:	add	x0, x0, #0x5d8
  40e57c:	ldr	d0, [x0]
  40e580:	fcmpe	d0, #0.0
  40e584:	b.hi	40e5b0 <ferror@plt+0xc880>  // b.pmore
  40e588:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e58c:	add	x1, x0, #0x920
  40e590:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e594:	add	x0, x0, #0x620
  40e598:	bl	401bc0 <dgettext@plt>
  40e59c:	bl	401cb0 <printf@plt>
  40e5a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e5a4:	add	x0, x0, #0x5d8
  40e5a8:	fmov	d0, #1.000000000000000000e+00
  40e5ac:	str	d0, [x0]
  40e5b0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e5b4:	add	x1, x0, #0x938
  40e5b8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e5bc:	add	x0, x0, #0x620
  40e5c0:	bl	401bc0 <dgettext@plt>
  40e5c4:	mov	x19, x0
  40e5c8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e5cc:	add	x1, x0, #0x948
  40e5d0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e5d4:	add	x0, x0, #0x620
  40e5d8:	bl	401bc0 <dgettext@plt>
  40e5dc:	mov	x20, x0
  40e5e0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e5e4:	add	x1, x0, #0x948
  40e5e8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e5ec:	add	x0, x0, #0x620
  40e5f0:	bl	401bc0 <dgettext@plt>
  40e5f4:	mov	x21, x0
  40e5f8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e5fc:	add	x1, x0, #0x950
  40e600:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e604:	add	x0, x0, #0x620
  40e608:	bl	401bc0 <dgettext@plt>
  40e60c:	mov	x1, x0
  40e610:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e614:	add	x7, x0, #0x958
  40e618:	mov	x6, x1
  40e61c:	mov	x5, x21
  40e620:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e624:	add	x4, x0, #0x958
  40e628:	mov	x3, x20
  40e62c:	mov	x2, x19
  40e630:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e634:	add	x1, x0, #0x960
  40e638:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e63c:	add	x0, x0, #0x968
  40e640:	bl	401cb0 <printf@plt>
  40e644:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e648:	add	x1, x0, #0x998
  40e64c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e650:	add	x0, x0, #0x620
  40e654:	bl	401bc0 <dgettext@plt>
  40e658:	mov	x19, x0
  40e65c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e660:	add	x1, x0, #0x9a0
  40e664:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e668:	add	x0, x0, #0x620
  40e66c:	bl	401bc0 <dgettext@plt>
  40e670:	mov	x20, x0
  40e674:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e678:	add	x1, x0, #0x9a8
  40e67c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e680:	add	x0, x0, #0x620
  40e684:	bl	401bc0 <dgettext@plt>
  40e688:	mov	x2, x0
  40e68c:	add	x1, sp, #0x40
  40e690:	add	x0, sp, #0x40
  40e694:	mov	x7, x2
  40e698:	mov	x6, x1
  40e69c:	mov	x5, x0
  40e6a0:	mov	x4, x20
  40e6a4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40e6a8:	add	x3, x0, #0x858
  40e6ac:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40e6b0:	add	x2, x0, #0x858
  40e6b4:	mov	x1, x19
  40e6b8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e6bc:	add	x0, x0, #0x9b0
  40e6c0:	bl	401cb0 <printf@plt>
  40e6c4:	nop
  40e6c8:	ldp	x19, x20, [sp, #16]
  40e6cc:	ldr	x21, [sp, #32]
  40e6d0:	ldp	x29, x30, [sp], #128
  40e6d4:	ret
  40e6d8:	stp	x29, x30, [sp, #-32]!
  40e6dc:	mov	x29, sp
  40e6e0:	str	x0, [sp, #24]
  40e6e4:	str	d0, [sp, #16]
  40e6e8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40e6ec:	add	x0, x0, #0x270
  40e6f0:	ldr	w0, [x0]
  40e6f4:	cmp	w0, #0x0
  40e6f8:	b.eq	40e71c <ferror@plt+0xc9ec>  // b.none
  40e6fc:	ldr	x0, [sp, #24]
  40e700:	ldr	x0, [x0, #40]
  40e704:	cmp	x0, #0x0
  40e708:	b.ne	40e71c <ferror@plt+0xc9ec>  // b.any
  40e70c:	ldr	x0, [sp, #24]
  40e710:	ldr	d0, [x0, #232]
  40e714:	fcmp	d0, #0.0
  40e718:	b.eq	40e97c <ferror@plt+0xcc4c>  // b.none
  40e71c:	ldr	x0, [sp, #24]
  40e720:	ldr	d1, [x0, #232]
  40e724:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e728:	add	x0, x0, #0x5d0
  40e72c:	ldr	d0, [x0]
  40e730:	fadd	d0, d1, d0
  40e734:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e738:	add	x0, x0, #0x5d0
  40e73c:	str	d0, [x0]
  40e740:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e744:	add	x0, x0, #0x5a8
  40e748:	ldr	w0, [x0]
  40e74c:	cmp	w0, #0x0
  40e750:	b.eq	40e7ec <ferror@plt+0xcabc>  // b.none
  40e754:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e758:	add	x0, x0, #0x5d8
  40e75c:	ldr	d0, [x0]
  40e760:	fcmpe	d0, #0.0
  40e764:	b.le	40e790 <ferror@plt+0xca60>
  40e768:	ldr	x0, [sp, #24]
  40e76c:	ldr	d0, [x0, #232]
  40e770:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40e774:	fmov	d1, x0
  40e778:	fmul	d1, d0, d1
  40e77c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e780:	add	x0, x0, #0x5d8
  40e784:	ldr	d0, [x0]
  40e788:	fdiv	d3, d1, d0
  40e78c:	b	40e794 <ferror@plt+0xca64>
  40e790:	movi	d3, #0x0
  40e794:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e798:	add	x0, x0, #0x5d0
  40e79c:	ldr	d1, [x0]
  40e7a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e7a4:	add	x0, x0, #0x598
  40e7a8:	ldr	d0, [x0]
  40e7ac:	scvtf	d0, d0
  40e7b0:	fdiv	d4, d1, d0
  40e7b4:	ldr	x0, [sp, #24]
  40e7b8:	ldr	d1, [x0, #232]
  40e7bc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e7c0:	add	x0, x0, #0x598
  40e7c4:	ldr	d0, [x0]
  40e7c8:	scvtf	d0, d0
  40e7cc:	fdiv	d0, d1, d0
  40e7d0:	fmov	d2, d0
  40e7d4:	fmov	d1, d4
  40e7d8:	fmov	d0, d3
  40e7dc:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e7e0:	add	x0, x0, #0x9e0
  40e7e4:	bl	401cb0 <printf@plt>
  40e7e8:	b	40e880 <ferror@plt+0xcb50>
  40e7ec:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e7f0:	add	x0, x0, #0x5d8
  40e7f4:	ldr	d0, [x0]
  40e7f8:	fcmpe	d0, #0.0
  40e7fc:	b.le	40e828 <ferror@plt+0xcaf8>
  40e800:	ldr	x0, [sp, #24]
  40e804:	ldr	d0, [x0, #232]
  40e808:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40e80c:	fmov	d1, x0
  40e810:	fmul	d1, d0, d1
  40e814:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e818:	add	x0, x0, #0x5d8
  40e81c:	ldr	d0, [x0]
  40e820:	fdiv	d3, d1, d0
  40e824:	b	40e82c <ferror@plt+0xcafc>
  40e828:	movi	d3, #0x0
  40e82c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e830:	add	x0, x0, #0x5d0
  40e834:	ldr	d1, [x0]
  40e838:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e83c:	add	x0, x0, #0x598
  40e840:	ldr	d0, [x0]
  40e844:	scvtf	d0, d0
  40e848:	fdiv	d4, d1, d0
  40e84c:	ldr	x0, [sp, #24]
  40e850:	ldr	d1, [x0, #232]
  40e854:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e858:	add	x0, x0, #0x598
  40e85c:	ldr	d0, [x0]
  40e860:	scvtf	d0, d0
  40e864:	fdiv	d0, d1, d0
  40e868:	fmov	d2, d0
  40e86c:	fmov	d1, d4
  40e870:	fmov	d0, d3
  40e874:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e878:	add	x0, x0, #0x9f8
  40e87c:	bl	401cb0 <printf@plt>
  40e880:	ldr	x0, [sp, #24]
  40e884:	ldr	x0, [x0, #40]
  40e888:	cmp	x0, #0x0
  40e88c:	b.eq	40e924 <ferror@plt+0xcbf4>  // b.none
  40e890:	ldr	x0, [sp, #24]
  40e894:	ldr	x1, [x0, #40]
  40e898:	ldr	x0, [sp, #24]
  40e89c:	ldr	d1, [x0, #232]
  40e8a0:	ldr	d0, [sp, #16]
  40e8a4:	fmul	d1, d1, d0
  40e8a8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e8ac:	add	x0, x0, #0x598
  40e8b0:	ldr	d0, [x0]
  40e8b4:	scvtf	d0, d0
  40e8b8:	fdiv	d1, d1, d0
  40e8bc:	ldr	x0, [sp, #24]
  40e8c0:	ldr	d0, [x0, #40]
  40e8c4:	ucvtf	d0, d0
  40e8c8:	fdiv	d2, d1, d0
  40e8cc:	ldr	x0, [sp, #24]
  40e8d0:	ldr	d1, [x0, #232]
  40e8d4:	ldr	x0, [sp, #24]
  40e8d8:	ldr	d0, [x0, #256]
  40e8dc:	fadd	d1, d1, d0
  40e8e0:	ldr	d0, [sp, #16]
  40e8e4:	fmul	d1, d1, d0
  40e8e8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e8ec:	add	x0, x0, #0x598
  40e8f0:	ldr	d0, [x0]
  40e8f4:	scvtf	d0, d0
  40e8f8:	fdiv	d1, d1, d0
  40e8fc:	ldr	x0, [sp, #24]
  40e900:	ldr	d0, [x0, #40]
  40e904:	ucvtf	d0, d0
  40e908:	fdiv	d0, d1, d0
  40e90c:	fmov	d1, d0
  40e910:	fmov	d0, d2
  40e914:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e918:	add	x0, x0, #0xa10
  40e91c:	bl	401cb0 <printf@plt>
  40e920:	b	40e948 <ferror@plt+0xcc18>
  40e924:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e928:	add	x3, x0, #0x958
  40e92c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e930:	add	x2, x0, #0x958
  40e934:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e938:	add	x1, x0, #0x958
  40e93c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40e940:	add	x0, x0, #0xa28
  40e944:	bl	401cb0 <printf@plt>
  40e948:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40e94c:	add	x0, x0, #0x5a8
  40e950:	ldr	w0, [x0]
  40e954:	cmp	w0, #0x0
  40e958:	b.eq	40e968 <ferror@plt+0xcc38>  // b.none
  40e95c:	ldr	x0, [sp, #24]
  40e960:	bl	4113f0 <ferror@plt+0xf6c0>
  40e964:	b	40e970 <ferror@plt+0xcc40>
  40e968:	ldr	x0, [sp, #24]
  40e96c:	bl	411190 <ferror@plt+0xf460>
  40e970:	mov	w0, #0xa                   	// #10
  40e974:	bl	401ce0 <putchar@plt>
  40e978:	b	40e980 <ferror@plt+0xcc50>
  40e97c:	nop
  40e980:	ldp	x29, x30, [sp], #32
  40e984:	ret
  40e988:	stp	x29, x30, [sp, #-64]!
  40e98c:	mov	x29, sp
  40e990:	str	x0, [sp, #24]
  40e994:	str	x1, [sp, #16]
  40e998:	ldr	x0, [sp, #24]
  40e99c:	ldr	x0, [x0]
  40e9a0:	str	x0, [sp, #56]
  40e9a4:	ldr	x0, [sp, #16]
  40e9a8:	ldr	x0, [x0]
  40e9ac:	str	x0, [sp, #48]
  40e9b0:	ldr	x0, [sp, #48]
  40e9b4:	ldr	d1, [x0, #232]
  40e9b8:	ldr	x0, [sp, #56]
  40e9bc:	ldr	d0, [x0, #232]
  40e9c0:	fsub	d0, d1, d0
  40e9c4:	str	d0, [sp, #40]
  40e9c8:	ldr	d0, [sp, #40]
  40e9cc:	fcmpe	d0, #0.0
  40e9d0:	b.le	40e9dc <ferror@plt+0xccac>
  40e9d4:	mov	w0, #0x1                   	// #1
  40e9d8:	b	40ea4c <ferror@plt+0xcd1c>
  40e9dc:	ldr	d0, [sp, #40]
  40e9e0:	fcmpe	d0, #0.0
  40e9e4:	b.pl	40e9f0 <ferror@plt+0xccc0>  // b.nfrst
  40e9e8:	mov	w0, #0xffffffff            	// #-1
  40e9ec:	b	40ea4c <ferror@plt+0xcd1c>
  40e9f0:	ldr	x0, [sp, #48]
  40e9f4:	ldr	x1, [x0, #40]
  40e9f8:	ldr	x0, [sp, #56]
  40e9fc:	ldr	x0, [x0, #40]
  40ea00:	cmp	x1, x0
  40ea04:	b.ls	40ea10 <ferror@plt+0xcce0>  // b.plast
  40ea08:	mov	w0, #0x1                   	// #1
  40ea0c:	b	40ea4c <ferror@plt+0xcd1c>
  40ea10:	ldr	x0, [sp, #48]
  40ea14:	ldr	x1, [x0, #40]
  40ea18:	ldr	x0, [sp, #56]
  40ea1c:	ldr	x0, [x0, #40]
  40ea20:	cmp	x1, x0
  40ea24:	b.cs	40ea30 <ferror@plt+0xcd00>  // b.hs, b.nlast
  40ea28:	mov	w0, #0xffffffff            	// #-1
  40ea2c:	b	40ea4c <ferror@plt+0xcd1c>
  40ea30:	ldr	x0, [sp, #56]
  40ea34:	ldr	x2, [x0, #16]
  40ea38:	ldr	x0, [sp, #48]
  40ea3c:	ldr	x0, [x0, #16]
  40ea40:	mov	x1, x0
  40ea44:	mov	x0, x2
  40ea48:	bl	401ba0 <strcmp@plt>
  40ea4c:	ldp	x29, x30, [sp], #64
  40ea50:	ret
  40ea54:	stp	x29, x30, [sp, #-80]!
  40ea58:	mov	x29, sp
  40ea5c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ea60:	add	x0, x0, #0x278
  40ea64:	ldr	w0, [x0]
  40ea68:	cmp	w0, #0x0
  40ea6c:	b.eq	40ea80 <ferror@plt+0xcd50>  // b.none
  40ea70:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ea74:	add	x0, x0, #0x278
  40ea78:	str	wzr, [x0]
  40ea7c:	b	40ea8c <ferror@plt+0xcd5c>
  40ea80:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40ea84:	add	x0, x0, #0xa40
  40ea88:	bl	401b60 <puts@plt>
  40ea8c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ea90:	add	x0, x0, #0x5d0
  40ea94:	str	xzr, [x0]
  40ea98:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ea9c:	add	x0, x0, #0x5a8
  40eaa0:	ldr	w0, [x0]
  40eaa4:	cmp	w0, #0x0
  40eaa8:	b.eq	40eaec <ferror@plt+0xcdbc>  // b.none
  40eaac:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40eab0:	add	x0, x0, #0x274
  40eab4:	ldr	w0, [x0]
  40eab8:	cmp	w0, #0x0
  40eabc:	b.eq	40eb04 <ferror@plt+0xcdd4>  // b.none
  40eac0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40eac4:	add	x1, x0, #0xa48
  40eac8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40eacc:	add	x0, x0, #0x620
  40ead0:	bl	401bc0 <dgettext@plt>
  40ead4:	bl	401cb0 <printf@plt>
  40ead8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40eadc:	add	x0, x0, #0x910
  40eae0:	ldr	x0, [x0]
  40eae4:	bl	4129d0 <ferror@plt+0x10ca0>
  40eae8:	b	40eb04 <ferror@plt+0xcdd4>
  40eaec:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40eaf0:	add	x1, x0, #0xa60
  40eaf4:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40eaf8:	add	x0, x0, #0x620
  40eafc:	bl	401bc0 <dgettext@plt>
  40eb00:	bl	401cb0 <printf@plt>
  40eb04:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40eb08:	add	x0, x0, #0xab0
  40eb0c:	ldr	w0, [x0]
  40eb10:	mov	w0, w0
  40eb14:	lsl	x0, x0, #3
  40eb18:	bl	401a90 <xmalloc@plt>
  40eb1c:	str	x0, [sp, #48]
  40eb20:	str	wzr, [sp, #68]
  40eb24:	b	40eb64 <ferror@plt+0xce34>
  40eb28:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40eb2c:	add	x0, x0, #0xab0
  40eb30:	ldr	x2, [x0, #8]
  40eb34:	ldr	w1, [sp, #68]
  40eb38:	mov	x0, #0x158                 	// #344
  40eb3c:	mul	x1, x1, x0
  40eb40:	ldr	w0, [sp, #68]
  40eb44:	lsl	x0, x0, #3
  40eb48:	ldr	x3, [sp, #48]
  40eb4c:	add	x0, x3, x0
  40eb50:	add	x1, x2, x1
  40eb54:	str	x1, [x0]
  40eb58:	ldr	w0, [sp, #68]
  40eb5c:	add	w0, w0, #0x1
  40eb60:	str	w0, [sp, #68]
  40eb64:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40eb68:	add	x0, x0, #0xab0
  40eb6c:	ldr	w0, [x0]
  40eb70:	ldr	w1, [sp, #68]
  40eb74:	cmp	w1, w0
  40eb78:	b.cc	40eb28 <ferror@plt+0xcdf8>  // b.lo, b.ul, b.last
  40eb7c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40eb80:	add	x0, x0, #0xab0
  40eb84:	ldr	w0, [x0]
  40eb88:	mov	w1, w0
  40eb8c:	adrp	x0, 40e000 <ferror@plt+0xc2d0>
  40eb90:	add	x3, x0, #0x988
  40eb94:	mov	x2, #0x8                   	// #8
  40eb98:	ldr	x0, [sp, #48]
  40eb9c:	bl	401990 <qsort@plt>
  40eba0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40eba4:	add	x0, x0, #0x5a8
  40eba8:	ldr	w0, [x0]
  40ebac:	cmp	w0, #0x0
  40ebb0:	b.eq	40ebc0 <ferror@plt+0xce90>  // b.none
  40ebb4:	mov	w0, #0x5                   	// #5
  40ebb8:	str	w0, [sp, #64]
  40ebbc:	b	40ed20 <ferror@plt+0xcff0>
  40ebc0:	str	wzr, [sp, #64]
  40ebc4:	str	xzr, [sp, #72]
  40ebc8:	str	xzr, [sp, #56]
  40ebcc:	str	wzr, [sp, #68]
  40ebd0:	b	40ec50 <ferror@plt+0xcf20>
  40ebd4:	ldr	w0, [sp, #68]
  40ebd8:	lsl	x0, x0, #3
  40ebdc:	ldr	x1, [sp, #48]
  40ebe0:	add	x0, x1, x0
  40ebe4:	ldr	x0, [x0]
  40ebe8:	str	x0, [sp, #32]
  40ebec:	ldr	x0, [sp, #32]
  40ebf0:	ldr	x0, [x0, #40]
  40ebf4:	cmp	x0, #0x0
  40ebf8:	b.eq	40ec44 <ferror@plt+0xcf14>  // b.none
  40ebfc:	ldr	x0, [sp, #32]
  40ec00:	ldr	d1, [x0, #232]
  40ec04:	ldr	x0, [sp, #32]
  40ec08:	ldr	d0, [x0, #256]
  40ec0c:	fadd	d1, d1, d0
  40ec10:	ldr	x0, [sp, #32]
  40ec14:	ldr	d0, [x0, #40]
  40ec18:	ucvtf	d0, d0
  40ec1c:	fdiv	d0, d1, d0
  40ec20:	str	d0, [sp, #24]
  40ec24:	ldr	d1, [sp, #24]
  40ec28:	ldr	d0, [sp, #56]
  40ec2c:	fcmpe	d1, d0
  40ec30:	b.le	40ec44 <ferror@plt+0xcf14>
  40ec34:	ldr	x0, [sp, #32]
  40ec38:	str	x0, [sp, #72]
  40ec3c:	ldr	d0, [sp, #24]
  40ec40:	str	d0, [sp, #56]
  40ec44:	ldr	w0, [sp, #68]
  40ec48:	add	w0, w0, #0x1
  40ec4c:	str	w0, [sp, #68]
  40ec50:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ec54:	add	x0, x0, #0xab0
  40ec58:	ldr	w0, [x0]
  40ec5c:	ldr	w1, [sp, #68]
  40ec60:	cmp	w1, w0
  40ec64:	b.cc	40ebd4 <ferror@plt+0xcea4>  // b.lo, b.ul, b.last
  40ec68:	ldr	x0, [sp, #72]
  40ec6c:	cmp	x0, #0x0
  40ec70:	b.eq	40ed20 <ferror@plt+0xcff0>  // b.none
  40ec74:	ldr	x0, [sp, #72]
  40ec78:	ldr	x0, [x0, #40]
  40ec7c:	cmp	x0, #0x0
  40ec80:	b.eq	40ed20 <ferror@plt+0xcff0>  // b.none
  40ec84:	ldr	d0, [sp, #56]
  40ec88:	fcmpe	d0, #0.0
  40ec8c:	b.le	40ed20 <ferror@plt+0xcff0>
  40ec90:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ec94:	add	x0, x0, #0x598
  40ec98:	ldr	d0, [x0]
  40ec9c:	scvtf	d0, d0
  40eca0:	ldr	d1, [sp, #56]
  40eca4:	fdiv	d0, d1, d0
  40eca8:	str	d0, [sp, #56]
  40ecac:	str	wzr, [sp, #64]
  40ecb0:	b	40ed0c <ferror@plt+0xcfdc>
  40ecb4:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40ecb8:	add	x1, x0, #0x550
  40ecbc:	ldr	w0, [sp, #64]
  40ecc0:	lsl	x0, x0, #4
  40ecc4:	add	x0, x1, x0
  40ecc8:	ldr	d0, [x0, #8]
  40eccc:	ldr	d1, [sp, #56]
  40ecd0:	fmul	d0, d1, d0
  40ecd4:	str	d0, [sp, #40]
  40ecd8:	ldr	d1, [sp, #40]
  40ecdc:	fmov	d0, #1.000000000000000000e+00
  40ece0:	fcmpe	d1, d0
  40ece4:	b.lt	40ed00 <ferror@plt+0xcfd0>  // b.tstop
  40ece8:	ldr	d0, [sp, #40]
  40ecec:	mov	x0, #0x400000000000        	// #70368744177664
  40ecf0:	movk	x0, #0x408f, lsl #48
  40ecf4:	fmov	d1, x0
  40ecf8:	fcmpe	d0, d1
  40ecfc:	b.mi	40ed1c <ferror@plt+0xcfec>  // b.first
  40ed00:	ldr	w0, [sp, #64]
  40ed04:	add	w0, w0, #0x1
  40ed08:	str	w0, [sp, #64]
  40ed0c:	ldr	w0, [sp, #64]
  40ed10:	cmp	w0, #0xa
  40ed14:	b.ls	40ecb4 <ferror@plt+0xcf84>  // b.plast
  40ed18:	b	40ed20 <ferror@plt+0xcff0>
  40ed1c:	nop
  40ed20:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40ed24:	add	x1, x0, #0x550
  40ed28:	ldr	w0, [sp, #64]
  40ed2c:	lsl	x0, x0, #4
  40ed30:	add	x0, x1, x0
  40ed34:	ldrb	w0, [x0]
  40ed38:	bl	40e418 <ferror@plt+0xc6e8>
  40ed3c:	str	wzr, [sp, #68]
  40ed40:	b	40ede4 <ferror@plt+0xd0b4>
  40ed44:	ldr	w0, [sp, #68]
  40ed48:	lsl	x0, x0, #3
  40ed4c:	ldr	x1, [sp, #48]
  40ed50:	add	x0, x1, x0
  40ed54:	ldr	x0, [x0]
  40ed58:	ldr	x0, [x0]
  40ed5c:	str	x0, [sp, #16]
  40ed60:	ldr	x1, [sp, #16]
  40ed64:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ed68:	add	x0, x0, #0xb28
  40ed6c:	bl	410220 <ferror@plt+0xe4f0>
  40ed70:	cmp	x0, #0x0
  40ed74:	b.ne	40eda4 <ferror@plt+0xd074>  // b.any
  40ed78:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ed7c:	add	x0, x0, #0xac8
  40ed80:	ldr	w0, [x0, #96]
  40ed84:	cmp	w0, #0x0
  40ed88:	b.ne	40edd8 <ferror@plt+0xd0a8>  // b.any
  40ed8c:	ldr	x1, [sp, #16]
  40ed90:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ed94:	add	x0, x0, #0xb40
  40ed98:	bl	410220 <ferror@plt+0xe4f0>
  40ed9c:	cmp	x0, #0x0
  40eda0:	b.ne	40edd8 <ferror@plt+0xd0a8>  // b.any
  40eda4:	ldr	w0, [sp, #68]
  40eda8:	lsl	x0, x0, #3
  40edac:	ldr	x1, [sp, #48]
  40edb0:	add	x0, x1, x0
  40edb4:	ldr	x2, [x0]
  40edb8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40edbc:	add	x1, x0, #0x550
  40edc0:	ldr	w0, [sp, #64]
  40edc4:	lsl	x0, x0, #4
  40edc8:	add	x0, x1, x0
  40edcc:	ldr	d0, [x0, #8]
  40edd0:	mov	x0, x2
  40edd4:	bl	40e6d8 <ferror@plt+0xc9a8>
  40edd8:	ldr	w0, [sp, #68]
  40eddc:	add	w0, w0, #0x1
  40ede0:	str	w0, [sp, #68]
  40ede4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ede8:	add	x0, x0, #0xab0
  40edec:	ldr	w0, [x0]
  40edf0:	ldr	w1, [sp, #68]
  40edf4:	cmp	w1, w0
  40edf8:	b.cc	40ed44 <ferror@plt+0xd014>  // b.lo, b.ul, b.last
  40edfc:	ldr	x0, [sp, #48]
  40ee00:	bl	401bd0 <free@plt>
  40ee04:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ee08:	add	x0, x0, #0x274
  40ee0c:	ldr	w0, [x0]
  40ee10:	cmp	w0, #0x0
  40ee14:	b.eq	40ee3c <ferror@plt+0xd10c>  // b.none
  40ee18:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ee1c:	add	x0, x0, #0x5a8
  40ee20:	ldr	w0, [x0]
  40ee24:	cmp	w0, #0x0
  40ee28:	b.ne	40ee3c <ferror@plt+0xd10c>  // b.any
  40ee2c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40ee30:	add	x0, x0, #0x910
  40ee34:	ldr	x0, [x0]
  40ee38:	bl	4129d0 <ferror@plt+0x10ca0>
  40ee3c:	nop
  40ee40:	ldp	x29, x30, [sp], #80
  40ee44:	ret
  40ee48:	sub	sp, sp, #0x20
  40ee4c:	str	w0, [sp, #12]
  40ee50:	str	wzr, [sp, #28]
  40ee54:	b	40eebc <ferror@plt+0xd18c>
  40ee58:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ee5c:	add	x0, x0, #0xa98
  40ee60:	ldr	x1, [x0]
  40ee64:	ldr	w0, [sp, #28]
  40ee68:	lsl	x0, x0, #5
  40ee6c:	add	x0, x1, x0
  40ee70:	ldr	x1, [x0]
  40ee74:	ldr	w0, [sp, #12]
  40ee78:	cmp	x1, x0
  40ee7c:	b.hi	40eeb0 <ferror@plt+0xd180>  // b.pmore
  40ee80:	ldr	w1, [sp, #12]
  40ee84:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ee88:	add	x0, x0, #0xa98
  40ee8c:	ldr	x2, [x0]
  40ee90:	ldr	w0, [sp, #28]
  40ee94:	lsl	x0, x0, #5
  40ee98:	add	x0, x2, x0
  40ee9c:	ldr	x0, [x0, #8]
  40eea0:	cmp	x1, x0
  40eea4:	b.cs	40eeb0 <ferror@plt+0xd180>  // b.hs, b.nlast
  40eea8:	mov	w0, #0x1                   	// #1
  40eeac:	b	40eed8 <ferror@plt+0xd1a8>
  40eeb0:	ldr	w0, [sp, #28]
  40eeb4:	add	w0, w0, #0x1
  40eeb8:	str	w0, [sp, #28]
  40eebc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40eec0:	add	x0, x0, #0xaa0
  40eec4:	ldr	w0, [x0]
  40eec8:	ldr	w1, [sp, #28]
  40eecc:	cmp	w1, w0
  40eed0:	b.cc	40ee58 <ferror@plt+0xd128>  // b.lo, b.ul, b.last
  40eed4:	mov	w0, #0x0                   	// #0
  40eed8:	add	sp, sp, #0x20
  40eedc:	ret
  40eee0:	stp	x29, x30, [sp, #-80]!
  40eee4:	mov	x29, sp
  40eee8:	str	x19, [sp, #16]
  40eeec:	str	x0, [sp, #40]
  40eef0:	str	x1, [sp, #32]
  40eef4:	str	wzr, [sp, #72]
  40eef8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40eefc:	add	x0, x0, #0xaa0
  40ef00:	ldr	w0, [x0]
  40ef04:	cmp	w0, #0x0
  40ef08:	b.ne	40ef20 <ferror@plt+0xd1f0>  // b.any
  40ef0c:	ldr	x0, [sp, #40]
  40ef10:	ldr	x1, [x0]
  40ef14:	ldr	x0, [sp, #32]
  40ef18:	str	x1, [x0]
  40ef1c:	b	40f048 <ferror@plt+0xd318>
  40ef20:	str	wzr, [sp, #76]
  40ef24:	b	40f014 <ferror@plt+0xd2e4>
  40ef28:	ldr	x0, [sp, #40]
  40ef2c:	ldr	x1, [x0]
  40ef30:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ef34:	add	x0, x0, #0xa98
  40ef38:	ldr	x2, [x0]
  40ef3c:	ldr	w0, [sp, #76]
  40ef40:	lsl	x0, x0, #5
  40ef44:	add	x0, x2, x0
  40ef48:	ldr	x0, [x0]
  40ef4c:	cmp	x1, x0
  40ef50:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40ef54:	str	x0, [sp, #64]
  40ef58:	ldr	x0, [sp, #32]
  40ef5c:	ldr	x1, [x0]
  40ef60:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ef64:	add	x0, x0, #0xa98
  40ef68:	ldr	x2, [x0]
  40ef6c:	ldr	w0, [sp, #76]
  40ef70:	lsl	x0, x0, #5
  40ef74:	add	x0, x2, x0
  40ef78:	ldr	x0, [x0, #8]
  40ef7c:	cmp	x1, x0
  40ef80:	csel	x0, x1, x0, ls  // ls = plast
  40ef84:	str	x0, [sp, #56]
  40ef88:	ldr	x1, [sp, #64]
  40ef8c:	ldr	x0, [sp, #56]
  40ef90:	cmp	x1, x0
  40ef94:	b.cs	40f008 <ferror@plt+0xd2d8>  // b.hs, b.nlast
  40ef98:	ldr	w0, [sp, #72]
  40ef9c:	cmp	w0, #0x0
  40efa0:	b.eq	40efe8 <ferror@plt+0xd2b8>  // b.none
  40efa4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40efa8:	add	x0, x0, #0x8f8
  40efac:	ldr	x19, [x0]
  40efb0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40efb4:	add	x1, x0, #0xa70
  40efb8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40efbc:	add	x0, x0, #0x620
  40efc0:	bl	401bc0 <dgettext@plt>
  40efc4:	mov	x1, x0
  40efc8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40efcc:	add	x0, x0, #0xa90
  40efd0:	ldr	x0, [x0]
  40efd4:	mov	x2, x0
  40efd8:	mov	x0, x19
  40efdc:	bl	401d10 <fprintf@plt>
  40efe0:	mov	w0, #0x1                   	// #1
  40efe4:	bl	40d4e0 <ferror@plt+0xb7b0>
  40efe8:	mov	w0, #0x1                   	// #1
  40efec:	str	w0, [sp, #72]
  40eff0:	ldr	x0, [sp, #40]
  40eff4:	ldr	x1, [sp, #64]
  40eff8:	str	x1, [x0]
  40effc:	ldr	x0, [sp, #32]
  40f000:	ldr	x1, [sp, #56]
  40f004:	str	x1, [x0]
  40f008:	ldr	w0, [sp, #76]
  40f00c:	add	w0, w0, #0x1
  40f010:	str	w0, [sp, #76]
  40f014:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f018:	add	x0, x0, #0xaa0
  40f01c:	ldr	w0, [x0]
  40f020:	ldr	w1, [sp, #76]
  40f024:	cmp	w1, w0
  40f028:	b.cc	40ef28 <ferror@plt+0xd1f8>  // b.lo, b.ul, b.last
  40f02c:	ldr	w0, [sp, #72]
  40f030:	cmp	w0, #0x0
  40f034:	b.ne	40f048 <ferror@plt+0xd318>  // b.any
  40f038:	ldr	x0, [sp, #40]
  40f03c:	ldr	x1, [x0]
  40f040:	ldr	x0, [sp, #32]
  40f044:	str	x1, [x0]
  40f048:	ldr	x19, [sp, #16]
  40f04c:	ldp	x29, x30, [sp], #80
  40f050:	ret
  40f054:	sub	sp, sp, #0x20
  40f058:	str	x0, [sp, #8]
  40f05c:	str	x1, [sp]
  40f060:	str	wzr, [sp, #28]
  40f064:	b	40f0e0 <ferror@plt+0xd3b0>
  40f068:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f06c:	add	x0, x0, #0xa98
  40f070:	ldr	x1, [x0]
  40f074:	ldr	w0, [sp, #28]
  40f078:	lsl	x0, x0, #5
  40f07c:	add	x0, x1, x0
  40f080:	ldr	x0, [x0]
  40f084:	ldr	x1, [sp, #8]
  40f088:	cmp	x1, x0
  40f08c:	b.ne	40f0d4 <ferror@plt+0xd3a4>  // b.any
  40f090:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f094:	add	x0, x0, #0xa98
  40f098:	ldr	x1, [x0]
  40f09c:	ldr	w0, [sp, #28]
  40f0a0:	lsl	x0, x0, #5
  40f0a4:	add	x0, x1, x0
  40f0a8:	ldr	x0, [x0, #8]
  40f0ac:	ldr	x1, [sp]
  40f0b0:	cmp	x1, x0
  40f0b4:	b.ne	40f0d4 <ferror@plt+0xd3a4>  // b.any
  40f0b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f0bc:	add	x0, x0, #0xa98
  40f0c0:	ldr	x1, [x0]
  40f0c4:	ldr	w0, [sp, #28]
  40f0c8:	lsl	x0, x0, #5
  40f0cc:	add	x0, x1, x0
  40f0d0:	b	40f0fc <ferror@plt+0xd3cc>
  40f0d4:	ldr	w0, [sp, #28]
  40f0d8:	add	w0, w0, #0x1
  40f0dc:	str	w0, [sp, #28]
  40f0e0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f0e4:	add	x0, x0, #0xaa0
  40f0e8:	ldr	w0, [x0]
  40f0ec:	ldr	w1, [sp, #28]
  40f0f0:	cmp	w1, w0
  40f0f4:	b.cc	40f068 <ferror@plt+0xd338>  // b.lo, b.ul, b.last
  40f0f8:	mov	x0, #0x0                   	// #0
  40f0fc:	add	sp, sp, #0x20
  40f100:	ret
  40f104:	sub	sp, sp, #0x20
  40f108:	str	x0, [sp, #8]
  40f10c:	str	wzr, [sp, #28]
  40f110:	b	40f18c <ferror@plt+0xd45c>
  40f114:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f118:	add	x0, x0, #0xa98
  40f11c:	ldr	x1, [x0]
  40f120:	ldr	w0, [sp, #28]
  40f124:	lsl	x0, x0, #5
  40f128:	add	x0, x1, x0
  40f12c:	ldr	x0, [x0]
  40f130:	ldr	x1, [sp, #8]
  40f134:	cmp	x1, x0
  40f138:	b.cc	40f180 <ferror@plt+0xd450>  // b.lo, b.ul, b.last
  40f13c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f140:	add	x0, x0, #0xa98
  40f144:	ldr	x1, [x0]
  40f148:	ldr	w0, [sp, #28]
  40f14c:	lsl	x0, x0, #5
  40f150:	add	x0, x1, x0
  40f154:	ldr	x0, [x0, #8]
  40f158:	ldr	x1, [sp, #8]
  40f15c:	cmp	x1, x0
  40f160:	b.cs	40f180 <ferror@plt+0xd450>  // b.hs, b.nlast
  40f164:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f168:	add	x0, x0, #0xa98
  40f16c:	ldr	x1, [x0]
  40f170:	ldr	w0, [sp, #28]
  40f174:	lsl	x0, x0, #5
  40f178:	add	x0, x1, x0
  40f17c:	b	40f1a8 <ferror@plt+0xd478>
  40f180:	ldr	w0, [sp, #28]
  40f184:	add	w0, w0, #0x1
  40f188:	str	w0, [sp, #28]
  40f18c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f190:	add	x0, x0, #0xaa0
  40f194:	ldr	w0, [x0]
  40f198:	ldr	w1, [sp, #28]
  40f19c:	cmp	w1, w0
  40f1a0:	b.cc	40f114 <ferror@plt+0xd3e4>  // b.lo, b.ul, b.last
  40f1a4:	mov	x0, #0x0                   	// #0
  40f1a8:	add	sp, sp, #0x20
  40f1ac:	ret
  40f1b0:	stp	x29, x30, [sp, #-48]!
  40f1b4:	mov	x29, sp
  40f1b8:	str	x0, [sp, #24]
  40f1bc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f1c0:	add	x0, x0, #0x5f8
  40f1c4:	ldr	x0, [x0]
  40f1c8:	str	x0, [sp, #40]
  40f1cc:	b	40f1f8 <ferror@plt+0xd4c8>
  40f1d0:	ldr	x0, [sp, #40]
  40f1d4:	ldr	x0, [x0, #8]
  40f1d8:	mov	x1, x0
  40f1dc:	ldr	x0, [sp, #24]
  40f1e0:	bl	401970 <filename_cmp@plt>
  40f1e4:	cmp	w0, #0x0
  40f1e8:	b.eq	40f208 <ferror@plt+0xd4d8>  // b.none
  40f1ec:	ldr	x0, [sp, #40]
  40f1f0:	ldr	x0, [x0]
  40f1f4:	str	x0, [sp, #40]
  40f1f8:	ldr	x0, [sp, #40]
  40f1fc:	cmp	x0, #0x0
  40f200:	b.ne	40f1d0 <ferror@plt+0xd4a0>  // b.any
  40f204:	b	40f20c <ferror@plt+0xd4dc>
  40f208:	nop
  40f20c:	ldr	x0, [sp, #40]
  40f210:	cmp	x0, #0x0
  40f214:	b.ne	40f26c <ferror@plt+0xd53c>  // b.any
  40f218:	mov	x0, #0x28                  	// #40
  40f21c:	bl	401a90 <xmalloc@plt>
  40f220:	str	x0, [sp, #40]
  40f224:	mov	x2, #0x28                  	// #40
  40f228:	mov	w1, #0x0                   	// #0
  40f22c:	ldr	x0, [sp, #40]
  40f230:	bl	401a80 <memset@plt>
  40f234:	ldr	x0, [sp, #24]
  40f238:	bl	401ab0 <xstrdup@plt>
  40f23c:	mov	x1, x0
  40f240:	ldr	x0, [sp, #40]
  40f244:	str	x1, [x0, #8]
  40f248:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f24c:	add	x0, x0, #0x5f8
  40f250:	ldr	x1, [x0]
  40f254:	ldr	x0, [sp, #40]
  40f258:	str	x1, [x0]
  40f25c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f260:	add	x0, x0, #0x5f8
  40f264:	ldr	x1, [sp, #40]
  40f268:	str	x1, [x0]
  40f26c:	ldr	x0, [sp, #40]
  40f270:	ldp	x29, x30, [sp], #48
  40f274:	ret
  40f278:	stp	x29, x30, [sp, #-48]!
  40f27c:	mov	x29, sp
  40f280:	str	x0, [sp, #24]
  40f284:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f288:	add	x0, x0, #0x5f8
  40f28c:	ldr	x0, [x0]
  40f290:	str	x0, [sp, #32]
  40f294:	b	40f2f4 <ferror@plt+0xd5c4>
  40f298:	ldr	x0, [sp, #32]
  40f29c:	ldr	x0, [x0, #8]
  40f2a0:	mov	w1, #0x2f                  	// #47
  40f2a4:	bl	401b10 <strrchr@plt>
  40f2a8:	str	x0, [sp, #40]
  40f2ac:	ldr	x0, [sp, #40]
  40f2b0:	cmp	x0, #0x0
  40f2b4:	b.eq	40f2c8 <ferror@plt+0xd598>  // b.none
  40f2b8:	ldr	x0, [sp, #40]
  40f2bc:	add	x0, x0, #0x1
  40f2c0:	str	x0, [sp, #40]
  40f2c4:	b	40f2d4 <ferror@plt+0xd5a4>
  40f2c8:	ldr	x0, [sp, #32]
  40f2cc:	ldr	x0, [x0, #8]
  40f2d0:	str	x0, [sp, #40]
  40f2d4:	ldr	x1, [sp, #40]
  40f2d8:	ldr	x0, [sp, #24]
  40f2dc:	bl	401970 <filename_cmp@plt>
  40f2e0:	cmp	w0, #0x0
  40f2e4:	b.eq	40f304 <ferror@plt+0xd5d4>  // b.none
  40f2e8:	ldr	x0, [sp, #32]
  40f2ec:	ldr	x0, [x0]
  40f2f0:	str	x0, [sp, #32]
  40f2f4:	ldr	x0, [sp, #32]
  40f2f8:	cmp	x0, #0x0
  40f2fc:	b.ne	40f298 <ferror@plt+0xd568>  // b.any
  40f300:	b	40f308 <ferror@plt+0xd5d8>
  40f304:	nop
  40f308:	ldr	x0, [sp, #32]
  40f30c:	ldp	x29, x30, [sp], #48
  40f310:	ret
  40f314:	mov	x12, #0x2490                	// #9360
  40f318:	sub	sp, sp, x12
  40f31c:	stp	x29, x30, [sp]
  40f320:	mov	x29, sp
  40f324:	str	x19, [sp, #16]
  40f328:	str	x0, [sp, #56]
  40f32c:	str	w1, [sp, #52]
  40f330:	str	x2, [sp, #40]
  40f334:	str	x3, [sp, #32]
  40f338:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f33c:	add	x0, x0, #0x5e8
  40f340:	ldr	x0, [x0]
  40f344:	str	x0, [sp, #9320]
  40f348:	ldr	x0, [sp, #56]
  40f34c:	ldr	x1, [x0, #8]
  40f350:	add	x0, sp, #0x48
  40f354:	bl	401c30 <strcpy@plt>
  40f358:	ldr	x0, [sp, #56]
  40f35c:	ldr	x0, [x0, #8]
  40f360:	ldrb	w0, [x0]
  40f364:	cmp	w0, #0x2f
  40f368:	b.ne	40f370 <ferror@plt+0xd640>  // b.any
  40f36c:	str	xzr, [sp, #9320]
  40f370:	str	xzr, [sp, #9336]
  40f374:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f378:	add	x0, x0, #0x5a0
  40f37c:	ldr	w0, [x0]
  40f380:	and	w0, w0, #0x2000
  40f384:	cmp	w0, #0x0
  40f388:	b.eq	40f3ac <ferror@plt+0xd67c>  // b.none
  40f38c:	ldr	x0, [sp, #56]
  40f390:	ldr	x0, [x0, #8]
  40f394:	add	x1, sp, #0x48
  40f398:	mov	x2, x1
  40f39c:	mov	x1, x0
  40f3a0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40f3a4:	add	x0, x0, #0xab8
  40f3a8:	bl	401cb0 <printf@plt>
  40f3ac:	add	x2, sp, #0x48
  40f3b0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40f3b4:	add	x1, x0, #0xae8
  40f3b8:	mov	x0, x2
  40f3bc:	bl	4019e0 <fopen@plt>
  40f3c0:	str	x0, [sp, #9304]
  40f3c4:	ldr	x0, [sp, #9304]
  40f3c8:	cmp	x0, #0x0
  40f3cc:	b.ne	40f50c <ferror@plt+0xd7dc>  // b.any
  40f3d0:	ldr	x0, [sp, #9320]
  40f3d4:	cmp	x0, #0x0
  40f3d8:	b.ne	40f424 <ferror@plt+0xd6f4>  // b.any
  40f3dc:	ldr	x0, [sp, #9336]
  40f3e0:	cmp	x0, #0x0
  40f3e4:	b.ne	40f424 <ferror@plt+0xd6f4>  // b.any
  40f3e8:	ldr	x0, [sp, #56]
  40f3ec:	ldr	x0, [x0, #8]
  40f3f0:	mov	w1, #0x2f                  	// #47
  40f3f4:	bl	401b10 <strrchr@plt>
  40f3f8:	str	x0, [sp, #9336]
  40f3fc:	ldr	x0, [sp, #9336]
  40f400:	cmp	x0, #0x0
  40f404:	b.eq	40f424 <ferror@plt+0xd6f4>  // b.none
  40f408:	ldr	x0, [sp, #9336]
  40f40c:	add	x0, x0, #0x1
  40f410:	str	x0, [sp, #9336]
  40f414:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f418:	add	x0, x0, #0x5e8
  40f41c:	ldr	x0, [x0]
  40f420:	str	x0, [sp, #9320]
  40f424:	ldr	x0, [sp, #9320]
  40f428:	cmp	x0, #0x0
  40f42c:	b.eq	40f498 <ferror@plt+0xd768>  // b.none
  40f430:	ldr	x0, [sp, #9320]
  40f434:	add	x1, x0, #0x8
  40f438:	add	x0, sp, #0x48
  40f43c:	bl	401c30 <strcpy@plt>
  40f440:	add	x0, sp, #0x48
  40f444:	bl	401900 <strlen@plt>
  40f448:	mov	x1, x0
  40f44c:	add	x0, sp, #0x48
  40f450:	add	x0, x0, x1
  40f454:	mov	w1, #0x2f                  	// #47
  40f458:	strh	w1, [x0]
  40f45c:	ldr	x0, [sp, #9336]
  40f460:	cmp	x0, #0x0
  40f464:	b.eq	40f478 <ferror@plt+0xd748>  // b.none
  40f468:	add	x0, sp, #0x48
  40f46c:	ldr	x1, [sp, #9336]
  40f470:	bl	401a60 <strcat@plt>
  40f474:	b	40f488 <ferror@plt+0xd758>
  40f478:	ldr	x0, [sp, #56]
  40f47c:	ldr	x1, [x0, #8]
  40f480:	add	x0, sp, #0x48
  40f484:	bl	401a60 <strcat@plt>
  40f488:	ldr	x0, [sp, #9320]
  40f48c:	ldr	x0, [x0]
  40f490:	str	x0, [sp, #9320]
  40f494:	b	40f374 <ferror@plt+0xd644>
  40f498:	bl	401cc0 <__errno_location@plt>
  40f49c:	ldr	w0, [x0]
  40f4a0:	cmp	w0, #0x2
  40f4a4:	b.ne	40f4f8 <ferror@plt+0xd7c8>  // b.any
  40f4a8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40f4ac:	add	x0, x0, #0x8f8
  40f4b0:	ldr	x19, [x0]
  40f4b4:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40f4b8:	add	x1, x0, #0xaf0
  40f4bc:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40f4c0:	add	x0, x0, #0xb10
  40f4c4:	bl	401bc0 <dgettext@plt>
  40f4c8:	mov	x4, x0
  40f4cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f4d0:	add	x0, x0, #0xa90
  40f4d4:	ldr	x1, [x0]
  40f4d8:	ldr	x0, [sp, #56]
  40f4dc:	ldr	x0, [x0, #8]
  40f4e0:	mov	x3, x0
  40f4e4:	mov	x2, x1
  40f4e8:	mov	x1, x4
  40f4ec:	mov	x0, x19
  40f4f0:	bl	401d10 <fprintf@plt>
  40f4f4:	b	40f504 <ferror@plt+0xd7d4>
  40f4f8:	ldr	x0, [sp, #56]
  40f4fc:	ldr	x0, [x0, #8]
  40f500:	bl	401930 <perror@plt>
  40f504:	mov	x0, #0x0                   	// #0
  40f508:	b	40f780 <ferror@plt+0xda50>
  40f50c:	nop
  40f510:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40f514:	add	x0, x0, #0x910
  40f518:	ldr	x0, [x0]
  40f51c:	str	x0, [sp, #9328]
  40f520:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40f524:	add	x0, x0, #0x5e0
  40f528:	ldr	w0, [x0]
  40f52c:	cmp	w0, #0x0
  40f530:	b.eq	40f5e0 <ferror@plt+0xd8b0>  // b.none
  40f534:	ldr	x0, [sp, #56]
  40f538:	ldr	x0, [x0, #8]
  40f53c:	mov	w1, #0x2f                  	// #47
  40f540:	bl	401b10 <strrchr@plt>
  40f544:	str	x0, [sp, #9312]
  40f548:	ldr	x0, [sp, #9312]
  40f54c:	cmp	x0, #0x0
  40f550:	b.eq	40f564 <ferror@plt+0xd834>  // b.none
  40f554:	ldr	x0, [sp, #9312]
  40f558:	add	x0, x0, #0x1
  40f55c:	str	x0, [sp, #9312]
  40f560:	b	40f570 <ferror@plt+0xd840>
  40f564:	ldr	x0, [sp, #56]
  40f568:	ldr	x0, [x0, #8]
  40f56c:	str	x0, [sp, #9312]
  40f570:	add	x0, sp, #0x48
  40f574:	ldr	x1, [sp, #9312]
  40f578:	bl	401c30 <strcpy@plt>
  40f57c:	add	x0, sp, #0x48
  40f580:	bl	401900 <strlen@plt>
  40f584:	mov	x1, x0
  40f588:	add	x0, sp, #0x48
  40f58c:	add	x2, x0, x1
  40f590:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40f594:	add	x1, x0, #0xb18
  40f598:	mov	x0, x2
  40f59c:	ldr	w2, [x1]
  40f5a0:	str	w2, [x0]
  40f5a4:	ldrb	w1, [x1, #4]
  40f5a8:	strb	w1, [x0, #4]
  40f5ac:	add	x2, sp, #0x48
  40f5b0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40f5b4:	add	x1, x0, #0xb20
  40f5b8:	mov	x0, x2
  40f5bc:	bl	4019e0 <fopen@plt>
  40f5c0:	str	x0, [sp, #9328]
  40f5c4:	ldr	x0, [sp, #9328]
  40f5c8:	cmp	x0, #0x0
  40f5cc:	b.ne	40f5e0 <ferror@plt+0xd8b0>  // b.any
  40f5d0:	add	x0, sp, #0x48
  40f5d4:	bl	401930 <perror@plt>
  40f5d8:	mov	x0, #0x0                   	// #0
  40f5dc:	b	40f780 <ferror@plt+0xda50>
  40f5e0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40f5e4:	add	x0, x0, #0x910
  40f5e8:	ldr	x0, [x0]
  40f5ec:	ldr	x1, [sp, #9328]
  40f5f0:	cmp	x1, x0
  40f5f4:	b.ne	40f690 <ferror@plt+0xd960>  // b.any
  40f5f8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40f5fc:	add	x0, x0, #0x86c
  40f600:	ldr	w0, [x0]
  40f604:	cmp	w0, #0x0
  40f608:	b.eq	40f61c <ferror@plt+0xd8ec>  // b.none
  40f60c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40f610:	add	x0, x0, #0x86c
  40f614:	str	wzr, [x0]
  40f618:	b	40f628 <ferror@plt+0xd8f8>
  40f61c:	ldr	x1, [sp, #9328]
  40f620:	mov	w0, #0xa                   	// #10
  40f624:	bl	401960 <fputc@plt>
  40f628:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40f62c:	add	x0, x0, #0x278
  40f630:	ldr	w0, [x0]
  40f634:	cmp	w0, #0x0
  40f638:	b.eq	40f64c <ferror@plt+0xd91c>  // b.none
  40f63c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40f640:	add	x0, x0, #0x278
  40f644:	str	wzr, [x0]
  40f648:	b	40f664 <ferror@plt+0xd934>
  40f64c:	ldr	x3, [sp, #9328]
  40f650:	mov	x2, #0x2                   	// #2
  40f654:	mov	x1, #0x1                   	// #1
  40f658:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40f65c:	add	x0, x0, #0xb28
  40f660:	bl	401c10 <fwrite@plt>
  40f664:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40f668:	add	x1, x0, #0xb30
  40f66c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40f670:	add	x0, x0, #0xb10
  40f674:	bl	401bc0 <dgettext@plt>
  40f678:	mov	x1, x0
  40f67c:	ldr	x0, [sp, #56]
  40f680:	ldr	x0, [x0, #8]
  40f684:	mov	x2, x0
  40f688:	ldr	x0, [sp, #9328]
  40f68c:	bl	401d10 <fprintf@plt>
  40f690:	ldr	w0, [sp, #52]
  40f694:	add	w0, w0, #0x1
  40f698:	mov	w0, w0
  40f69c:	bl	401a90 <xmalloc@plt>
  40f6a0:	str	x0, [sp, #9296]
  40f6a4:	mov	w0, #0x1                   	// #1
  40f6a8:	str	w0, [sp, #9352]
  40f6ac:	mov	w0, #0x1                   	// #1
  40f6b0:	str	w0, [sp, #9348]
  40f6b4:	b	40f748 <ferror@plt+0xda18>
  40f6b8:	str	wzr, [sp, #9356]
  40f6bc:	b	40f738 <ferror@plt+0xda08>
  40f6c0:	ldr	w0, [sp, #9348]
  40f6c4:	cmp	w0, #0x0
  40f6c8:	b.eq	40f6fc <ferror@plt+0xd9cc>  // b.none
  40f6cc:	ldr	x4, [sp, #40]
  40f6d0:	ldr	x3, [sp, #32]
  40f6d4:	ldr	w2, [sp, #9352]
  40f6d8:	ldr	w1, [sp, #52]
  40f6dc:	ldr	x0, [sp, #9296]
  40f6e0:	blr	x4
  40f6e4:	ldr	x1, [sp, #9328]
  40f6e8:	ldr	x0, [sp, #9296]
  40f6ec:	bl	401910 <fputs@plt>
  40f6f0:	ldr	w0, [sp, #9352]
  40f6f4:	add	w0, w0, #0x1
  40f6f8:	str	w0, [sp, #9352]
  40f6fc:	ldrsw	x0, [sp, #9356]
  40f700:	add	x1, sp, #0x448
  40f704:	ldrb	w0, [x1, x0]
  40f708:	cmp	w0, #0xa
  40f70c:	cset	w0, eq  // eq = none
  40f710:	and	w0, w0, #0xff
  40f714:	str	w0, [sp, #9348]
  40f718:	ldrsw	x0, [sp, #9356]
  40f71c:	add	x1, sp, #0x448
  40f720:	ldrb	w0, [x1, x0]
  40f724:	ldr	x1, [sp, #9328]
  40f728:	bl	401960 <fputc@plt>
  40f72c:	ldr	w0, [sp, #9356]
  40f730:	add	w0, w0, #0x1
  40f734:	str	w0, [sp, #9356]
  40f738:	ldr	w1, [sp, #9356]
  40f73c:	ldr	w0, [sp, #9292]
  40f740:	cmp	w1, w0
  40f744:	b.lt	40f6c0 <ferror@plt+0xd990>  // b.tstop
  40f748:	add	x0, sp, #0x448
  40f74c:	ldr	x3, [sp, #9304]
  40f750:	mov	x2, #0x2000                	// #8192
  40f754:	mov	x1, #0x1                   	// #1
  40f758:	bl	401bb0 <fread@plt>
  40f75c:	str	w0, [sp, #9292]
  40f760:	ldr	w0, [sp, #9292]
  40f764:	cmp	w0, #0x0
  40f768:	b.gt	40f6b8 <ferror@plt+0xd988>
  40f76c:	ldr	x0, [sp, #9296]
  40f770:	bl	401bd0 <free@plt>
  40f774:	ldr	x0, [sp, #9304]
  40f778:	bl	4019c0 <fclose@plt>
  40f77c:	ldr	x0, [sp, #9328]
  40f780:	ldr	x19, [sp, #16]
  40f784:	ldp	x29, x30, [sp]
  40f788:	mov	x12, #0x2490                	// #9360
  40f78c:	add	sp, sp, x12
  40f790:	ret
  40f794:	stp	x29, x30, [sp, #-64]!
  40f798:	mov	x29, sp
  40f79c:	str	x0, [sp, #24]
  40f7a0:	str	x1, [sp, #16]
  40f7a4:	ldr	x0, [sp, #16]
  40f7a8:	sub	x0, x0, #0x1
  40f7ac:	str	x0, [sp, #56]
  40f7b0:	ldr	x0, [sp, #56]
  40f7b4:	add	x0, x0, #0x1
  40f7b8:	str	x0, [sp, #40]
  40f7bc:	mov	w1, #0x3a                  	// #58
  40f7c0:	ldr	x0, [sp, #40]
  40f7c4:	bl	401bf0 <strchr@plt>
  40f7c8:	str	x0, [sp, #56]
  40f7cc:	ldr	x0, [sp, #56]
  40f7d0:	cmp	x0, #0x0
  40f7d4:	b.eq	40f7ec <ferror@plt+0xdabc>  // b.none
  40f7d8:	ldr	x1, [sp, #56]
  40f7dc:	ldr	x0, [sp, #40]
  40f7e0:	sub	x0, x1, x0
  40f7e4:	str	w0, [sp, #52]
  40f7e8:	b	40f7f8 <ferror@plt+0xdac8>
  40f7ec:	ldr	x0, [sp, #40]
  40f7f0:	bl	401900 <strlen@plt>
  40f7f4:	str	w0, [sp, #52]
  40f7f8:	ldr	w0, [sp, #52]
  40f7fc:	add	x0, x0, #0x10
  40f800:	bl	401a90 <xmalloc@plt>
  40f804:	str	x0, [sp, #32]
  40f808:	ldr	x0, [sp, #32]
  40f80c:	add	x0, x0, #0x8
  40f810:	ldr	w1, [sp, #52]
  40f814:	mov	x2, x1
  40f818:	ldr	x1, [sp, #40]
  40f81c:	bl	4018c0 <memcpy@plt>
  40f820:	ldr	x1, [sp, #32]
  40f824:	ldr	w0, [sp, #52]
  40f828:	add	x0, x1, x0
  40f82c:	strb	wzr, [x0, #8]
  40f830:	ldr	x0, [sp, #32]
  40f834:	str	xzr, [x0]
  40f838:	ldr	x0, [sp, #24]
  40f83c:	ldr	x0, [x0, #8]
  40f840:	cmp	x0, #0x0
  40f844:	b.eq	40f85c <ferror@plt+0xdb2c>  // b.none
  40f848:	ldr	x0, [sp, #24]
  40f84c:	ldr	x0, [x0, #8]
  40f850:	ldr	x1, [sp, #32]
  40f854:	str	x1, [x0]
  40f858:	b	40f868 <ferror@plt+0xdb38>
  40f85c:	ldr	x0, [sp, #24]
  40f860:	ldr	x1, [sp, #32]
  40f864:	str	x1, [x0]
  40f868:	ldr	x0, [sp, #24]
  40f86c:	ldr	x1, [sp, #32]
  40f870:	str	x1, [x0, #8]
  40f874:	ldr	x0, [sp, #56]
  40f878:	cmp	x0, #0x0
  40f87c:	b.ne	40f7b0 <ferror@plt+0xda80>  // b.any
  40f880:	nop
  40f884:	nop
  40f888:	ldp	x29, x30, [sp], #64
  40f88c:	ret
  40f890:	sub	sp, sp, #0x10
  40f894:	str	x0, [sp, #8]
  40f898:	ldr	x0, [sp, #8]
  40f89c:	ldr	x0, [x0, #56]
  40f8a0:	add	sp, sp, #0x10
  40f8a4:	ret
  40f8a8:	stp	x29, x30, [sp, #-32]!
  40f8ac:	mov	x29, sp
  40f8b0:	str	x0, [sp, #24]
  40f8b4:	mov	x2, #0x158                 	// #344
  40f8b8:	mov	w1, #0x0                   	// #0
  40f8bc:	ldr	x0, [sp, #24]
  40f8c0:	bl	401a80 <memset@plt>
  40f8c4:	ldr	x0, [sp, #24]
  40f8c8:	str	xzr, [x0, #232]
  40f8cc:	ldr	x0, [sp, #24]
  40f8d0:	str	xzr, [x0, #256]
  40f8d4:	ldr	x0, [sp, #24]
  40f8d8:	str	xzr, [x0, #280]
  40f8dc:	ldr	x0, [sp, #24]
  40f8e0:	str	xzr, [x0, #288]
  40f8e4:	ldr	x0, [sp, #24]
  40f8e8:	str	xzr, [x0, #296]
  40f8ec:	nop
  40f8f0:	ldp	x29, x30, [sp], #32
  40f8f4:	ret
  40f8f8:	sub	sp, sp, #0x20
  40f8fc:	str	x0, [sp, #8]
  40f900:	str	x1, [sp]
  40f904:	ldr	x0, [sp, #8]
  40f908:	str	x0, [sp, #24]
  40f90c:	ldr	x0, [sp]
  40f910:	str	x0, [sp, #16]
  40f914:	ldr	x0, [sp, #24]
  40f918:	ldr	x1, [x0]
  40f91c:	ldr	x0, [sp, #16]
  40f920:	ldr	x0, [x0]
  40f924:	cmp	x1, x0
  40f928:	b.ls	40f934 <ferror@plt+0xdc04>  // b.plast
  40f92c:	mov	w0, #0x1                   	// #1
  40f930:	b	40f9d0 <ferror@plt+0xdca0>
  40f934:	ldr	x0, [sp, #24]
  40f938:	ldr	x1, [x0]
  40f93c:	ldr	x0, [sp, #16]
  40f940:	ldr	x0, [x0]
  40f944:	cmp	x1, x0
  40f948:	b.cs	40f954 <ferror@plt+0xdc24>  // b.hs, b.nlast
  40f94c:	mov	w0, #0xffffffff            	// #-1
  40f950:	b	40f9d0 <ferror@plt+0xdca0>
  40f954:	ldr	x0, [sp, #24]
  40f958:	ldrb	w0, [x0, #36]
  40f95c:	ubfx	x0, x0, #0, #1
  40f960:	and	w1, w0, #0xff
  40f964:	ldr	x0, [sp, #16]
  40f968:	ldrb	w0, [x0, #36]
  40f96c:	ubfx	x0, x0, #0, #1
  40f970:	and	w0, w0, #0xff
  40f974:	cmp	w1, w0
  40f978:	b.eq	40f9a8 <ferror@plt+0xdc78>  // b.none
  40f97c:	ldr	x0, [sp, #16]
  40f980:	ldrb	w0, [x0, #36]
  40f984:	ubfx	x0, x0, #0, #1
  40f988:	and	w0, w0, #0xff
  40f98c:	mov	w1, w0
  40f990:	ldr	x0, [sp, #24]
  40f994:	ldrb	w0, [x0, #36]
  40f998:	ubfx	x0, x0, #0, #1
  40f99c:	and	w0, w0, #0xff
  40f9a0:	sub	w0, w1, w0
  40f9a4:	b	40f9d0 <ferror@plt+0xdca0>
  40f9a8:	ldr	x0, [sp, #24]
  40f9ac:	ldrb	w0, [x0, #36]
  40f9b0:	ubfx	x0, x0, #1, #1
  40f9b4:	and	w0, w0, #0xff
  40f9b8:	mov	w1, w0
  40f9bc:	ldr	x0, [sp, #16]
  40f9c0:	ldrb	w0, [x0, #36]
  40f9c4:	ubfx	x0, x0, #1, #1
  40f9c8:	and	w0, w0, #0xff
  40f9cc:	sub	w0, w1, w0
  40f9d0:	add	sp, sp, #0x20
  40f9d4:	ret
  40f9d8:	stp	x29, x30, [sp, #-80]!
  40f9dc:	mov	x29, sp
  40f9e0:	str	x19, [sp, #16]
  40f9e4:	str	x0, [sp, #40]
  40f9e8:	ldr	x0, [sp, #40]
  40f9ec:	ldr	w0, [x0]
  40f9f0:	cmp	w0, #0x0
  40f9f4:	b.eq	410048 <ferror@plt+0xe318>  // b.none
  40f9f8:	ldr	x0, [sp, #40]
  40f9fc:	ldr	x4, [x0, #8]
  40fa00:	ldr	x0, [sp, #40]
  40fa04:	ldr	w0, [x0]
  40fa08:	mov	w1, w0
  40fa0c:	adrp	x0, 40f000 <ferror@plt+0xd2d0>
  40fa10:	add	x3, x0, #0x8f8
  40fa14:	mov	x2, #0x158                 	// #344
  40fa18:	mov	x0, x4
  40fa1c:	bl	401990 <qsort@plt>
  40fa20:	ldr	x0, [sp, #40]
  40fa24:	ldr	x0, [x0, #8]
  40fa28:	ldr	x0, [x0]
  40fa2c:	sub	x0, x0, #0x1
  40fa30:	str	x0, [sp, #56]
  40fa34:	ldr	x0, [sp, #40]
  40fa38:	ldr	x0, [x0, #8]
  40fa3c:	str	x0, [sp, #64]
  40fa40:	ldr	x0, [sp, #64]
  40fa44:	str	x0, [sp, #72]
  40fa48:	b	40fe84 <ferror@plt+0xe154>
  40fa4c:	ldr	x0, [sp, #72]
  40fa50:	ldr	x0, [x0]
  40fa54:	ldr	x1, [sp, #56]
  40fa58:	cmp	x1, x0
  40fa5c:	b.ne	40fdd8 <ferror@plt+0xe0a8>  // b.any
  40fa60:	ldr	x0, [sp, #72]
  40fa64:	ldrb	w0, [x0, #36]
  40fa68:	and	w0, w0, #0x2
  40fa6c:	and	w0, w0, #0xff
  40fa70:	cmp	w0, #0x0
  40fa74:	b.ne	40fa94 <ferror@plt+0xdd64>  // b.any
  40fa78:	ldr	x0, [sp, #64]
  40fa7c:	sub	x0, x0, #0x158
  40fa80:	ldrb	w0, [x0, #36]
  40fa84:	and	w0, w0, #0x2
  40fa88:	and	w0, w0, #0xff
  40fa8c:	cmp	w0, #0x0
  40fa90:	b.ne	40fbac <ferror@plt+0xde7c>  // b.any
  40fa94:	ldr	x0, [sp, #72]
  40fa98:	ldrb	w0, [x0, #36]
  40fa9c:	ubfx	x0, x0, #1, #1
  40faa0:	and	w1, w0, #0xff
  40faa4:	ldr	x0, [sp, #64]
  40faa8:	sub	x0, x0, #0x158
  40faac:	ldrb	w0, [x0, #36]
  40fab0:	ubfx	x0, x0, #1, #1
  40fab4:	and	w0, w0, #0xff
  40fab8:	cmp	w1, w0
  40fabc:	b.ne	40fcd4 <ferror@plt+0xdfa4>  // b.any
  40fac0:	ldr	x0, [sp, #72]
  40fac4:	ldrb	w0, [x0, #36]
  40fac8:	and	w0, w0, #0x1
  40facc:	and	w0, w0, #0xff
  40fad0:	cmp	w0, #0x0
  40fad4:	b.eq	40faf4 <ferror@plt+0xddc4>  // b.none
  40fad8:	ldr	x0, [sp, #64]
  40fadc:	sub	x0, x0, #0x158
  40fae0:	ldrb	w0, [x0, #36]
  40fae4:	and	w0, w0, #0x1
  40fae8:	and	w0, w0, #0xff
  40faec:	cmp	w0, #0x0
  40faf0:	b.eq	40fbac <ferror@plt+0xde7c>  // b.none
  40faf4:	ldr	x0, [sp, #72]
  40faf8:	ldrb	w0, [x0, #36]
  40fafc:	ubfx	x0, x0, #0, #1
  40fb00:	and	w1, w0, #0xff
  40fb04:	ldr	x0, [sp, #64]
  40fb08:	sub	x0, x0, #0x158
  40fb0c:	ldrb	w0, [x0, #36]
  40fb10:	ubfx	x0, x0, #0, #1
  40fb14:	and	w0, w0, #0xff
  40fb18:	cmp	w1, w0
  40fb1c:	b.ne	40fcd4 <ferror@plt+0xdfa4>  // b.any
  40fb20:	ldr	x0, [sp, #72]
  40fb24:	ldr	x0, [x0, #16]
  40fb28:	ldrb	w0, [x0]
  40fb2c:	cmp	w0, #0x5f
  40fb30:	b.eq	40fb4c <ferror@plt+0xde1c>  // b.none
  40fb34:	ldr	x0, [sp, #64]
  40fb38:	sub	x0, x0, #0x158
  40fb3c:	ldr	x0, [x0, #16]
  40fb40:	ldrb	w0, [x0]
  40fb44:	cmp	w0, #0x5f
  40fb48:	b.eq	40fbac <ferror@plt+0xde7c>  // b.none
  40fb4c:	ldr	x0, [sp, #72]
  40fb50:	ldr	x0, [x0, #16]
  40fb54:	ldrb	w0, [x0]
  40fb58:	cmp	w0, #0x5f
  40fb5c:	b.ne	40fcd4 <ferror@plt+0xdfa4>  // b.any
  40fb60:	ldr	x0, [sp, #64]
  40fb64:	sub	x0, x0, #0x158
  40fb68:	ldr	x0, [x0, #16]
  40fb6c:	ldrb	w0, [x0]
  40fb70:	cmp	w0, #0x5f
  40fb74:	b.ne	40fcd4 <ferror@plt+0xdfa4>  // b.any
  40fb78:	ldr	x0, [sp, #72]
  40fb7c:	ldr	x0, [x0, #16]
  40fb80:	add	x0, x0, #0x1
  40fb84:	ldrb	w0, [x0]
  40fb88:	cmp	w0, #0x5f
  40fb8c:	b.eq	40fcd4 <ferror@plt+0xdfa4>  // b.none
  40fb90:	ldr	x0, [sp, #64]
  40fb94:	sub	x0, x0, #0x158
  40fb98:	ldr	x0, [x0, #16]
  40fb9c:	add	x0, x0, #0x1
  40fba0:	ldrb	w0, [x0]
  40fba4:	cmp	w0, #0x5f
  40fba8:	b.ne	40fcd4 <ferror@plt+0xdfa4>  // b.any
  40fbac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40fbb0:	add	x0, x0, #0x5a0
  40fbb4:	ldr	w1, [x0]
  40fbb8:	mov	w0, #0x1080                	// #4224
  40fbbc:	and	w0, w1, w0
  40fbc0:	cmp	w0, #0x0
  40fbc4:	b.eq	40fcac <ferror@plt+0xdf7c>  // b.none
  40fbc8:	ldr	x0, [sp, #72]
  40fbcc:	ldr	x7, [x0, #16]
  40fbd0:	ldr	x0, [sp, #72]
  40fbd4:	ldrb	w0, [x0, #36]
  40fbd8:	and	w0, w0, #0x2
  40fbdc:	and	w0, w0, #0xff
  40fbe0:	cmp	w0, #0x0
  40fbe4:	b.eq	40fbf0 <ferror@plt+0xdec0>  // b.none
  40fbe8:	mov	w0, #0x74                  	// #116
  40fbec:	b	40fbf4 <ferror@plt+0xdec4>
  40fbf0:	mov	w0, #0x54                  	// #84
  40fbf4:	ldr	x1, [sp, #72]
  40fbf8:	ldrb	w1, [x1, #36]
  40fbfc:	and	w1, w1, #0x1
  40fc00:	and	w1, w1, #0xff
  40fc04:	cmp	w1, #0x0
  40fc08:	b.eq	40fc14 <ferror@plt+0xdee4>  // b.none
  40fc0c:	mov	w1, #0x46                  	// #70
  40fc10:	b	40fc18 <ferror@plt+0xdee8>
  40fc14:	mov	w1, #0x66                  	// #102
  40fc18:	ldr	x2, [sp, #64]
  40fc1c:	sub	x2, x2, #0x158
  40fc20:	ldr	x4, [x2, #16]
  40fc24:	ldr	x2, [sp, #64]
  40fc28:	sub	x2, x2, #0x158
  40fc2c:	ldrb	w2, [x2, #36]
  40fc30:	and	w2, w2, #0x2
  40fc34:	and	w2, w2, #0xff
  40fc38:	cmp	w2, #0x0
  40fc3c:	b.eq	40fc48 <ferror@plt+0xdf18>  // b.none
  40fc40:	mov	w2, #0x74                  	// #116
  40fc44:	b	40fc4c <ferror@plt+0xdf1c>
  40fc48:	mov	w2, #0x54                  	// #84
  40fc4c:	ldr	x3, [sp, #64]
  40fc50:	sub	x3, x3, #0x158
  40fc54:	ldrb	w3, [x3, #36]
  40fc58:	and	w3, w3, #0x1
  40fc5c:	and	w3, w3, #0xff
  40fc60:	cmp	w3, #0x0
  40fc64:	b.eq	40fc70 <ferror@plt+0xdf40>  // b.none
  40fc68:	mov	w3, #0x46                  	// #70
  40fc6c:	b	40fc74 <ferror@plt+0xdf44>
  40fc70:	mov	w3, #0x66                  	// #102
  40fc74:	mov	w6, w3
  40fc78:	mov	w5, w2
  40fc7c:	mov	w3, w1
  40fc80:	mov	w2, w0
  40fc84:	mov	x1, x7
  40fc88:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40fc8c:	add	x0, x0, #0xb40
  40fc90:	bl	401cb0 <printf@plt>
  40fc94:	ldr	x0, [sp, #72]
  40fc98:	ldr	x0, [x0]
  40fc9c:	mov	x1, x0
  40fca0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40fca4:	add	x0, x0, #0xb70
  40fca8:	bl	401cb0 <printf@plt>
  40fcac:	ldr	x0, [sp, #64]
  40fcb0:	sub	x1, x0, #0x158
  40fcb4:	ldr	x0, [sp, #72]
  40fcb8:	mov	x3, x1
  40fcbc:	mov	x1, x0
  40fcc0:	mov	x0, #0x158                 	// #344
  40fcc4:	mov	x2, x0
  40fcc8:	mov	x0, x3
  40fccc:	bl	4018c0 <memcpy@plt>
  40fcd0:	b	40fe78 <ferror@plt+0xe148>
  40fcd4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40fcd8:	add	x0, x0, #0x5a0
  40fcdc:	ldr	w1, [x0]
  40fce0:	mov	w0, #0x1080                	// #4224
  40fce4:	and	w0, w1, w0
  40fce8:	cmp	w0, #0x0
  40fcec:	b.eq	40fe78 <ferror@plt+0xe148>  // b.none
  40fcf0:	ldr	x0, [sp, #64]
  40fcf4:	sub	x0, x0, #0x158
  40fcf8:	ldr	x7, [x0, #16]
  40fcfc:	ldr	x0, [sp, #64]
  40fd00:	sub	x0, x0, #0x158
  40fd04:	ldrb	w0, [x0, #36]
  40fd08:	and	w0, w0, #0x2
  40fd0c:	and	w0, w0, #0xff
  40fd10:	cmp	w0, #0x0
  40fd14:	b.eq	40fd20 <ferror@plt+0xdff0>  // b.none
  40fd18:	mov	w0, #0x74                  	// #116
  40fd1c:	b	40fd24 <ferror@plt+0xdff4>
  40fd20:	mov	w0, #0x54                  	// #84
  40fd24:	ldr	x1, [sp, #64]
  40fd28:	sub	x1, x1, #0x158
  40fd2c:	ldrb	w1, [x1, #36]
  40fd30:	and	w1, w1, #0x1
  40fd34:	and	w1, w1, #0xff
  40fd38:	cmp	w1, #0x0
  40fd3c:	b.eq	40fd48 <ferror@plt+0xe018>  // b.none
  40fd40:	mov	w1, #0x46                  	// #70
  40fd44:	b	40fd4c <ferror@plt+0xe01c>
  40fd48:	mov	w1, #0x66                  	// #102
  40fd4c:	ldr	x2, [sp, #72]
  40fd50:	ldr	x4, [x2, #16]
  40fd54:	ldr	x2, [sp, #72]
  40fd58:	ldrb	w2, [x2, #36]
  40fd5c:	and	w2, w2, #0x2
  40fd60:	and	w2, w2, #0xff
  40fd64:	cmp	w2, #0x0
  40fd68:	b.eq	40fd74 <ferror@plt+0xe044>  // b.none
  40fd6c:	mov	w2, #0x74                  	// #116
  40fd70:	b	40fd78 <ferror@plt+0xe048>
  40fd74:	mov	w2, #0x54                  	// #84
  40fd78:	ldr	x3, [sp, #72]
  40fd7c:	ldrb	w3, [x3, #36]
  40fd80:	and	w3, w3, #0x1
  40fd84:	and	w3, w3, #0xff
  40fd88:	cmp	w3, #0x0
  40fd8c:	b.eq	40fd98 <ferror@plt+0xe068>  // b.none
  40fd90:	mov	w3, #0x46                  	// #70
  40fd94:	b	40fd9c <ferror@plt+0xe06c>
  40fd98:	mov	w3, #0x66                  	// #102
  40fd9c:	mov	w6, w3
  40fda0:	mov	w5, w2
  40fda4:	mov	w3, w1
  40fda8:	mov	w2, w0
  40fdac:	mov	x1, x7
  40fdb0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40fdb4:	add	x0, x0, #0xb40
  40fdb8:	bl	401cb0 <printf@plt>
  40fdbc:	ldr	x0, [sp, #72]
  40fdc0:	ldr	x0, [x0]
  40fdc4:	mov	x1, x0
  40fdc8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40fdcc:	add	x0, x0, #0xb70
  40fdd0:	bl	401cb0 <printf@plt>
  40fdd4:	b	40fe78 <ferror@plt+0xe148>
  40fdd8:	ldr	x0, [sp, #40]
  40fddc:	ldr	x0, [x0, #8]
  40fde0:	ldr	x1, [sp, #64]
  40fde4:	cmp	x1, x0
  40fde8:	b.ls	40fe18 <ferror@plt+0xe0e8>  // b.plast
  40fdec:	ldr	x0, [sp, #64]
  40fdf0:	sub	x0, x0, #0x158
  40fdf4:	ldr	x0, [x0, #8]
  40fdf8:	cmp	x0, #0x0
  40fdfc:	b.ne	40fe18 <ferror@plt+0xe0e8>  // b.any
  40fe00:	ldr	x0, [sp, #72]
  40fe04:	ldr	x1, [x0]
  40fe08:	ldr	x0, [sp, #64]
  40fe0c:	sub	x0, x0, #0x158
  40fe10:	sub	x1, x1, #0x1
  40fe14:	str	x1, [x0, #8]
  40fe18:	ldr	x0, [sp, #72]
  40fe1c:	ldr	x0, [x0, #8]
  40fe20:	cmp	x0, #0x0
  40fe24:	b.eq	40fe40 <ferror@plt+0xe110>  // b.none
  40fe28:	ldr	x0, [sp, #72]
  40fe2c:	ldr	x1, [x0]
  40fe30:	ldr	x0, [sp, #72]
  40fe34:	ldr	x0, [x0, #8]
  40fe38:	cmp	x1, x0
  40fe3c:	b.hi	40fe78 <ferror@plt+0xe148>  // b.pmore
  40fe40:	ldr	x1, [sp, #64]
  40fe44:	ldr	x0, [sp, #72]
  40fe48:	mov	x3, x1
  40fe4c:	mov	x1, x0
  40fe50:	mov	x0, #0x158                 	// #344
  40fe54:	mov	x2, x0
  40fe58:	mov	x0, x3
  40fe5c:	bl	4018c0 <memcpy@plt>
  40fe60:	ldr	x0, [sp, #64]
  40fe64:	add	x0, x0, #0x158
  40fe68:	str	x0, [sp, #64]
  40fe6c:	ldr	x0, [sp, #72]
  40fe70:	ldr	x0, [x0]
  40fe74:	str	x0, [sp, #56]
  40fe78:	ldr	x0, [sp, #72]
  40fe7c:	add	x0, x0, #0x158
  40fe80:	str	x0, [sp, #72]
  40fe84:	ldr	x0, [sp, #40]
  40fe88:	ldr	x0, [x0, #16]
  40fe8c:	ldr	x1, [sp, #72]
  40fe90:	cmp	x1, x0
  40fe94:	b.cc	40fa4c <ferror@plt+0xdd1c>  // b.lo, b.ul, b.last
  40fe98:	ldr	x0, [sp, #40]
  40fe9c:	ldr	w0, [x0]
  40fea0:	cmp	w0, #0x0
  40fea4:	b.eq	40fef0 <ferror@plt+0xe1c0>  // b.none
  40fea8:	ldr	x0, [sp, #64]
  40feac:	sub	x0, x0, #0x158
  40feb0:	ldr	x0, [x0, #8]
  40feb4:	cmp	x0, #0x0
  40feb8:	b.ne	40fef0 <ferror@plt+0xe1c0>  // b.any
  40febc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40fec0:	add	x0, x0, #0xa78
  40fec4:	ldr	x0, [x0]
  40fec8:	ldr	x19, [x0, #40]
  40fecc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40fed0:	add	x0, x0, #0xa78
  40fed4:	ldr	x0, [x0]
  40fed8:	bl	40f890 <ferror@plt+0xdb60>
  40fedc:	add	x1, x19, x0
  40fee0:	ldr	x0, [sp, #64]
  40fee4:	sub	x0, x0, #0x158
  40fee8:	sub	x1, x1, #0x1
  40feec:	str	x1, [x0, #8]
  40fef0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40fef4:	add	x0, x0, #0x5a0
  40fef8:	ldr	w1, [x0]
  40fefc:	mov	w0, #0x1080                	// #4224
  40ff00:	and	w0, w1, w0
  40ff04:	cmp	w0, #0x0
  40ff08:	b.eq	40ff50 <ferror@plt+0xe220>  // b.none
  40ff0c:	ldr	x0, [sp, #40]
  40ff10:	ldr	w0, [x0]
  40ff14:	ldr	x1, [sp, #40]
  40ff18:	ldr	x1, [x1, #8]
  40ff1c:	ldr	x2, [sp, #64]
  40ff20:	sub	x1, x2, x1
  40ff24:	asr	x2, x1, #3
  40ff28:	mov	x1, #0xbe83                	// #48771
  40ff2c:	movk	x1, #0x2fa0, lsl #16
  40ff30:	movk	x1, #0xbe8, lsl #32
  40ff34:	movk	x1, #0x82fa, lsl #48
  40ff38:	mul	x1, x2, x1
  40ff3c:	sub	w0, w0, w1
  40ff40:	mov	w1, w0
  40ff44:	adrp	x0, 416000 <ferror@plt+0x142d0>
  40ff48:	add	x0, x0, #0xb80
  40ff4c:	bl	401cb0 <printf@plt>
  40ff50:	ldr	x0, [sp, #40]
  40ff54:	ldr	x1, [sp, #64]
  40ff58:	str	x1, [x0, #16]
  40ff5c:	ldr	x0, [sp, #40]
  40ff60:	ldr	x1, [x0, #16]
  40ff64:	ldr	x0, [sp, #40]
  40ff68:	ldr	x0, [x0, #8]
  40ff6c:	sub	x0, x1, x0
  40ff70:	asr	x1, x0, #3
  40ff74:	mov	x0, #0xbe83                	// #48771
  40ff78:	movk	x0, #0x2fa0, lsl #16
  40ff7c:	movk	x0, #0xbe8, lsl #32
  40ff80:	movk	x0, #0x82fa, lsl #48
  40ff84:	mul	x0, x1, x0
  40ff88:	mov	w1, w0
  40ff8c:	ldr	x0, [sp, #40]
  40ff90:	str	w1, [x0]
  40ff94:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  40ff98:	add	x0, x0, #0x5a0
  40ff9c:	ldr	w1, [x0]
  40ffa0:	mov	w0, #0x1080                	// #4224
  40ffa4:	and	w0, w1, w0
  40ffa8:	cmp	w0, #0x0
  40ffac:	b.eq	41004c <ferror@plt+0xe31c>  // b.none
  40ffb0:	str	wzr, [sp, #52]
  40ffb4:	b	410030 <ferror@plt+0xe300>
  40ffb8:	ldr	x0, [sp, #40]
  40ffbc:	ldr	x1, [x0, #8]
  40ffc0:	ldr	w2, [sp, #52]
  40ffc4:	mov	x0, #0x158                 	// #344
  40ffc8:	mul	x0, x2, x0
  40ffcc:	add	x0, x1, x0
  40ffd0:	ldr	x4, [x0]
  40ffd4:	ldr	x0, [sp, #40]
  40ffd8:	ldr	x1, [x0, #8]
  40ffdc:	ldr	w2, [sp, #52]
  40ffe0:	mov	x0, #0x158                 	// #344
  40ffe4:	mul	x0, x2, x0
  40ffe8:	add	x0, x1, x0
  40ffec:	ldr	x5, [x0, #8]
  40fff0:	ldr	x0, [sp, #40]
  40fff4:	ldr	x1, [x0, #8]
  40fff8:	ldr	w2, [sp, #52]
  40fffc:	mov	x0, #0x158                 	// #344
  410000:	mul	x0, x2, x0
  410004:	add	x0, x1, x0
  410008:	ldr	x0, [x0, #16]
  41000c:	mov	x3, x0
  410010:	mov	x2, x5
  410014:	mov	x1, x4
  410018:	adrp	x0, 416000 <ferror@plt+0x142d0>
  41001c:	add	x0, x0, #0xbb8
  410020:	bl	401cb0 <printf@plt>
  410024:	ldr	w0, [sp, #52]
  410028:	add	w0, w0, #0x1
  41002c:	str	w0, [sp, #52]
  410030:	ldr	x0, [sp, #40]
  410034:	ldr	w0, [x0]
  410038:	ldr	w1, [sp, #52]
  41003c:	cmp	w1, w0
  410040:	b.cc	40ffb8 <ferror@plt+0xe288>  // b.lo, b.ul, b.last
  410044:	b	41004c <ferror@plt+0xe31c>
  410048:	nop
  41004c:	ldr	x19, [sp, #16]
  410050:	ldp	x29, x30, [sp], #80
  410054:	ret
  410058:	stp	x29, x30, [sp, #-64]!
  41005c:	mov	x29, sp
  410060:	str	x0, [sp, #24]
  410064:	str	x1, [sp, #16]
  410068:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  41006c:	add	x0, x0, #0x8f8
  410070:	ldr	x3, [x0]
  410074:	ldr	x2, [sp, #16]
  410078:	adrp	x0, 416000 <ferror@plt+0x142d0>
  41007c:	add	x1, x0, #0xbe0
  410080:	mov	x0, x3
  410084:	bl	401d10 <fprintf@plt>
  410088:	ldr	x0, [sp, #24]
  41008c:	ldr	x0, [x0, #8]
  410090:	str	x0, [sp, #40]
  410094:	str	xzr, [sp, #56]
  410098:	ldr	x0, [sp, #24]
  41009c:	ldr	w0, [x0]
  4100a0:	sub	w0, w0, #0x1
  4100a4:	mov	w0, w0
  4100a8:	str	x0, [sp, #48]
  4100ac:	b	4101e0 <ferror@plt+0xe4b0>
  4100b0:	ldr	x1, [sp, #48]
  4100b4:	ldr	x0, [sp, #56]
  4100b8:	add	x0, x1, x0
  4100bc:	lsr	x0, x0, #1
  4100c0:	str	x0, [sp, #32]
  4100c4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4100c8:	add	x0, x0, #0x8f8
  4100cc:	ldr	x5, [x0]
  4100d0:	ldr	x4, [sp, #48]
  4100d4:	ldr	x3, [sp, #32]
  4100d8:	ldr	x2, [sp, #56]
  4100dc:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4100e0:	add	x1, x0, #0xc00
  4100e4:	mov	x0, x5
  4100e8:	bl	401d10 <fprintf@plt>
  4100ec:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4100f0:	add	x0, x0, #0x8f8
  4100f4:	ldr	x4, [x0]
  4100f8:	ldr	x1, [sp, #32]
  4100fc:	mov	x0, #0x158                 	// #344
  410100:	mul	x0, x1, x0
  410104:	ldr	x1, [sp, #40]
  410108:	add	x0, x1, x0
  41010c:	ldr	x2, [x0]
  410110:	ldr	x0, [sp, #32]
  410114:	add	x1, x0, #0x1
  410118:	mov	x0, #0x158                 	// #344
  41011c:	mul	x0, x1, x0
  410120:	ldr	x1, [sp, #40]
  410124:	add	x0, x1, x0
  410128:	ldr	x0, [x0]
  41012c:	mov	x3, x0
  410130:	adrp	x0, 416000 <ferror@plt+0x142d0>
  410134:	add	x1, x0, #0xc38
  410138:	mov	x0, x4
  41013c:	bl	401d10 <fprintf@plt>
  410140:	ldr	x1, [sp, #32]
  410144:	mov	x0, #0x158                 	// #344
  410148:	mul	x0, x1, x0
  41014c:	ldr	x1, [sp, #40]
  410150:	add	x0, x1, x0
  410154:	ldr	x0, [x0]
  410158:	ldr	x1, [sp, #16]
  41015c:	cmp	x1, x0
  410160:	b.cc	4101a4 <ferror@plt+0xe474>  // b.lo, b.ul, b.last
  410164:	ldr	x0, [sp, #32]
  410168:	add	x1, x0, #0x1
  41016c:	mov	x0, #0x158                 	// #344
  410170:	mul	x0, x1, x0
  410174:	ldr	x1, [sp, #40]
  410178:	add	x0, x1, x0
  41017c:	ldr	x0, [x0]
  410180:	ldr	x1, [sp, #16]
  410184:	cmp	x1, x0
  410188:	b.cs	4101a4 <ferror@plt+0xe474>  // b.hs, b.nlast
  41018c:	ldr	x1, [sp, #32]
  410190:	mov	x0, #0x158                 	// #344
  410194:	mul	x0, x1, x0
  410198:	ldr	x1, [sp, #40]
  41019c:	add	x0, x1, x0
  4101a0:	b	410218 <ferror@plt+0xe4e8>
  4101a4:	ldr	x1, [sp, #32]
  4101a8:	mov	x0, #0x158                 	// #344
  4101ac:	mul	x0, x1, x0
  4101b0:	ldr	x1, [sp, #40]
  4101b4:	add	x0, x1, x0
  4101b8:	ldr	x0, [x0]
  4101bc:	ldr	x1, [sp, #16]
  4101c0:	cmp	x1, x0
  4101c4:	b.cs	4101d4 <ferror@plt+0xe4a4>  // b.hs, b.nlast
  4101c8:	ldr	x0, [sp, #32]
  4101cc:	str	x0, [sp, #48]
  4101d0:	b	4101e0 <ferror@plt+0xe4b0>
  4101d4:	ldr	x0, [sp, #32]
  4101d8:	add	x0, x0, #0x1
  4101dc:	str	x0, [sp, #56]
  4101e0:	ldr	x1, [sp, #56]
  4101e4:	ldr	x0, [sp, #48]
  4101e8:	cmp	x1, x0
  4101ec:	b.ne	4100b0 <ferror@plt+0xe380>  // b.any
  4101f0:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4101f4:	add	x0, x0, #0x8f8
  4101f8:	ldr	x0, [x0]
  4101fc:	mov	x3, x0
  410200:	mov	x2, #0x28                  	// #40
  410204:	mov	x1, #0x1                   	// #1
  410208:	adrp	x0, 416000 <ferror@plt+0x142d0>
  41020c:	add	x0, x0, #0xc68
  410210:	bl	401c10 <fwrite@plt>
  410214:	mov	x0, #0x0                   	// #0
  410218:	ldp	x29, x30, [sp], #64
  41021c:	ret
  410220:	stp	x29, x30, [sp, #-80]!
  410224:	mov	x29, sp
  410228:	str	x0, [sp, #24]
  41022c:	str	x1, [sp, #16]
  410230:	mov	x0, #0xffffffffffffffff    	// #-1
  410234:	str	x0, [sp, #56]
  410238:	str	wzr, [sp, #52]
  41023c:	ldr	x0, [sp, #24]
  410240:	ldr	w0, [x0]
  410244:	cmp	w0, #0x0
  410248:	b.ne	410254 <ferror@plt+0xe524>  // b.any
  41024c:	mov	x0, #0x0                   	// #0
  410250:	b	410480 <ferror@plt+0xe750>
  410254:	ldr	x0, [sp, #24]
  410258:	ldr	x0, [x0, #8]
  41025c:	str	x0, [sp, #40]
  410260:	str	xzr, [sp, #72]
  410264:	ldr	x0, [sp, #24]
  410268:	ldr	w0, [x0]
  41026c:	sub	w0, w0, #0x1
  410270:	mov	w0, w0
  410274:	str	x0, [sp, #64]
  410278:	b	4103c0 <ferror@plt+0xe690>
  41027c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410280:	add	x0, x0, #0x5a0
  410284:	ldr	w0, [x0]
  410288:	and	w0, w0, #0x200
  41028c:	cmp	w0, #0x0
  410290:	b.eq	4102a0 <ferror@plt+0xe570>  // b.none
  410294:	ldr	w0, [sp, #52]
  410298:	add	w0, w0, #0x1
  41029c:	str	w0, [sp, #52]
  4102a0:	ldr	x1, [sp, #64]
  4102a4:	ldr	x0, [sp, #72]
  4102a8:	add	x0, x1, x0
  4102ac:	lsr	x1, x0, #63
  4102b0:	add	x0, x1, x0
  4102b4:	asr	x0, x0, #1
  4102b8:	str	x0, [sp, #56]
  4102bc:	ldr	x1, [sp, #56]
  4102c0:	mov	x0, #0x158                 	// #344
  4102c4:	mul	x0, x1, x0
  4102c8:	ldr	x1, [sp, #40]
  4102cc:	add	x0, x1, x0
  4102d0:	ldr	x0, [x0]
  4102d4:	ldr	x1, [sp, #16]
  4102d8:	cmp	x1, x0
  4102dc:	b.cc	410384 <ferror@plt+0xe654>  // b.lo, b.ul, b.last
  4102e0:	ldr	x0, [sp, #56]
  4102e4:	add	x1, x0, #0x1
  4102e8:	mov	x0, #0x158                 	// #344
  4102ec:	mul	x0, x1, x0
  4102f0:	ldr	x1, [sp, #40]
  4102f4:	add	x0, x1, x0
  4102f8:	ldr	x0, [x0]
  4102fc:	ldr	x1, [sp, #16]
  410300:	cmp	x1, x0
  410304:	b.cs	410384 <ferror@plt+0xe654>  // b.hs, b.nlast
  410308:	ldr	x1, [sp, #56]
  41030c:	mov	x0, #0x158                 	// #344
  410310:	mul	x0, x1, x0
  410314:	ldr	x1, [sp, #40]
  410318:	add	x0, x1, x0
  41031c:	ldr	x0, [x0, #8]
  410320:	ldr	x1, [sp, #16]
  410324:	cmp	x1, x0
  410328:	b.ls	410334 <ferror@plt+0xe604>  // b.plast
  41032c:	mov	x0, #0x0                   	// #0
  410330:	b	410480 <ferror@plt+0xe750>
  410334:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410338:	add	x0, x0, #0x5a0
  41033c:	ldr	w0, [x0]
  410340:	and	w0, w0, #0x200
  410344:	cmp	w0, #0x0
  410348:	b.eq	41036c <ferror@plt+0xe63c>  // b.none
  41034c:	ldr	x0, [sp, #24]
  410350:	ldr	w0, [x0]
  410354:	sub	w0, w0, #0x1
  410358:	mov	w2, w0
  41035c:	ldr	w1, [sp, #52]
  410360:	adrp	x0, 416000 <ferror@plt+0x142d0>
  410364:	add	x0, x0, #0xc98
  410368:	bl	401cb0 <printf@plt>
  41036c:	ldr	x1, [sp, #56]
  410370:	mov	x0, #0x158                 	// #344
  410374:	mul	x0, x1, x0
  410378:	ldr	x1, [sp, #40]
  41037c:	add	x0, x1, x0
  410380:	b	410480 <ferror@plt+0xe750>
  410384:	ldr	x1, [sp, #56]
  410388:	mov	x0, #0x158                 	// #344
  41038c:	mul	x0, x1, x0
  410390:	ldr	x1, [sp, #40]
  410394:	add	x0, x1, x0
  410398:	ldr	x0, [x0]
  41039c:	ldr	x1, [sp, #16]
  4103a0:	cmp	x1, x0
  4103a4:	b.cs	4103b4 <ferror@plt+0xe684>  // b.hs, b.nlast
  4103a8:	ldr	x0, [sp, #56]
  4103ac:	str	x0, [sp, #64]
  4103b0:	b	4103c0 <ferror@plt+0xe690>
  4103b4:	ldr	x0, [sp, #56]
  4103b8:	add	x0, x0, #0x1
  4103bc:	str	x0, [sp, #72]
  4103c0:	ldr	x1, [sp, #72]
  4103c4:	ldr	x0, [sp, #64]
  4103c8:	cmp	x1, x0
  4103cc:	b.ne	41027c <ferror@plt+0xe54c>  // b.any
  4103d0:	ldr	x0, [sp, #56]
  4103d4:	add	x1, x0, #0x1
  4103d8:	mov	x0, #0x158                 	// #344
  4103dc:	mul	x0, x1, x0
  4103e0:	ldr	x1, [sp, #40]
  4103e4:	add	x0, x1, x0
  4103e8:	ldr	x0, [x0]
  4103ec:	ldr	x1, [sp, #16]
  4103f0:	cmp	x1, x0
  4103f4:	b.cc	41047c <ferror@plt+0xe74c>  // b.lo, b.ul, b.last
  4103f8:	ldr	x0, [sp, #56]
  4103fc:	add	x1, x0, #0x1
  410400:	mov	x0, #0x158                 	// #344
  410404:	mul	x0, x1, x0
  410408:	ldr	x1, [sp, #40]
  41040c:	add	x0, x1, x0
  410410:	ldr	x0, [x0, #8]
  410414:	ldr	x1, [sp, #16]
  410418:	cmp	x1, x0
  41041c:	b.ls	410428 <ferror@plt+0xe6f8>  // b.plast
  410420:	mov	x0, #0x0                   	// #0
  410424:	b	410480 <ferror@plt+0xe750>
  410428:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41042c:	add	x0, x0, #0x5a0
  410430:	ldr	w0, [x0]
  410434:	and	w0, w0, #0x200
  410438:	cmp	w0, #0x0
  41043c:	b.eq	410460 <ferror@plt+0xe730>  // b.none
  410440:	ldr	x0, [sp, #24]
  410444:	ldr	w0, [x0]
  410448:	sub	w0, w0, #0x1
  41044c:	mov	w2, w0
  410450:	ldr	w1, [sp, #52]
  410454:	adrp	x0, 416000 <ferror@plt+0x142d0>
  410458:	add	x0, x0, #0xcc8
  41045c:	bl	401cb0 <printf@plt>
  410460:	ldr	x0, [sp, #56]
  410464:	add	x1, x0, #0x1
  410468:	mov	x0, #0x158                 	// #344
  41046c:	mul	x0, x1, x0
  410470:	ldr	x1, [sp, #40]
  410474:	add	x0, x1, x0
  410478:	b	410480 <ferror@plt+0xe750>
  41047c:	mov	x0, #0x0                   	// #0
  410480:	ldp	x29, x30, [sp], #80
  410484:	ret
  410488:	sub	sp, sp, #0x10
  41048c:	str	x0, [sp, #8]
  410490:	ldr	x0, [sp, #8]
  410494:	ldr	x0, [x0, #8]
  410498:	ldrb	w0, [x0, #28]
  41049c:	add	sp, sp, #0x10
  4104a0:	ret
  4104a4:	stp	x29, x30, [sp, #-48]!
  4104a8:	mov	x29, sp
  4104ac:	str	x0, [sp, #24]
  4104b0:	str	w1, [sp, #20]
  4104b4:	ldr	x0, [sp, #24]
  4104b8:	bl	401900 <strlen@plt>
  4104bc:	str	w0, [sp, #44]
  4104c0:	ldrsw	x0, [sp, #44]
  4104c4:	add	x0, x0, #0x2f9
  4104c8:	bl	401a90 <xmalloc@plt>
  4104cc:	str	x0, [sp, #32]
  4104d0:	mov	x2, #0x2f8                 	// #760
  4104d4:	mov	w1, #0x0                   	// #0
  4104d8:	ldr	x0, [sp, #32]
  4104dc:	bl	401a80 <memset@plt>
  4104e0:	ldr	x0, [sp, #32]
  4104e4:	add	x1, x0, #0x2f8
  4104e8:	ldr	x0, [sp, #32]
  4104ec:	str	x1, [x0, #8]
  4104f0:	ldr	x0, [sp, #32]
  4104f4:	ldr	x0, [x0, #8]
  4104f8:	ldr	x1, [sp, #24]
  4104fc:	bl	401c30 <strcpy@plt>
  410500:	ldr	x0, [sp, #32]
  410504:	ldr	w1, [sp, #20]
  410508:	str	w1, [x0, #16]
  41050c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410510:	add	x0, x0, #0x600
  410514:	ldr	x1, [x0]
  410518:	ldr	x0, [sp, #32]
  41051c:	str	x1, [x0]
  410520:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410524:	add	x0, x0, #0x600
  410528:	ldr	x1, [sp, #32]
  41052c:	str	x1, [x0]
  410530:	nop
  410534:	ldp	x29, x30, [sp], #48
  410538:	ret
  41053c:	stp	x29, x30, [sp, #-48]!
  410540:	mov	x29, sp
  410544:	str	x0, [sp, #24]
  410548:	str	x1, [sp, #16]
  41054c:	ldr	x0, [sp, #16]
  410550:	bl	40f8a8 <ferror@plt+0xdb78>
  410554:	mov	w1, #0x3a                  	// #58
  410558:	ldr	x0, [sp, #24]
  41055c:	bl	401b10 <strrchr@plt>
  410560:	str	x0, [sp, #40]
  410564:	ldr	x0, [sp, #40]
  410568:	cmp	x0, #0x0
  41056c:	b.eq	410628 <ferror@plt+0xe8f8>  // b.none
  410570:	ldr	x0, [sp, #40]
  410574:	strb	wzr, [x0]
  410578:	ldr	x1, [sp, #40]
  41057c:	ldr	x0, [sp, #24]
  410580:	cmp	x1, x0
  410584:	b.ls	4105bc <ferror@plt+0xe88c>  // b.plast
  410588:	ldr	x0, [sp, #24]
  41058c:	bl	40f278 <ferror@plt+0xd548>
  410590:	mov	x1, x0
  410594:	ldr	x0, [sp, #16]
  410598:	str	x1, [x0, #24]
  41059c:	ldr	x0, [sp, #16]
  4105a0:	ldr	x0, [x0, #24]
  4105a4:	cmp	x0, #0x0
  4105a8:	b.ne	4105bc <ferror@plt+0xe88c>  // b.any
  4105ac:	ldr	x0, [sp, #16]
  4105b0:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  4105b4:	add	x1, x1, #0x8d0
  4105b8:	str	x1, [x0, #24]
  4105bc:	ldr	x0, [sp, #40]
  4105c0:	add	x0, x0, #0x1
  4105c4:	str	x0, [sp, #24]
  4105c8:	ldr	x0, [sp, #24]
  4105cc:	ldrb	w0, [x0]
  4105d0:	cmp	w0, #0x0
  4105d4:	b.eq	4106e0 <ferror@plt+0xe9b0>  // b.none
  4105d8:	ldr	x0, [sp, #24]
  4105dc:	ldrb	w0, [x0]
  4105e0:	mov	w1, w0
  4105e4:	adrp	x0, 42b000 <ferror@plt+0x292d0>
  4105e8:	add	x0, x0, #0xba8
  4105ec:	sxtw	x1, w1
  4105f0:	ldrh	w0, [x0, x1, lsl #1]
  4105f4:	and	w0, w0, #0x4
  4105f8:	cmp	w0, #0x0
  4105fc:	b.eq	410618 <ferror@plt+0xe8e8>  // b.none
  410600:	ldr	x0, [sp, #24]
  410604:	bl	4019d0 <atoi@plt>
  410608:	mov	w1, w0
  41060c:	ldr	x0, [sp, #16]
  410610:	str	w1, [x0, #32]
  410614:	b	4106e0 <ferror@plt+0xe9b0>
  410618:	ldr	x0, [sp, #16]
  41061c:	ldr	x1, [sp, #24]
  410620:	str	x1, [x0, #16]
  410624:	b	4106e0 <ferror@plt+0xe9b0>
  410628:	ldr	x0, [sp, #24]
  41062c:	ldrb	w0, [x0]
  410630:	cmp	w0, #0x0
  410634:	b.eq	4106e0 <ferror@plt+0xe9b0>  // b.none
  410638:	mov	w1, #0x2e                  	// #46
  41063c:	ldr	x0, [sp, #24]
  410640:	bl	401bf0 <strchr@plt>
  410644:	cmp	x0, #0x0
  410648:	b.eq	410684 <ferror@plt+0xe954>  // b.none
  41064c:	ldr	x0, [sp, #24]
  410650:	bl	40f278 <ferror@plt+0xd548>
  410654:	mov	x1, x0
  410658:	ldr	x0, [sp, #16]
  41065c:	str	x1, [x0, #24]
  410660:	ldr	x0, [sp, #16]
  410664:	ldr	x0, [x0, #24]
  410668:	cmp	x0, #0x0
  41066c:	b.ne	4106e0 <ferror@plt+0xe9b0>  // b.any
  410670:	ldr	x0, [sp, #16]
  410674:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  410678:	add	x1, x1, #0x8d0
  41067c:	str	x1, [x0, #24]
  410680:	b	4106e0 <ferror@plt+0xe9b0>
  410684:	ldr	x0, [sp, #24]
  410688:	ldrb	w0, [x0]
  41068c:	mov	w1, w0
  410690:	adrp	x0, 42b000 <ferror@plt+0x292d0>
  410694:	add	x0, x0, #0xba8
  410698:	sxtw	x1, w1
  41069c:	ldrh	w0, [x0, x1, lsl #1]
  4106a0:	and	w0, w0, #0x4
  4106a4:	cmp	w0, #0x0
  4106a8:	b.eq	4106c4 <ferror@plt+0xe994>  // b.none
  4106ac:	ldr	x0, [sp, #24]
  4106b0:	bl	4019d0 <atoi@plt>
  4106b4:	mov	w1, w0
  4106b8:	ldr	x0, [sp, #16]
  4106bc:	str	w1, [x0, #32]
  4106c0:	b	4106e0 <ferror@plt+0xe9b0>
  4106c4:	ldr	x0, [sp, #24]
  4106c8:	ldrb	w0, [x0]
  4106cc:	cmp	w0, #0x0
  4106d0:	b.eq	4106e0 <ferror@plt+0xe9b0>  // b.none
  4106d4:	ldr	x0, [sp, #16]
  4106d8:	ldr	x1, [sp, #24]
  4106dc:	str	x1, [x0, #16]
  4106e0:	nop
  4106e4:	ldp	x29, x30, [sp], #48
  4106e8:	ret
  4106ec:	stp	x29, x30, [sp, #-48]!
  4106f0:	mov	x29, sp
  4106f4:	str	x0, [sp, #24]
  4106f8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4106fc:	add	x0, x0, #0x5a0
  410700:	ldr	w0, [x0]
  410704:	and	w0, w0, #0x1000
  410708:	cmp	w0, #0x0
  41070c:	b.eq	410728 <ferror@plt+0xe9f8>  // b.none
  410710:	ldr	x0, [sp, #24]
  410714:	ldr	x0, [x0, #8]
  410718:	mov	x1, x0
  41071c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  410720:	add	x0, x0, #0xdc8
  410724:	bl	401cb0 <printf@plt>
  410728:	ldr	x0, [sp, #24]
  41072c:	ldr	x0, [x0, #8]
  410730:	mov	w1, #0x2f                  	// #47
  410734:	bl	401bf0 <strchr@plt>
  410738:	str	x0, [sp, #40]
  41073c:	ldr	x0, [sp, #40]
  410740:	cmp	x0, #0x0
  410744:	b.eq	410778 <ferror@plt+0xea48>  // b.none
  410748:	ldr	x0, [sp, #40]
  41074c:	add	x2, x0, #0x1
  410750:	ldr	x0, [sp, #24]
  410754:	add	x0, x0, #0x1a0
  410758:	mov	x1, x0
  41075c:	mov	x0, x2
  410760:	bl	41053c <ferror@plt+0xe80c>
  410764:	ldr	x0, [sp, #40]
  410768:	strb	wzr, [x0]
  41076c:	ldr	x0, [sp, #24]
  410770:	mov	w1, #0x1                   	// #1
  410774:	str	w1, [x0, #20]
  410778:	ldr	x0, [sp, #24]
  41077c:	ldr	x2, [x0, #8]
  410780:	ldr	x0, [sp, #24]
  410784:	add	x0, x0, #0x30
  410788:	mov	x1, x0
  41078c:	mov	x0, x2
  410790:	bl	41053c <ferror@plt+0xe80c>
  410794:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410798:	add	x0, x0, #0x5a0
  41079c:	ldr	w0, [x0]
  4107a0:	and	w0, w0, #0x1000
  4107a4:	cmp	w0, #0x0
  4107a8:	b.eq	4108f4 <ferror@plt+0xebc4>  // b.none
  4107ac:	ldr	x0, [sp, #24]
  4107b0:	ldr	x0, [x0, #72]
  4107b4:	cmp	x0, #0x0
  4107b8:	b.eq	4107cc <ferror@plt+0xea9c>  // b.none
  4107bc:	ldr	x0, [sp, #24]
  4107c0:	ldr	x0, [x0, #72]
  4107c4:	ldr	x0, [x0, #8]
  4107c8:	b	4107d4 <ferror@plt+0xeaa4>
  4107cc:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4107d0:	add	x0, x0, #0xde0
  4107d4:	mov	x1, x0
  4107d8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4107dc:	add	x0, x0, #0xde8
  4107e0:	bl	401cb0 <printf@plt>
  4107e4:	ldr	x0, [sp, #24]
  4107e8:	ldr	x0, [x0, #64]
  4107ec:	cmp	x0, #0x0
  4107f0:	b.eq	410810 <ferror@plt+0xeae0>  // b.none
  4107f4:	ldr	x0, [sp, #24]
  4107f8:	ldr	x0, [x0, #64]
  4107fc:	mov	x1, x0
  410800:	adrp	x0, 416000 <ferror@plt+0x142d0>
  410804:	add	x0, x0, #0xdf0
  410808:	bl	401cb0 <printf@plt>
  41080c:	b	410844 <ferror@plt+0xeb14>
  410810:	ldr	x0, [sp, #24]
  410814:	ldr	w0, [x0, #80]
  410818:	cmp	w0, #0x0
  41081c:	b.eq	41083c <ferror@plt+0xeb0c>  // b.none
  410820:	ldr	x0, [sp, #24]
  410824:	ldr	w0, [x0, #80]
  410828:	mov	w1, w0
  41082c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  410830:	add	x0, x0, #0xdf8
  410834:	bl	401cb0 <printf@plt>
  410838:	b	410844 <ferror@plt+0xeb14>
  41083c:	mov	w0, #0x2a                  	// #42
  410840:	bl	401ce0 <putchar@plt>
  410844:	ldr	x0, [sp, #24]
  410848:	ldr	w0, [x0, #20]
  41084c:	cmp	w0, #0x0
  410850:	b.eq	4108ec <ferror@plt+0xebbc>  // b.none
  410854:	ldr	x0, [sp, #24]
  410858:	ldr	x0, [x0, #440]
  41085c:	cmp	x0, #0x0
  410860:	b.eq	410874 <ferror@plt+0xeb44>  // b.none
  410864:	ldr	x0, [sp, #24]
  410868:	ldr	x0, [x0, #440]
  41086c:	ldr	x0, [x0, #8]
  410870:	b	41087c <ferror@plt+0xeb4c>
  410874:	adrp	x0, 416000 <ferror@plt+0x142d0>
  410878:	add	x0, x0, #0xde0
  41087c:	mov	x1, x0
  410880:	adrp	x0, 416000 <ferror@plt+0x142d0>
  410884:	add	x0, x0, #0xe00
  410888:	bl	401cb0 <printf@plt>
  41088c:	ldr	x0, [sp, #24]
  410890:	ldr	x0, [x0, #432]
  410894:	cmp	x0, #0x0
  410898:	b.eq	4108b8 <ferror@plt+0xeb88>  // b.none
  41089c:	ldr	x0, [sp, #24]
  4108a0:	ldr	x0, [x0, #432]
  4108a4:	mov	x1, x0
  4108a8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4108ac:	add	x0, x0, #0xdf0
  4108b0:	bl	401cb0 <printf@plt>
  4108b4:	b	4108ec <ferror@plt+0xebbc>
  4108b8:	ldr	x0, [sp, #24]
  4108bc:	ldr	w0, [x0, #448]
  4108c0:	cmp	w0, #0x0
  4108c4:	b.eq	4108e4 <ferror@plt+0xebb4>  // b.none
  4108c8:	ldr	x0, [sp, #24]
  4108cc:	ldr	w0, [x0, #448]
  4108d0:	mov	w1, w0
  4108d4:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4108d8:	add	x0, x0, #0xdf8
  4108dc:	bl	401cb0 <printf@plt>
  4108e0:	b	4108ec <ferror@plt+0xebbc>
  4108e4:	mov	w0, #0x2a                  	// #42
  4108e8:	bl	401ce0 <putchar@plt>
  4108ec:	mov	w0, #0xa                   	// #10
  4108f0:	bl	401ce0 <putchar@plt>
  4108f4:	nop
  4108f8:	ldp	x29, x30, [sp], #48
  4108fc:	ret
  410900:	stp	x29, x30, [sp, #-48]!
  410904:	mov	x29, sp
  410908:	str	x0, [sp, #24]
  41090c:	str	x1, [sp, #16]
  410910:	ldr	x0, [sp, #24]
  410914:	ldr	x0, [x0, #24]
  410918:	cmp	x0, #0x0
  41091c:	b.eq	410940 <ferror@plt+0xec10>  // b.none
  410920:	ldr	x0, [sp, #24]
  410924:	ldr	x1, [x0, #24]
  410928:	ldr	x0, [sp, #16]
  41092c:	ldr	x0, [x0, #24]
  410930:	cmp	x1, x0
  410934:	b.eq	410940 <ferror@plt+0xec10>  // b.none
  410938:	mov	w0, #0x0                   	// #0
  41093c:	b	4109f0 <ferror@plt+0xecc0>
  410940:	ldr	x0, [sp, #24]
  410944:	ldr	w0, [x0, #32]
  410948:	cmp	w0, #0x0
  41094c:	b.eq	410970 <ferror@plt+0xec40>  // b.none
  410950:	ldr	x0, [sp, #24]
  410954:	ldr	w1, [x0, #32]
  410958:	ldr	x0, [sp, #16]
  41095c:	ldr	w0, [x0, #32]
  410960:	cmp	w1, w0
  410964:	b.eq	410970 <ferror@plt+0xec40>  // b.none
  410968:	mov	w0, #0x0                   	// #0
  41096c:	b	4109f0 <ferror@plt+0xecc0>
  410970:	ldr	x0, [sp, #24]
  410974:	ldr	x0, [x0, #16]
  410978:	cmp	x0, #0x0
  41097c:	b.eq	4109ec <ferror@plt+0xecbc>  // b.none
  410980:	ldr	x0, [sp, #16]
  410984:	ldr	x0, [x0, #16]
  410988:	str	x0, [sp, #40]
  41098c:	ldr	x0, [sp, #40]
  410990:	ldrb	w0, [x0]
  410994:	cmp	w0, #0x0
  410998:	b.eq	4109cc <ferror@plt+0xec9c>  // b.none
  41099c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4109a0:	add	x0, x0, #0xa58
  4109a4:	ldr	x0, [x0]
  4109a8:	bl	410488 <ferror@plt+0xe758>
  4109ac:	and	w1, w0, #0xff
  4109b0:	ldr	x0, [sp, #40]
  4109b4:	ldrb	w0, [x0]
  4109b8:	cmp	w1, w0
  4109bc:	b.ne	4109cc <ferror@plt+0xec9c>  // b.any
  4109c0:	ldr	x0, [sp, #40]
  4109c4:	add	x0, x0, #0x1
  4109c8:	str	x0, [sp, #40]
  4109cc:	ldr	x0, [sp, #24]
  4109d0:	ldr	x0, [x0, #16]
  4109d4:	ldr	x1, [sp, #40]
  4109d8:	bl	401ba0 <strcmp@plt>
  4109dc:	cmp	w0, #0x0
  4109e0:	b.eq	4109ec <ferror@plt+0xecbc>  // b.none
  4109e4:	mov	w0, #0x0                   	// #0
  4109e8:	b	4109f0 <ferror@plt+0xecc0>
  4109ec:	mov	w0, #0x1                   	// #1
  4109f0:	ldp	x29, x30, [sp], #48
  4109f4:	ret
  4109f8:	stp	x29, x30, [sp, #-48]!
  4109fc:	mov	x29, sp
  410a00:	str	x0, [sp, #40]
  410a04:	str	x1, [sp, #32]
  410a08:	str	x2, [sp, #24]
  410a0c:	str	w3, [sp, #20]
  410a10:	ldr	x0, [sp, #40]
  410a14:	ldr	x1, [x0, #8]
  410a18:	ldr	x0, [sp, #32]
  410a1c:	sub	x0, x0, #0x158
  410a20:	cmp	x1, x0
  410a24:	b.eq	410aec <ferror@plt+0xedbc>  // b.none
  410a28:	ldr	w0, [sp, #20]
  410a2c:	cmp	w0, #0x0
  410a30:	b.eq	410ad8 <ferror@plt+0xeda8>  // b.none
  410a34:	ldr	x0, [sp, #24]
  410a38:	ldr	x1, [x0, #8]
  410a3c:	ldr	x0, [sp, #24]
  410a40:	ldr	w0, [x0]
  410a44:	mov	w2, w0
  410a48:	mov	x0, #0x158                 	// #344
  410a4c:	mul	x0, x2, x0
  410a50:	add	x1, x1, x0
  410a54:	ldr	x0, [sp, #32]
  410a58:	mov	x3, x1
  410a5c:	mov	x1, x0
  410a60:	mov	x0, #0x158                 	// #344
  410a64:	mov	x2, x0
  410a68:	mov	x0, x3
  410a6c:	bl	4018c0 <memcpy@plt>
  410a70:	ldr	x0, [sp, #24]
  410a74:	ldr	w0, [x0]
  410a78:	mov	w1, w0
  410a7c:	ldr	x0, [sp, #40]
  410a80:	str	w1, [x0]
  410a84:	ldr	x0, [sp, #24]
  410a88:	ldr	x1, [x0, #8]
  410a8c:	ldr	x0, [sp, #24]
  410a90:	ldr	w0, [x0]
  410a94:	mov	w2, w0
  410a98:	mov	x0, #0x158                 	// #344
  410a9c:	mul	x0, x2, x0
  410aa0:	add	x0, x1, x0
  410aa4:	ldr	x1, [sp, #40]
  410aa8:	ldr	x1, [x1, #16]
  410aac:	str	x1, [x0, #216]
  410ab0:	ldr	x0, [sp, #24]
  410ab4:	ldr	x1, [x0, #8]
  410ab8:	ldr	x0, [sp, #24]
  410abc:	ldr	w0, [x0]
  410ac0:	mov	w2, w0
  410ac4:	mov	x0, #0x158                 	// #344
  410ac8:	mul	x0, x2, x0
  410acc:	add	x1, x1, x0
  410ad0:	ldr	x0, [sp, #40]
  410ad4:	str	x1, [x0, #16]
  410ad8:	ldr	x0, [sp, #24]
  410adc:	ldr	w0, [x0]
  410ae0:	add	w1, w0, #0x1
  410ae4:	ldr	x0, [sp, #24]
  410ae8:	str	w1, [x0]
  410aec:	ldr	w0, [sp, #20]
  410af0:	cmp	w0, #0x0
  410af4:	b.eq	410b24 <ferror@plt+0xedf4>  // b.none
  410af8:	ldr	x0, [sp, #24]
  410afc:	ldr	x1, [x0, #8]
  410b00:	ldr	x0, [sp, #40]
  410b04:	ldr	w0, [x0]
  410b08:	sxtw	x2, w0
  410b0c:	mov	x0, #0x158                 	// #344
  410b10:	mul	x0, x2, x0
  410b14:	add	x0, x1, x0
  410b18:	ldr	x1, [sp, #32]
  410b1c:	ldr	x1, [x1, #8]
  410b20:	str	x1, [x0, #8]
  410b24:	ldr	x0, [sp, #40]
  410b28:	ldr	x1, [sp, #32]
  410b2c:	str	x1, [x0, #8]
  410b30:	nop
  410b34:	ldp	x29, x30, [sp], #48
  410b38:	ret
  410b3c:	sub	sp, sp, #0x50
  410b40:	stp	x29, x30, [sp, #16]
  410b44:	add	x29, sp, #0x10
  410b48:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410b4c:	add	x0, x0, #0x600
  410b50:	ldr	x0, [x0]
  410b54:	str	x0, [sp, #48]
  410b58:	b	410b70 <ferror@plt+0xee40>
  410b5c:	ldr	x0, [sp, #48]
  410b60:	bl	4106ec <ferror@plt+0xe9bc>
  410b64:	ldr	x0, [sp, #48]
  410b68:	ldr	x0, [x0]
  410b6c:	str	x0, [sp, #48]
  410b70:	ldr	x0, [sp, #48]
  410b74:	cmp	x0, #0x0
  410b78:	b.ne	410b5c <ferror@plt+0xee2c>  // b.any
  410b7c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410b80:	add	x0, x0, #0xab0
  410b84:	ldr	x0, [x0, #8]
  410b88:	str	x0, [sp, #72]
  410b8c:	b	410c6c <ferror@plt+0xef3c>
  410b90:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410b94:	add	x0, x0, #0x600
  410b98:	ldr	x0, [x0]
  410b9c:	str	x0, [sp, #48]
  410ba0:	b	410c54 <ferror@plt+0xef24>
  410ba4:	ldr	x0, [sp, #48]
  410ba8:	add	x0, x0, #0x30
  410bac:	ldr	x1, [sp, #72]
  410bb0:	bl	410900 <ferror@plt+0xebd0>
  410bb4:	cmp	w0, #0x0
  410bb8:	b.eq	410c00 <ferror@plt+0xeed0>  // b.none
  410bbc:	ldr	x0, [sp, #48]
  410bc0:	add	x4, x0, #0x18
  410bc4:	ldr	x0, [sp, #48]
  410bc8:	ldr	w0, [x0, #16]
  410bcc:	mov	w1, w0
  410bd0:	mov	x0, x1
  410bd4:	lsl	x0, x0, #1
  410bd8:	add	x0, x0, x1
  410bdc:	lsl	x0, x0, #3
  410be0:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410be4:	add	x1, x1, #0xac8
  410be8:	add	x0, x0, x1
  410bec:	mov	w3, #0x0                   	// #0
  410bf0:	mov	x2, x0
  410bf4:	ldr	x1, [sp, #72]
  410bf8:	mov	x0, x4
  410bfc:	bl	4109f8 <ferror@plt+0xecc8>
  410c00:	ldr	x0, [sp, #48]
  410c04:	ldr	w0, [x0, #20]
  410c08:	cmp	w0, #0x0
  410c0c:	b.eq	410c48 <ferror@plt+0xef18>  // b.none
  410c10:	ldr	x0, [sp, #48]
  410c14:	add	x0, x0, #0x1a0
  410c18:	ldr	x1, [sp, #72]
  410c1c:	bl	410900 <ferror@plt+0xebd0>
  410c20:	cmp	w0, #0x0
  410c24:	b.eq	410c48 <ferror@plt+0xef18>  // b.none
  410c28:	ldr	x0, [sp, #48]
  410c2c:	add	x4, x0, #0x188
  410c30:	mov	w3, #0x0                   	// #0
  410c34:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410c38:	add	x2, x0, #0x608
  410c3c:	ldr	x1, [sp, #72]
  410c40:	mov	x0, x4
  410c44:	bl	4109f8 <ferror@plt+0xecc8>
  410c48:	ldr	x0, [sp, #48]
  410c4c:	ldr	x0, [x0]
  410c50:	str	x0, [sp, #48]
  410c54:	ldr	x0, [sp, #48]
  410c58:	cmp	x0, #0x0
  410c5c:	b.ne	410ba4 <ferror@plt+0xee74>  // b.any
  410c60:	ldr	x0, [sp, #72]
  410c64:	add	x0, x0, #0x158
  410c68:	str	x0, [sp, #72]
  410c6c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410c70:	add	x0, x0, #0xab0
  410c74:	ldr	x0, [x0, #16]
  410c78:	ldr	x1, [sp, #72]
  410c7c:	cmp	x1, x0
  410c80:	b.cc	410b90 <ferror@plt+0xee60>  // b.lo, b.ul, b.last
  410c84:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410c88:	add	x0, x0, #0xac8
  410c8c:	str	x0, [sp, #40]
  410c90:	b	410d04 <ferror@plt+0xefd4>
  410c94:	ldr	x0, [sp, #40]
  410c98:	ldr	w0, [x0]
  410c9c:	cmp	w0, #0x0
  410ca0:	b.eq	410cf8 <ferror@plt+0xefc8>  // b.none
  410ca4:	ldr	x0, [sp, #40]
  410ca8:	ldr	w0, [x0]
  410cac:	mov	w1, w0
  410cb0:	mov	x0, #0x158                 	// #344
  410cb4:	mul	x0, x1, x0
  410cb8:	bl	401a90 <xmalloc@plt>
  410cbc:	mov	x1, x0
  410cc0:	ldr	x0, [sp, #40]
  410cc4:	str	x1, [x0, #8]
  410cc8:	ldr	x0, [sp, #40]
  410ccc:	ldr	x1, [x0, #8]
  410cd0:	ldr	x0, [sp, #40]
  410cd4:	ldr	w0, [x0]
  410cd8:	mov	w2, w0
  410cdc:	mov	x0, #0x158                 	// #344
  410ce0:	mul	x0, x2, x0
  410ce4:	add	x1, x1, x0
  410ce8:	ldr	x0, [sp, #40]
  410cec:	str	x1, [x0, #16]
  410cf0:	ldr	x0, [sp, #40]
  410cf4:	str	wzr, [x0]
  410cf8:	ldr	x0, [sp, #40]
  410cfc:	add	x0, x0, #0x18
  410d00:	str	x0, [sp, #40]
  410d04:	ldr	x1, [sp, #40]
  410d08:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410d0c:	add	x0, x0, #0xbe8
  410d10:	cmp	x1, x0
  410d14:	b.cc	410c94 <ferror@plt+0xef64>  // b.lo, b.ul, b.last
  410d18:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410d1c:	add	x0, x0, #0x608
  410d20:	ldr	w0, [x0]
  410d24:	cmp	w0, #0x0
  410d28:	b.eq	410d98 <ferror@plt+0xf068>  // b.none
  410d2c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410d30:	add	x0, x0, #0x608
  410d34:	ldr	w0, [x0]
  410d38:	mov	w1, w0
  410d3c:	mov	x0, #0x158                 	// #344
  410d40:	mul	x0, x1, x0
  410d44:	bl	401a90 <xmalloc@plt>
  410d48:	mov	x1, x0
  410d4c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410d50:	add	x0, x0, #0x608
  410d54:	str	x1, [x0, #8]
  410d58:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410d5c:	add	x0, x0, #0x608
  410d60:	ldr	x1, [x0, #8]
  410d64:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410d68:	add	x0, x0, #0x608
  410d6c:	ldr	w0, [x0]
  410d70:	mov	w2, w0
  410d74:	mov	x0, #0x158                 	// #344
  410d78:	mul	x0, x2, x0
  410d7c:	add	x1, x1, x0
  410d80:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410d84:	add	x0, x0, #0x608
  410d88:	str	x1, [x0, #16]
  410d8c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410d90:	add	x0, x0, #0x608
  410d94:	str	wzr, [x0]
  410d98:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410d9c:	add	x0, x0, #0xab0
  410da0:	ldr	x0, [x0, #8]
  410da4:	str	x0, [sp, #72]
  410da8:	b	410e88 <ferror@plt+0xf158>
  410dac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410db0:	add	x0, x0, #0x600
  410db4:	ldr	x0, [x0]
  410db8:	str	x0, [sp, #48]
  410dbc:	b	410e70 <ferror@plt+0xf140>
  410dc0:	ldr	x0, [sp, #48]
  410dc4:	add	x0, x0, #0x30
  410dc8:	ldr	x1, [sp, #72]
  410dcc:	bl	410900 <ferror@plt+0xebd0>
  410dd0:	cmp	w0, #0x0
  410dd4:	b.eq	410e1c <ferror@plt+0xf0ec>  // b.none
  410dd8:	ldr	x0, [sp, #48]
  410ddc:	add	x4, x0, #0x18
  410de0:	ldr	x0, [sp, #48]
  410de4:	ldr	w0, [x0, #16]
  410de8:	mov	w1, w0
  410dec:	mov	x0, x1
  410df0:	lsl	x0, x0, #1
  410df4:	add	x0, x0, x1
  410df8:	lsl	x0, x0, #3
  410dfc:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410e00:	add	x1, x1, #0xac8
  410e04:	add	x0, x0, x1
  410e08:	mov	w3, #0x1                   	// #1
  410e0c:	mov	x2, x0
  410e10:	ldr	x1, [sp, #72]
  410e14:	mov	x0, x4
  410e18:	bl	4109f8 <ferror@plt+0xecc8>
  410e1c:	ldr	x0, [sp, #48]
  410e20:	ldr	w0, [x0, #20]
  410e24:	cmp	w0, #0x0
  410e28:	b.eq	410e64 <ferror@plt+0xf134>  // b.none
  410e2c:	ldr	x0, [sp, #48]
  410e30:	add	x0, x0, #0x1a0
  410e34:	ldr	x1, [sp, #72]
  410e38:	bl	410900 <ferror@plt+0xebd0>
  410e3c:	cmp	w0, #0x0
  410e40:	b.eq	410e64 <ferror@plt+0xf134>  // b.none
  410e44:	ldr	x0, [sp, #48]
  410e48:	add	x4, x0, #0x188
  410e4c:	mov	w3, #0x1                   	// #1
  410e50:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410e54:	add	x2, x0, #0x608
  410e58:	ldr	x1, [sp, #72]
  410e5c:	mov	x0, x4
  410e60:	bl	4109f8 <ferror@plt+0xecc8>
  410e64:	ldr	x0, [sp, #48]
  410e68:	ldr	x0, [x0]
  410e6c:	str	x0, [sp, #48]
  410e70:	ldr	x0, [sp, #48]
  410e74:	cmp	x0, #0x0
  410e78:	b.ne	410dc0 <ferror@plt+0xf090>  // b.any
  410e7c:	ldr	x0, [sp, #72]
  410e80:	add	x0, x0, #0x158
  410e84:	str	x0, [sp, #72]
  410e88:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410e8c:	add	x0, x0, #0xab0
  410e90:	ldr	x0, [x0, #16]
  410e94:	ldr	x1, [sp, #72]
  410e98:	cmp	x1, x0
  410e9c:	b.cc	410dac <ferror@plt+0xf07c>  // b.lo, b.ul, b.last
  410ea0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410ea4:	add	x0, x0, #0x600
  410ea8:	ldr	x0, [x0]
  410eac:	str	x0, [sp, #48]
  410eb0:	b	411044 <ferror@plt+0xf314>
  410eb4:	ldr	x0, [sp, #48]
  410eb8:	ldr	w0, [x0, #20]
  410ebc:	cmp	w0, #0x0
  410ec0:	b.eq	411038 <ferror@plt+0xf308>  // b.none
  410ec4:	ldr	x0, [sp, #48]
  410ec8:	ldr	x0, [x0, #40]
  410ecc:	str	x0, [sp, #64]
  410ed0:	b	41102c <ferror@plt+0xf2fc>
  410ed4:	ldr	x0, [sp, #48]
  410ed8:	ldr	x0, [x0, #408]
  410edc:	str	x0, [sp, #56]
  410ee0:	b	411014 <ferror@plt+0xf2e4>
  410ee4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  410ee8:	add	x0, x0, #0x5a0
  410eec:	ldr	w0, [x0]
  410ef0:	and	w0, w0, #0x1000
  410ef4:	cmp	w0, #0x0
  410ef8:	b.eq	410ff8 <ferror@plt+0xf2c8>  // b.none
  410efc:	ldr	x0, [sp, #64]
  410f00:	ldr	x0, [x0, #24]
  410f04:	cmp	x0, #0x0
  410f08:	b.eq	410f1c <ferror@plt+0xf1ec>  // b.none
  410f0c:	ldr	x0, [sp, #64]
  410f10:	ldr	x0, [x0, #24]
  410f14:	ldr	x0, [x0, #8]
  410f18:	b	410f24 <ferror@plt+0xf1f4>
  410f1c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  410f20:	add	x0, x0, #0xde0
  410f24:	ldr	x1, [sp, #64]
  410f28:	ldr	x1, [x1, #16]
  410f2c:	cmp	x1, #0x0
  410f30:	b.eq	410f40 <ferror@plt+0xf210>  // b.none
  410f34:	ldr	x1, [sp, #64]
  410f38:	ldr	x1, [x1, #16]
  410f3c:	b	410f48 <ferror@plt+0xf218>
  410f40:	adrp	x1, 416000 <ferror@plt+0x142d0>
  410f44:	add	x1, x1, #0xde0
  410f48:	ldr	x2, [sp, #64]
  410f4c:	ldr	x8, [x2]
  410f50:	ldr	x2, [sp, #64]
  410f54:	ldr	x9, [x2, #8]
  410f58:	ldr	x2, [sp, #56]
  410f5c:	ldr	x2, [x2, #24]
  410f60:	cmp	x2, #0x0
  410f64:	b.eq	410f78 <ferror@plt+0xf248>  // b.none
  410f68:	ldr	x2, [sp, #56]
  410f6c:	ldr	x2, [x2, #24]
  410f70:	ldr	x2, [x2, #8]
  410f74:	b	410f80 <ferror@plt+0xf250>
  410f78:	adrp	x2, 416000 <ferror@plt+0x142d0>
  410f7c:	add	x2, x2, #0xde0
  410f80:	ldr	x3, [sp, #56]
  410f84:	ldr	x3, [x3, #16]
  410f88:	cmp	x3, #0x0
  410f8c:	b.eq	410f9c <ferror@plt+0xf26c>  // b.none
  410f90:	ldr	x3, [sp, #56]
  410f94:	ldr	x3, [x3, #16]
  410f98:	b	410fa4 <ferror@plt+0xf274>
  410f9c:	adrp	x3, 416000 <ferror@plt+0x142d0>
  410fa0:	add	x3, x3, #0xde0
  410fa4:	ldr	x4, [sp, #56]
  410fa8:	ldr	x7, [x4]
  410fac:	ldr	x4, [sp, #56]
  410fb0:	ldr	x4, [x4, #8]
  410fb4:	ldr	x5, [sp, #48]
  410fb8:	ldr	w6, [x5, #16]
  410fbc:	adrp	x5, 42c000 <memcpy@GLIBC_2.17>
  410fc0:	add	x5, x5, #0x870
  410fc4:	mov	w6, w6
  410fc8:	ldr	x5, [x5, x6, lsl #3]
  410fcc:	str	x5, [sp, #8]
  410fd0:	str	x4, [sp]
  410fd4:	mov	x6, x3
  410fd8:	mov	x5, x2
  410fdc:	mov	x4, x9
  410fe0:	mov	x3, x8
  410fe4:	mov	x2, x1
  410fe8:	mov	x1, x0
  410fec:	adrp	x0, 416000 <ferror@plt+0x142d0>
  410ff0:	add	x0, x0, #0xe08
  410ff4:	bl	401cb0 <printf@plt>
  410ff8:	mov	x2, #0x0                   	// #0
  410ffc:	ldr	x1, [sp, #56]
  411000:	ldr	x0, [sp, #64]
  411004:	bl	4039a0 <ferror@plt+0x1c70>
  411008:	ldr	x0, [sp, #56]
  41100c:	ldr	x0, [x0, #216]
  411010:	str	x0, [sp, #56]
  411014:	ldr	x0, [sp, #56]
  411018:	cmp	x0, #0x0
  41101c:	b.ne	410ee4 <ferror@plt+0xf1b4>  // b.any
  411020:	ldr	x0, [sp, #64]
  411024:	ldr	x0, [x0, #216]
  411028:	str	x0, [sp, #64]
  41102c:	ldr	x0, [sp, #64]
  411030:	cmp	x0, #0x0
  411034:	b.ne	410ed4 <ferror@plt+0xf1a4>  // b.any
  411038:	ldr	x0, [sp, #48]
  41103c:	ldr	x0, [x0]
  411040:	str	x0, [sp, #48]
  411044:	ldr	x0, [sp, #48]
  411048:	cmp	x0, #0x0
  41104c:	b.ne	410eb4 <ferror@plt+0xf184>  // b.any
  411050:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411054:	add	x0, x0, #0xac8
  411058:	str	x0, [sp, #40]
  41105c:	b	4110cc <ferror@plt+0xf39c>
  411060:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411064:	add	x0, x0, #0x5a0
  411068:	ldr	w0, [x0]
  41106c:	and	w0, w0, #0x1000
  411070:	cmp	w0, #0x0
  411074:	b.eq	4110b8 <ferror@plt+0xf388>  // b.none
  411078:	ldr	x1, [sp, #40]
  41107c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411080:	add	x0, x0, #0xac8
  411084:	sub	x0, x1, x0
  411088:	asr	x1, x0, #3
  41108c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  411090:	movk	x0, #0xaaab
  411094:	mul	x0, x1, x0
  411098:	mov	x1, x0
  41109c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4110a0:	add	x0, x0, #0x870
  4110a4:	ldr	x0, [x0, x1, lsl #3]
  4110a8:	mov	x1, x0
  4110ac:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4110b0:	add	x0, x0, #0xe48
  4110b4:	bl	401cb0 <printf@plt>
  4110b8:	ldr	x0, [sp, #40]
  4110bc:	bl	40f9d8 <ferror@plt+0xdca8>
  4110c0:	ldr	x0, [sp, #40]
  4110c4:	add	x0, x0, #0x18
  4110c8:	str	x0, [sp, #40]
  4110cc:	ldr	x1, [sp, #40]
  4110d0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4110d4:	add	x0, x0, #0xbe8
  4110d8:	cmp	x1, x0
  4110dc:	b.cc	411060 <ferror@plt+0xf330>  // b.lo, b.ul, b.last
  4110e0:	nop
  4110e4:	nop
  4110e8:	ldp	x29, x30, [sp, #16]
  4110ec:	add	sp, sp, #0x50
  4110f0:	ret
  4110f4:	stp	x29, x30, [sp, #-64]!
  4110f8:	mov	x29, sp
  4110fc:	str	x0, [sp, #40]
  411100:	str	x1, [sp, #32]
  411104:	str	x2, [sp, #24]
  411108:	ldr	x0, [sp, #40]
  41110c:	ldr	x0, [x0, #8]
  411110:	str	x0, [sp, #56]
  411114:	b	411170 <ferror@plt+0xf440>
  411118:	ldr	x0, [sp, #32]
  41111c:	ldr	x1, [x0]
  411120:	ldr	x0, [sp, #56]
  411124:	ldr	x0, [x0]
  411128:	cmp	x1, x0
  41112c:	b.cc	411164 <ferror@plt+0xf434>  // b.lo, b.ul, b.last
  411130:	ldr	x0, [sp, #32]
  411134:	ldr	x1, [x0]
  411138:	ldr	x0, [sp, #56]
  41113c:	ldr	x0, [x0, #8]
  411140:	cmp	x1, x0
  411144:	b.hi	411164 <ferror@plt+0xf434>  // b.pmore
  411148:	ldr	x1, [sp, #24]
  41114c:	ldr	x0, [sp, #56]
  411150:	bl	403878 <ferror@plt+0x1b48>
  411154:	cmp	x0, #0x0
  411158:	b.eq	411164 <ferror@plt+0xf434>  // b.none
  41115c:	mov	w0, #0x1                   	// #1
  411160:	b	411188 <ferror@plt+0xf458>
  411164:	ldr	x0, [sp, #56]
  411168:	add	x0, x0, #0x158
  41116c:	str	x0, [sp, #56]
  411170:	ldr	x0, [sp, #40]
  411174:	ldr	x0, [x0, #16]
  411178:	ldr	x1, [sp, #56]
  41117c:	cmp	x1, x0
  411180:	b.cc	411118 <ferror@plt+0xf3e8>  // b.lo, b.ul, b.last
  411184:	mov	w0, #0x0                   	// #0
  411188:	ldp	x29, x30, [sp], #64
  41118c:	ret
  411190:	sub	sp, sp, #0x440
  411194:	stp	x29, x30, [sp]
  411198:	mov	x29, sp
  41119c:	str	x0, [sp, #24]
  4111a0:	ldr	x0, [sp, #24]
  4111a4:	ldr	x0, [x0, #16]
  4111a8:	str	x0, [sp, #1080]
  4111ac:	str	xzr, [sp, #1064]
  4111b0:	str	wzr, [sp, #1060]
  4111b4:	ldr	x0, [sp, #1080]
  4111b8:	cmp	x0, #0x0
  4111bc:	b.eq	4113e0 <ferror@plt+0xf6b0>  // b.none
  4111c0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4111c4:	add	x0, x0, #0x5a8
  4111c8:	ldr	w0, [x0]
  4111cc:	cmp	w0, #0x0
  4111d0:	b.ne	411218 <ferror@plt+0xf4e8>  // b.any
  4111d4:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  4111d8:	add	x0, x0, #0x26c
  4111dc:	ldr	w0, [x0]
  4111e0:	cmp	w0, #0x0
  4111e4:	b.eq	411218 <ferror@plt+0xf4e8>  // b.none
  4111e8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4111ec:	add	x0, x0, #0xa58
  4111f0:	ldr	x0, [x0]
  4111f4:	mov	w2, #0x3                   	// #3
  4111f8:	ldr	x1, [sp, #1080]
  4111fc:	bl	401c20 <bfd_demangle@plt>
  411200:	str	x0, [sp, #1064]
  411204:	ldr	x0, [sp, #1064]
  411208:	cmp	x0, #0x0
  41120c:	b.eq	411218 <ferror@plt+0xf4e8>  // b.none
  411210:	ldr	x0, [sp, #1064]
  411214:	str	x0, [sp, #1080]
  411218:	ldr	x1, [sp, #1080]
  41121c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411220:	add	x0, x0, #0xe68
  411224:	bl	401cb0 <printf@plt>
  411228:	ldr	x0, [sp, #1080]
  41122c:	bl	401900 <strlen@plt>
  411230:	str	w0, [sp, #1060]
  411234:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411238:	add	x0, x0, #0x5b4
  41123c:	ldr	w0, [x0]
  411240:	cmp	w0, #0x0
  411244:	b.ne	41125c <ferror@plt+0xf52c>  // b.any
  411248:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41124c:	add	x0, x0, #0x5c0
  411250:	ldr	w0, [x0]
  411254:	cmp	w0, #0x0
  411258:	b.eq	411364 <ferror@plt+0xf634>  // b.none
  41125c:	ldr	x0, [sp, #24]
  411260:	ldr	x0, [x0, #24]
  411264:	cmp	x0, #0x0
  411268:	b.eq	411364 <ferror@plt+0xf634>  // b.none
  41126c:	ldr	x0, [sp, #24]
  411270:	ldr	x0, [x0, #24]
  411274:	ldr	x0, [x0, #8]
  411278:	str	x0, [sp, #1072]
  41127c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411280:	add	x0, x0, #0x5b8
  411284:	ldr	w0, [x0]
  411288:	cmp	w0, #0x0
  41128c:	b.ne	4112cc <ferror@plt+0xf59c>  // b.any
  411290:	mov	w1, #0x2f                  	// #47
  411294:	ldr	x0, [sp, #1072]
  411298:	bl	401b10 <strrchr@plt>
  41129c:	str	x0, [sp, #1072]
  4112a0:	ldr	x0, [sp, #1072]
  4112a4:	cmp	x0, #0x0
  4112a8:	b.eq	4112bc <ferror@plt+0xf58c>  // b.none
  4112ac:	ldr	x0, [sp, #1072]
  4112b0:	add	x0, x0, #0x1
  4112b4:	str	x0, [sp, #1072]
  4112b8:	b	4112cc <ferror@plt+0xf59c>
  4112bc:	ldr	x0, [sp, #24]
  4112c0:	ldr	x0, [x0, #24]
  4112c4:	ldr	x0, [x0, #8]
  4112c8:	str	x0, [sp, #1072]
  4112cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4112d0:	add	x0, x0, #0x5b4
  4112d4:	ldr	w0, [x0]
  4112d8:	cmp	w0, #0x0
  4112dc:	b.eq	411314 <ferror@plt+0xf5e4>  // b.none
  4112e0:	ldr	x0, [sp, #24]
  4112e4:	ldr	w1, [x0, #32]
  4112e8:	ldr	x0, [sp, #24]
  4112ec:	ldr	x0, [x0]
  4112f0:	add	x5, sp, #0x20
  4112f4:	mov	x4, x0
  4112f8:	mov	w3, w1
  4112fc:	ldr	x2, [sp, #1072]
  411300:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411304:	add	x1, x0, #0xe70
  411308:	mov	x0, x5
  41130c:	bl	401950 <sprintf@plt>
  411310:	b	411338 <ferror@plt+0xf608>
  411314:	ldr	x0, [sp, #24]
  411318:	ldr	w0, [x0, #32]
  41131c:	add	x4, sp, #0x20
  411320:	mov	w3, w0
  411324:	ldr	x2, [sp, #1072]
  411328:	adrp	x0, 416000 <ferror@plt+0x142d0>
  41132c:	add	x1, x0, #0xe80
  411330:	mov	x0, x4
  411334:	bl	401950 <sprintf@plt>
  411338:	add	x0, sp, #0x20
  41133c:	mov	x1, x0
  411340:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411344:	add	x0, x0, #0xe68
  411348:	bl	401cb0 <printf@plt>
  41134c:	add	x0, sp, #0x20
  411350:	bl	401900 <strlen@plt>
  411354:	mov	w1, w0
  411358:	ldr	w0, [sp, #1060]
  41135c:	add	w0, w1, w0
  411360:	str	w0, [sp, #1060]
  411364:	ldr	x0, [sp, #1064]
  411368:	cmp	x0, #0x0
  41136c:	b.eq	411378 <ferror@plt+0xf648>  // b.none
  411370:	ldr	x0, [sp, #1064]
  411374:	bl	401bd0 <free@plt>
  411378:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41137c:	add	x0, x0, #0x5a0
  411380:	ldr	w0, [x0]
  411384:	and	w0, w0, #0x2
  411388:	cmp	w0, #0x0
  41138c:	b.eq	4113a8 <ferror@plt+0xf678>  // b.none
  411390:	ldr	x0, [sp, #24]
  411394:	ldr	w0, [x0, #268]
  411398:	mov	w1, w0
  41139c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4113a0:	add	x0, x0, #0xe90
  4113a4:	bl	401cb0 <printf@plt>
  4113a8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4113ac:	add	x0, x0, #0x5a0
  4113b0:	ldr	w0, [x0]
  4113b4:	and	w0, w0, #0x400
  4113b8:	cmp	w0, #0x0
  4113bc:	b.eq	4113e0 <ferror@plt+0xf6b0>  // b.none
  4113c0:	ldr	x0, [sp, #24]
  4113c4:	ldr	d0, [x0, #280]
  4113c8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4113cc:	fmov	d1, x0
  4113d0:	fmul	d0, d0, d1
  4113d4:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4113d8:	add	x0, x0, #0xe98
  4113dc:	bl	401cb0 <printf@plt>
  4113e0:	ldr	w0, [sp, #1060]
  4113e4:	ldp	x29, x30, [sp]
  4113e8:	add	sp, sp, #0x440
  4113ec:	ret
  4113f0:	stp	x29, x30, [sp, #-32]!
  4113f4:	mov	x29, sp
  4113f8:	str	x0, [sp, #24]
  4113fc:	ldr	x0, [sp, #24]
  411400:	bl	411190 <ferror@plt+0xf460>
  411404:	ldr	x0, [sp, #24]
  411408:	ldr	w0, [x0, #304]
  41140c:	cmp	w0, #0x0
  411410:	b.eq	411440 <ferror@plt+0xf710>  // b.none
  411414:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411418:	add	x1, x0, #0xea8
  41141c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411420:	add	x0, x0, #0xeb8
  411424:	bl	401bc0 <dgettext@plt>
  411428:	mov	x2, x0
  41142c:	ldr	x0, [sp, #24]
  411430:	ldr	w0, [x0, #304]
  411434:	mov	w1, w0
  411438:	mov	x0, x2
  41143c:	bl	401cb0 <printf@plt>
  411440:	ldr	x0, [sp, #24]
  411444:	ldr	w0, [x0, #264]
  411448:	cmp	w0, #0x0
  41144c:	b.eq	411494 <ferror@plt+0xf764>  // b.none
  411450:	ldr	x0, [sp, #24]
  411454:	ldr	w0, [x0, #272]
  411458:	cmp	w0, #0x0
  41145c:	b.eq	41147c <ferror@plt+0xf74c>  // b.none
  411460:	ldr	x0, [sp, #24]
  411464:	ldr	w0, [x0, #264]
  411468:	mov	w1, w0
  41146c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411470:	add	x0, x0, #0xec0
  411474:	bl	401cb0 <printf@plt>
  411478:	b	411494 <ferror@plt+0xf764>
  41147c:	ldr	x0, [sp, #24]
  411480:	ldr	w0, [x0, #264]
  411484:	mov	w1, w0
  411488:	adrp	x0, 416000 <ferror@plt+0x142d0>
  41148c:	add	x0, x0, #0xec8
  411490:	bl	401cb0 <printf@plt>
  411494:	nop
  411498:	ldp	x29, x30, [sp], #32
  41149c:	ret
  4114a0:	sub	sp, sp, #0x10
  4114a4:	str	x0, [sp, #8]
  4114a8:	ldr	x0, [sp, #8]
  4114ac:	ldrb	w0, [x0]
  4114b0:	cmp	w0, #0xe8
  4114b4:	b.ne	4114c0 <ferror@plt+0xf790>  // b.any
  4114b8:	mov	w0, #0x1                   	// #1
  4114bc:	b	4114c4 <ferror@plt+0xf794>
  4114c0:	mov	w0, #0x0                   	// #0
  4114c4:	add	sp, sp, #0x10
  4114c8:	ret
  4114cc:	stp	x29, x30, [sp, #-80]!
  4114d0:	mov	x29, sp
  4114d4:	str	x0, [sp, #40]
  4114d8:	str	x1, [sp, #32]
  4114dc:	str	x2, [sp, #24]
  4114e0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4114e4:	add	x0, x0, #0x5a0
  4114e8:	ldr	w0, [x0]
  4114ec:	and	w0, w0, #0x100
  4114f0:	cmp	w0, #0x0
  4114f4:	b.eq	411518 <ferror@plt+0xf7e8>  // b.none
  4114f8:	ldr	x0, [sp, #40]
  4114fc:	ldr	x0, [x0, #16]
  411500:	ldr	x3, [sp, #24]
  411504:	ldr	x2, [sp, #32]
  411508:	mov	x1, x0
  41150c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411510:	add	x0, x0, #0xed0
  411514:	bl	401cb0 <printf@plt>
  411518:	ldr	x0, [sp, #32]
  41151c:	str	x0, [sp, #72]
  411520:	b	411684 <ferror@plt+0xf954>
  411524:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411528:	add	x0, x0, #0xa60
  41152c:	ldr	x1, [x0]
  411530:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411534:	add	x0, x0, #0xa78
  411538:	ldr	x0, [x0]
  41153c:	ldr	x0, [x0, #40]
  411540:	ldr	x2, [sp, #72]
  411544:	sub	x0, x2, x0
  411548:	add	x0, x1, x0
  41154c:	str	x0, [sp, #64]
  411550:	ldr	x0, [sp, #64]
  411554:	bl	4114a0 <ferror@plt+0xf770>
  411558:	cmp	w0, #0x0
  41155c:	b.eq	411678 <ferror@plt+0xf948>  // b.none
  411560:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411564:	add	x0, x0, #0x5a0
  411568:	ldr	w0, [x0]
  41156c:	and	w0, w0, #0x100
  411570:	cmp	w0, #0x0
  411574:	b.eq	411588 <ferror@plt+0xf858>  // b.none
  411578:	ldr	x1, [sp, #72]
  41157c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411580:	add	x0, x0, #0xef0
  411584:	bl	401cb0 <printf@plt>
  411588:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41158c:	add	x0, x0, #0xa58
  411590:	ldr	x0, [x0]
  411594:	ldr	x0, [x0, #8]
  411598:	ldr	x1, [x0, #56]
  41159c:	ldr	x0, [sp, #64]
  4115a0:	add	x0, x0, #0x1
  4115a4:	blr	x1
  4115a8:	mov	x1, x0
  4115ac:	ldr	x0, [sp, #72]
  4115b0:	add	x0, x1, x0
  4115b4:	add	x0, x0, #0x5
  4115b8:	str	x0, [sp, #56]
  4115bc:	ldr	x0, [sp, #56]
  4115c0:	bl	40ee48 <ferror@plt+0xd118>
  4115c4:	cmp	w0, #0x0
  4115c8:	b.eq	411654 <ferror@plt+0xf924>  // b.none
  4115cc:	ldr	x1, [sp, #56]
  4115d0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4115d4:	add	x0, x0, #0xab0
  4115d8:	bl	410220 <ferror@plt+0xe4f0>
  4115dc:	str	x0, [sp, #48]
  4115e0:	ldr	x0, [sp, #48]
  4115e4:	cmp	x0, #0x0
  4115e8:	b.eq	411654 <ferror@plt+0xf924>  // b.none
  4115ec:	ldr	x0, [sp, #48]
  4115f0:	ldr	x0, [x0]
  4115f4:	ldr	x1, [sp, #56]
  4115f8:	cmp	x1, x0
  4115fc:	b.ne	411654 <ferror@plt+0xf924>  // b.any
  411600:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411604:	add	x0, x0, #0x5a0
  411608:	ldr	w0, [x0]
  41160c:	and	w0, w0, #0x100
  411610:	cmp	w0, #0x0
  411614:	b.eq	411634 <ferror@plt+0xf904>  // b.none
  411618:	ldr	x0, [sp, #48]
  41161c:	ldr	x0, [x0, #16]
  411620:	mov	x2, x0
  411624:	ldr	x1, [sp, #56]
  411628:	adrp	x0, 416000 <ferror@plt+0x142d0>
  41162c:	add	x0, x0, #0xf08
  411630:	bl	401cb0 <printf@plt>
  411634:	mov	x2, #0x0                   	// #0
  411638:	ldr	x1, [sp, #48]
  41163c:	ldr	x0, [sp, #40]
  411640:	bl	4039a0 <ferror@plt+0x1c70>
  411644:	ldr	x0, [sp, #64]
  411648:	add	x0, x0, #0x4
  41164c:	str	x0, [sp, #64]
  411650:	b	411678 <ferror@plt+0xf948>
  411654:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411658:	add	x0, x0, #0x5a0
  41165c:	ldr	w0, [x0]
  411660:	and	w0, w0, #0x100
  411664:	cmp	w0, #0x0
  411668:	b.eq	411678 <ferror@plt+0xf948>  // b.none
  41166c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411670:	add	x0, x0, #0xf20
  411674:	bl	401b60 <puts@plt>
  411678:	ldr	x0, [sp, #72]
  41167c:	add	x0, x0, #0x1
  411680:	str	x0, [sp, #72]
  411684:	ldr	x1, [sp, #72]
  411688:	ldr	x0, [sp, #24]
  41168c:	cmp	x1, x0
  411690:	b.cc	411524 <ferror@plt+0xf7f4>  // b.lo, b.ul, b.last
  411694:	nop
  411698:	nop
  41169c:	ldp	x29, x30, [sp], #80
  4116a0:	ret
  4116a4:	stp	x29, x30, [sp, #-80]!
  4116a8:	mov	x29, sp
  4116ac:	str	x0, [sp, #40]
  4116b0:	str	x1, [sp, #32]
  4116b4:	str	x2, [sp, #24]
  4116b8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4116bc:	add	x0, x0, #0x620
  4116c0:	ldr	x0, [x0, #16]
  4116c4:	cmp	x0, #0x0
  4116c8:	b.ne	411720 <ferror@plt+0xf9f0>  // b.any
  4116cc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4116d0:	add	x0, x0, #0x620
  4116d4:	bl	40f8a8 <ferror@plt+0xdb78>
  4116d8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4116dc:	add	x1, x0, #0xf38
  4116e0:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4116e4:	add	x0, x0, #0xf50
  4116e8:	bl	401bc0 <dgettext@plt>
  4116ec:	mov	x1, x0
  4116f0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4116f4:	add	x0, x0, #0x620
  4116f8:	str	x1, [x0, #16]
  4116fc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411700:	add	x0, x0, #0x620
  411704:	fmov	d0, #1.000000000000000000e+00
  411708:	str	d0, [x0, #280]
  41170c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411710:	add	x0, x0, #0x620
  411714:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411718:	add	x1, x1, #0x620
  41171c:	str	x1, [x0, #312]
  411720:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411724:	add	x0, x0, #0x5a0
  411728:	ldr	w0, [x0]
  41172c:	and	w0, w0, #0x100
  411730:	cmp	w0, #0x0
  411734:	b.eq	41176c <ferror@plt+0xfa3c>  // b.none
  411738:	adrp	x0, 416000 <ferror@plt+0x142d0>
  41173c:	add	x1, x0, #0xf58
  411740:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411744:	add	x0, x0, #0xf50
  411748:	bl	401bc0 <dgettext@plt>
  41174c:	mov	x4, x0
  411750:	ldr	x0, [sp, #40]
  411754:	ldr	x0, [x0, #16]
  411758:	ldr	x3, [sp, #24]
  41175c:	ldr	x2, [sp, #32]
  411760:	mov	x1, x0
  411764:	mov	x0, x4
  411768:	bl	401cb0 <printf@plt>
  41176c:	ldr	x0, [sp, #32]
  411770:	add	x0, x0, #0x3
  411774:	and	x0, x0, #0xfffffffffffffffc
  411778:	str	x0, [sp, #72]
  41177c:	b	4119f0 <ferror@plt+0xfcc0>
  411780:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411784:	add	x0, x0, #0xa58
  411788:	ldr	x0, [x0]
  41178c:	ldr	x0, [x0, #8]
  411790:	ldr	x1, [x0, #56]
  411794:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411798:	add	x0, x0, #0xa60
  41179c:	ldr	x2, [x0]
  4117a0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4117a4:	add	x0, x0, #0xa78
  4117a8:	ldr	x0, [x0]
  4117ac:	ldr	x0, [x0, #40]
  4117b0:	ldr	x3, [sp, #72]
  4117b4:	sub	x0, x3, x0
  4117b8:	add	x0, x2, x0
  4117bc:	blr	x1
  4117c0:	str	w0, [sp, #68]
  4117c4:	ldr	w0, [sp, #68]
  4117c8:	and	w0, w0, #0xfc000000
  4117cc:	mov	w1, #0x68000000            	// #1744830464
  4117d0:	cmp	w0, w1
  4117d4:	b.eq	4117e8 <ferror@plt+0xfab8>  // b.none
  4117d8:	mov	w1, #0xd0000000            	// #-805306368
  4117dc:	cmp	w0, w1
  4117e0:	b.eq	411884 <ferror@plt+0xfb54>  // b.none
  4117e4:	b	4119e4 <ferror@plt+0xfcb4>
  4117e8:	ldr	w0, [sp, #68]
  4117ec:	and	w0, w0, #0xc000
  4117f0:	cmp	w0, #0x4, lsl #12
  4117f4:	b.eq	411808 <ferror@plt+0xfad8>  // b.none
  4117f8:	ldr	w0, [sp, #68]
  4117fc:	and	w0, w0, #0xc000
  411800:	cmp	w0, #0xc, lsl #12
  411804:	b.ne	4119d8 <ferror@plt+0xfca8>  // b.any
  411808:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41180c:	add	x0, x0, #0x5a0
  411810:	ldr	w0, [x0]
  411814:	and	w0, w0, #0x100
  411818:	cmp	w0, #0x0
  41181c:	b.eq	41186c <ferror@plt+0xfb3c>  // b.none
  411820:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411824:	add	x1, x0, #0xf78
  411828:	adrp	x0, 416000 <ferror@plt+0x142d0>
  41182c:	add	x0, x0, #0xf50
  411830:	bl	401bc0 <dgettext@plt>
  411834:	mov	x3, x0
  411838:	ldr	w0, [sp, #68]
  41183c:	and	w0, w0, #0xc000
  411840:	cmp	w0, #0x4, lsl #12
  411844:	b.ne	411854 <ferror@plt+0xfb24>  // b.any
  411848:	adrp	x0, 416000 <ferror@plt+0x142d0>
  41184c:	add	x0, x0, #0xfa8
  411850:	b	41185c <ferror@plt+0xfb2c>
  411854:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411858:	add	x0, x0, #0xfb0
  41185c:	mov	x2, x0
  411860:	ldr	x1, [sp, #72]
  411864:	mov	x0, x3
  411868:	bl	401cb0 <printf@plt>
  41186c:	mov	x2, #0x0                   	// #0
  411870:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411874:	add	x1, x0, #0x620
  411878:	ldr	x0, [sp, #40]
  41187c:	bl	4039a0 <ferror@plt+0x1c70>
  411880:	b	4119d8 <ferror@plt+0xfca8>
  411884:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411888:	add	x0, x0, #0x5a0
  41188c:	ldr	w0, [x0]
  411890:	and	w0, w0, #0x100
  411894:	cmp	w0, #0x0
  411898:	b.eq	4118b8 <ferror@plt+0xfb88>  // b.none
  41189c:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4118a0:	add	x1, x0, #0xfc0
  4118a4:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4118a8:	add	x0, x0, #0xf50
  4118ac:	bl	401bc0 <dgettext@plt>
  4118b0:	ldr	x1, [sp, #72]
  4118b4:	bl	401cb0 <printf@plt>
  4118b8:	ldr	w0, [sp, #68]
  4118bc:	and	x0, x0, #0x1fffff
  4118c0:	eor	x0, x0, #0x100000
  4118c4:	mov	x1, x0
  4118c8:	ldr	x0, [sp, #72]
  4118cc:	add	x1, x1, x0
  4118d0:	mov	x0, #0xffffffffffff0004    	// #-65532
  4118d4:	movk	x0, #0xfff0, lsl #16
  4118d8:	add	x0, x1, x0
  4118dc:	str	x0, [sp, #56]
  4118e0:	ldr	x0, [sp, #56]
  4118e4:	bl	40ee48 <ferror@plt+0xd118>
  4118e8:	cmp	w0, #0x0
  4118ec:	b.eq	4119b0 <ferror@plt+0xfc80>  // b.none
  4118f0:	ldr	x1, [sp, #56]
  4118f4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4118f8:	add	x0, x0, #0xab0
  4118fc:	bl	410220 <ferror@plt+0xe4f0>
  411900:	str	x0, [sp, #48]
  411904:	ldr	x0, [sp, #48]
  411908:	cmp	x0, #0x0
  41190c:	b.eq	4119b0 <ferror@plt+0xfc80>  // b.none
  411910:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411914:	add	x0, x0, #0x5a0
  411918:	ldr	w0, [x0]
  41191c:	and	w0, w0, #0x100
  411920:	cmp	w0, #0x0
  411924:	b.eq	411950 <ferror@plt+0xfc20>  // b.none
  411928:	ldr	x0, [sp, #48]
  41192c:	ldr	x1, [x0, #16]
  411930:	ldr	x0, [sp, #48]
  411934:	ldr	x0, [x0]
  411938:	mov	x3, x0
  41193c:	mov	x2, x1
  411940:	ldr	x1, [sp, #56]
  411944:	adrp	x0, 416000 <ferror@plt+0x142d0>
  411948:	add	x0, x0, #0xfd8
  41194c:	bl	401cb0 <printf@plt>
  411950:	ldr	x0, [sp, #48]
  411954:	ldr	x0, [x0]
  411958:	ldr	x1, [sp, #56]
  41195c:	cmp	x1, x0
  411960:	b.eq	41197c <ferror@plt+0xfc4c>  // b.none
  411964:	ldr	x0, [sp, #48]
  411968:	ldr	x1, [x0]
  41196c:	ldr	x0, [sp, #56]
  411970:	sub	x0, x0, #0x8
  411974:	cmp	x1, x0
  411978:	b.ne	4119b0 <ferror@plt+0xfc80>  // b.any
  41197c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411980:	add	x0, x0, #0x5a0
  411984:	ldr	w0, [x0]
  411988:	and	w0, w0, #0x100
  41198c:	cmp	w0, #0x0
  411990:	b.eq	41199c <ferror@plt+0xfc6c>  // b.none
  411994:	mov	w0, #0xa                   	// #10
  411998:	bl	401ce0 <putchar@plt>
  41199c:	mov	x2, #0x0                   	// #0
  4119a0:	ldr	x1, [sp, #48]
  4119a4:	ldr	x0, [sp, #40]
  4119a8:	bl	4039a0 <ferror@plt+0x1c70>
  4119ac:	b	4119e4 <ferror@plt+0xfcb4>
  4119b0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4119b4:	add	x0, x0, #0x5a0
  4119b8:	ldr	w0, [x0]
  4119bc:	and	w0, w0, #0x100
  4119c0:	cmp	w0, #0x0
  4119c4:	b.eq	4119e0 <ferror@plt+0xfcb0>  // b.none
  4119c8:	adrp	x0, 416000 <ferror@plt+0x142d0>
  4119cc:	add	x0, x0, #0xff8
  4119d0:	bl	401b60 <puts@plt>
  4119d4:	b	4119e0 <ferror@plt+0xfcb0>
  4119d8:	nop
  4119dc:	b	4119e4 <ferror@plt+0xfcb4>
  4119e0:	nop
  4119e4:	ldr	x0, [sp, #72]
  4119e8:	add	x0, x0, #0x4
  4119ec:	str	x0, [sp, #72]
  4119f0:	ldr	x1, [sp, #72]
  4119f4:	ldr	x0, [sp, #24]
  4119f8:	cmp	x1, x0
  4119fc:	b.cc	411780 <ferror@plt+0xfa50>  // b.lo, b.ul, b.last
  411a00:	nop
  411a04:	nop
  411a08:	ldp	x29, x30, [sp], #80
  411a0c:	ret
  411a10:	stp	x29, x30, [sp, #-48]!
  411a14:	mov	x29, sp
  411a18:	str	x0, [sp, #24]
  411a1c:	ldr	x0, [sp, #24]
  411a20:	ldrb	w0, [x0]
  411a24:	and	w0, w0, #0xf
  411a28:	str	w0, [sp, #44]
  411a2c:	ldr	x0, [sp, #24]
  411a30:	ldrb	w0, [x0]
  411a34:	lsr	w0, w0, #4
  411a38:	and	w0, w0, #0xff
  411a3c:	and	w0, w0, #0xf
  411a40:	cmp	w0, #0xf
  411a44:	b.eq	411bfc <ferror@plt+0xfecc>  // b.none
  411a48:	cmp	w0, #0xf
  411a4c:	b.gt	411c18 <ferror@plt+0xfee8>
  411a50:	cmp	w0, #0xe
  411a54:	b.eq	411be0 <ferror@plt+0xfeb0>  // b.none
  411a58:	cmp	w0, #0xe
  411a5c:	b.gt	411c18 <ferror@plt+0xfee8>
  411a60:	cmp	w0, #0xd
  411a64:	b.eq	411bc4 <ferror@plt+0xfe94>  // b.none
  411a68:	cmp	w0, #0xd
  411a6c:	b.gt	411c18 <ferror@plt+0xfee8>
  411a70:	cmp	w0, #0xc
  411a74:	b.eq	411ba8 <ferror@plt+0xfe78>  // b.none
  411a78:	cmp	w0, #0xc
  411a7c:	b.gt	411c18 <ferror@plt+0xfee8>
  411a80:	cmp	w0, #0xb
  411a84:	b.eq	411b8c <ferror@plt+0xfe5c>  // b.none
  411a88:	cmp	w0, #0xb
  411a8c:	b.gt	411c18 <ferror@plt+0xfee8>
  411a90:	cmp	w0, #0xa
  411a94:	b.eq	411b70 <ferror@plt+0xfe40>  // b.none
  411a98:	cmp	w0, #0xa
  411a9c:	b.gt	411c18 <ferror@plt+0xfee8>
  411aa0:	cmp	w0, #0x9
  411aa4:	b.eq	411b54 <ferror@plt+0xfe24>  // b.none
  411aa8:	cmp	w0, #0x9
  411aac:	b.gt	411c18 <ferror@plt+0xfee8>
  411ab0:	cmp	w0, #0x8
  411ab4:	b.eq	411b38 <ferror@plt+0xfe08>  // b.none
  411ab8:	cmp	w0, #0x8
  411abc:	b.gt	411c18 <ferror@plt+0xfee8>
  411ac0:	cmp	w0, #0x7
  411ac4:	b.eq	411b30 <ferror@plt+0xfe00>  // b.none
  411ac8:	cmp	w0, #0x7
  411acc:	b.gt	411c18 <ferror@plt+0xfee8>
  411ad0:	cmp	w0, #0x6
  411ad4:	b.eq	411b28 <ferror@plt+0xfdf8>  // b.none
  411ad8:	cmp	w0, #0x6
  411adc:	b.gt	411c18 <ferror@plt+0xfee8>
  411ae0:	cmp	w0, #0x5
  411ae4:	b.eq	411b20 <ferror@plt+0xfdf0>  // b.none
  411ae8:	cmp	w0, #0x5
  411aec:	b.gt	411c18 <ferror@plt+0xfee8>
  411af0:	cmp	w0, #0x3
  411af4:	b.gt	411b04 <ferror@plt+0xfdd4>
  411af8:	cmp	w0, #0x0
  411afc:	b.ge	411b10 <ferror@plt+0xfde0>  // b.tcont
  411b00:	b	411c18 <ferror@plt+0xfee8>
  411b04:	cmp	w0, #0x4
  411b08:	b.eq	411b18 <ferror@plt+0xfde8>  // b.none
  411b0c:	b	411c18 <ferror@plt+0xfee8>
  411b10:	mov	w0, #0x0                   	// #0
  411b14:	b	411c1c <ferror@plt+0xfeec>
  411b18:	mov	w0, #0x1                   	// #1
  411b1c:	b	411c1c <ferror@plt+0xfeec>
  411b20:	mov	w0, #0x2                   	// #2
  411b24:	b	411c1c <ferror@plt+0xfeec>
  411b28:	mov	w0, #0x3                   	// #3
  411b2c:	b	411c1c <ferror@plt+0xfeec>
  411b30:	mov	w0, #0x4                   	// #4
  411b34:	b	411c1c <ferror@plt+0xfeec>
  411b38:	ldr	w0, [sp, #44]
  411b3c:	cmp	w0, #0xf
  411b40:	b.eq	411b4c <ferror@plt+0xfe1c>  // b.none
  411b44:	mov	w0, #0x5                   	// #5
  411b48:	b	411c1c <ferror@plt+0xfeec>
  411b4c:	mov	w0, #0xd                   	// #13
  411b50:	b	411c1c <ferror@plt+0xfeec>
  411b54:	ldr	w0, [sp, #44]
  411b58:	cmp	w0, #0xf
  411b5c:	b.eq	411b68 <ferror@plt+0xfe38>  // b.none
  411b60:	mov	w0, #0x6                   	// #6
  411b64:	b	411c1c <ferror@plt+0xfeec>
  411b68:	mov	w0, #0xe                   	// #14
  411b6c:	b	411c1c <ferror@plt+0xfeec>
  411b70:	ldr	w0, [sp, #44]
  411b74:	cmp	w0, #0xf
  411b78:	b.eq	411b84 <ferror@plt+0xfe54>  // b.none
  411b7c:	mov	w0, #0x7                   	// #7
  411b80:	b	411c1c <ferror@plt+0xfeec>
  411b84:	mov	w0, #0xf                   	// #15
  411b88:	b	411c1c <ferror@plt+0xfeec>
  411b8c:	ldr	w0, [sp, #44]
  411b90:	cmp	w0, #0xf
  411b94:	b.eq	411ba0 <ferror@plt+0xfe70>  // b.none
  411b98:	mov	w0, #0x8                   	// #8
  411b9c:	b	411c1c <ferror@plt+0xfeec>
  411ba0:	mov	w0, #0x10                  	// #16
  411ba4:	b	411c1c <ferror@plt+0xfeec>
  411ba8:	ldr	w0, [sp, #44]
  411bac:	cmp	w0, #0xf
  411bb0:	b.eq	411bbc <ferror@plt+0xfe8c>  // b.none
  411bb4:	mov	w0, #0x9                   	// #9
  411bb8:	b	411c1c <ferror@plt+0xfeec>
  411bbc:	mov	w0, #0x11                  	// #17
  411bc0:	b	411c1c <ferror@plt+0xfeec>
  411bc4:	ldr	w0, [sp, #44]
  411bc8:	cmp	w0, #0xf
  411bcc:	b.eq	411bd8 <ferror@plt+0xfea8>  // b.none
  411bd0:	mov	w0, #0xa                   	// #10
  411bd4:	b	411c1c <ferror@plt+0xfeec>
  411bd8:	mov	w0, #0x12                  	// #18
  411bdc:	b	411c1c <ferror@plt+0xfeec>
  411be0:	ldr	w0, [sp, #44]
  411be4:	cmp	w0, #0xf
  411be8:	b.eq	411bf4 <ferror@plt+0xfec4>  // b.none
  411bec:	mov	w0, #0xb                   	// #11
  411bf0:	b	411c1c <ferror@plt+0xfeec>
  411bf4:	mov	w0, #0x13                  	// #19
  411bf8:	b	411c1c <ferror@plt+0xfeec>
  411bfc:	ldr	w0, [sp, #44]
  411c00:	cmp	w0, #0xf
  411c04:	b.eq	411c10 <ferror@plt+0xfee0>  // b.none
  411c08:	mov	w0, #0xc                   	// #12
  411c0c:	b	411c1c <ferror@plt+0xfeec>
  411c10:	mov	w0, #0x14                  	// #20
  411c14:	b	411c1c <ferror@plt+0xfeec>
  411c18:	bl	401b40 <abort@plt>
  411c1c:	ldp	x29, x30, [sp], #48
  411c20:	ret
  411c24:	stp	x29, x30, [sp, #-32]!
  411c28:	mov	x29, sp
  411c2c:	str	w0, [sp, #28]
  411c30:	ldr	w0, [sp, #28]
  411c34:	cmp	w0, #0x14
  411c38:	b.hi	411d50 <ferror@plt+0x10020>  // b.pmore
  411c3c:	adrp	x1, 417000 <ferror@plt+0x152d0>
  411c40:	add	x1, x1, #0x1c0
  411c44:	ldr	w0, [x1, w0, uxtw #2]
  411c48:	adr	x1, 411c54 <ferror@plt+0xff24>
  411c4c:	add	x0, x1, w0, sxtw #2
  411c50:	br	x0
  411c54:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411c58:	add	x0, x0, #0x10
  411c5c:	b	411d54 <ferror@plt+0x10024>
  411c60:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411c64:	add	x0, x0, #0x18
  411c68:	b	411d54 <ferror@plt+0x10024>
  411c6c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411c70:	add	x0, x0, #0x20
  411c74:	b	411d54 <ferror@plt+0x10024>
  411c78:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411c7c:	add	x0, x0, #0x30
  411c80:	b	411d54 <ferror@plt+0x10024>
  411c84:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411c88:	add	x0, x0, #0x48
  411c8c:	b	411d54 <ferror@plt+0x10024>
  411c90:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411c94:	add	x0, x0, #0x58
  411c98:	b	411d54 <ferror@plt+0x10024>
  411c9c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411ca0:	add	x0, x0, #0x68
  411ca4:	b	411d54 <ferror@plt+0x10024>
  411ca8:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411cac:	add	x0, x0, #0x80
  411cb0:	b	411d54 <ferror@plt+0x10024>
  411cb4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411cb8:	add	x0, x0, #0x98
  411cbc:	b	411d54 <ferror@plt+0x10024>
  411cc0:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411cc4:	add	x0, x0, #0xb8
  411cc8:	b	411d54 <ferror@plt+0x10024>
  411ccc:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411cd0:	add	x0, x0, #0xc8
  411cd4:	b	411d54 <ferror@plt+0x10024>
  411cd8:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411cdc:	add	x0, x0, #0xe0
  411ce0:	b	411d54 <ferror@plt+0x10024>
  411ce4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411ce8:	add	x0, x0, #0xf8
  411cec:	b	411d54 <ferror@plt+0x10024>
  411cf0:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411cf4:	add	x0, x0, #0x118
  411cf8:	b	411d54 <ferror@plt+0x10024>
  411cfc:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411d00:	add	x0, x0, #0x128
  411d04:	b	411d54 <ferror@plt+0x10024>
  411d08:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411d0c:	add	x0, x0, #0x140
  411d10:	b	411d54 <ferror@plt+0x10024>
  411d14:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411d18:	add	x0, x0, #0x150
  411d1c:	b	411d54 <ferror@plt+0x10024>
  411d20:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411d24:	add	x0, x0, #0x160
  411d28:	b	411d54 <ferror@plt+0x10024>
  411d2c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411d30:	add	x0, x0, #0x178
  411d34:	b	411d54 <ferror@plt+0x10024>
  411d38:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411d3c:	add	x0, x0, #0x198
  411d40:	b	411d54 <ferror@plt+0x10024>
  411d44:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411d48:	add	x0, x0, #0x1a8
  411d4c:	b	411d54 <ferror@plt+0x10024>
  411d50:	bl	401b40 <abort@plt>
  411d54:	ldp	x29, x30, [sp], #32
  411d58:	ret
  411d5c:	stp	x29, x30, [sp, #-32]!
  411d60:	mov	x29, sp
  411d64:	str	x0, [sp, #24]
  411d68:	ldr	x0, [sp, #24]
  411d6c:	bl	411a10 <ferror@plt+0xfce0>
  411d70:	cmp	w0, #0x14
  411d74:	b.hi	411e3c <ferror@plt+0x1010c>  // b.pmore
  411d78:	cmp	w0, #0x7
  411d7c:	b.cs	411da4 <ferror@plt+0x10074>  // b.hs, b.nlast
  411d80:	cmp	w0, #0x6
  411d84:	b.hi	411e3c <ferror@plt+0x1010c>  // b.pmore
  411d88:	cmp	w0, #0x2
  411d8c:	b.cs	411e08 <ferror@plt+0x100d8>  // b.hs, b.nlast
  411d90:	cmp	w0, #0x0
  411d94:	b.eq	411e08 <ferror@plt+0x100d8>  // b.none
  411d98:	cmp	w0, #0x1
  411d9c:	b.eq	411e28 <ferror@plt+0x100f8>  // b.none
  411da0:	b	411e3c <ferror@plt+0x1010c>
  411da4:	sub	w0, w0, #0x7
  411da8:	mov	x1, #0x1                   	// #1
  411dac:	lsl	x0, x1, x0
  411db0:	mov	x1, #0x30f0                	// #12528
  411db4:	and	x1, x0, x1
  411db8:	cmp	x1, #0x0
  411dbc:	cset	w1, ne  // ne = any
  411dc0:	and	w1, w1, #0xff
  411dc4:	cmp	w1, #0x0
  411dc8:	b.ne	411e20 <ferror@plt+0x100f0>  // b.any
  411dcc:	mov	x1, #0xc0c                 	// #3084
  411dd0:	and	x1, x0, x1
  411dd4:	cmp	x1, #0x0
  411dd8:	cset	w1, ne  // ne = any
  411ddc:	and	w1, w1, #0xff
  411de0:	cmp	w1, #0x0
  411de4:	b.ne	411e18 <ferror@plt+0x100e8>  // b.any
  411de8:	mov	x1, #0x303                 	// #771
  411dec:	and	x0, x0, x1
  411df0:	cmp	x0, #0x0
  411df4:	cset	w0, ne  // ne = any
  411df8:	and	w0, w0, #0xff
  411dfc:	cmp	w0, #0x0
  411e00:	b.ne	411e10 <ferror@plt+0x100e0>  // b.any
  411e04:	b	411e3c <ferror@plt+0x1010c>
  411e08:	mov	x0, #0x1                   	// #1
  411e0c:	b	411e40 <ferror@plt+0x10110>
  411e10:	mov	x0, #0x2                   	// #2
  411e14:	b	411e40 <ferror@plt+0x10110>
  411e18:	mov	x0, #0x3                   	// #3
  411e1c:	b	411e40 <ferror@plt+0x10110>
  411e20:	mov	x0, #0x5                   	// #5
  411e24:	b	411e40 <ferror@plt+0x10110>
  411e28:	ldr	x0, [sp, #24]
  411e2c:	add	x0, x0, #0x1
  411e30:	bl	411d5c <ferror@plt+0x1002c>
  411e34:	add	x0, x0, #0x1
  411e38:	b	411e40 <ferror@plt+0x10110>
  411e3c:	bl	401b40 <abort@plt>
  411e40:	ldp	x29, x30, [sp], #32
  411e44:	ret
  411e48:	stp	x29, x30, [sp, #-48]!
  411e4c:	mov	x29, sp
  411e50:	str	x0, [sp, #24]
  411e54:	ldr	x0, [sp, #24]
  411e58:	bl	411a10 <ferror@plt+0xfce0>
  411e5c:	str	w0, [sp, #44]
  411e60:	ldr	x0, [sp, #24]
  411e64:	add	x0, x0, #0x1
  411e68:	str	x0, [sp, #24]
  411e6c:	ldr	w0, [sp, #44]
  411e70:	cmp	w0, #0x13
  411e74:	b.eq	411f08 <ferror@plt+0x101d8>  // b.none
  411e78:	ldr	w0, [sp, #44]
  411e7c:	cmp	w0, #0x13
  411e80:	b.hi	411e9c <ferror@plt+0x1016c>  // b.pmore
  411e84:	ldr	w0, [sp, #44]
  411e88:	cmp	w0, #0xf
  411e8c:	b.eq	411ec8 <ferror@plt+0x10198>  // b.none
  411e90:	ldr	w0, [sp, #44]
  411e94:	cmp	w0, #0x11
  411e98:	b.eq	411ee4 <ferror@plt+0x101b4>  // b.none
  411e9c:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  411ea0:	add	x0, x0, #0x8f8
  411ea4:	ldr	x0, [x0]
  411ea8:	mov	x3, x0
  411eac:	mov	x2, #0x1f                  	// #31
  411eb0:	mov	x1, #0x1                   	// #1
  411eb4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411eb8:	add	x0, x0, #0x218
  411ebc:	bl	401c10 <fwrite@plt>
  411ec0:	mov	x0, #0x0                   	// #0
  411ec4:	b	411f28 <ferror@plt+0x101f8>
  411ec8:	ldr	x0, [sp, #24]
  411ecc:	ldrb	w0, [x0]
  411ed0:	eor	w0, w0, #0xffffff80
  411ed4:	and	w0, w0, #0xff
  411ed8:	and	x0, x0, #0xff
  411edc:	sub	x0, x0, #0x7f
  411ee0:	b	411f28 <ferror@plt+0x101f8>
  411ee4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411ee8:	add	x0, x0, #0xa58
  411eec:	ldr	x0, [x0]
  411ef0:	ldr	x0, [x0, #8]
  411ef4:	ldr	x1, [x0, #88]
  411ef8:	ldr	x0, [sp, #24]
  411efc:	blr	x1
  411f00:	add	x0, x0, #0x2
  411f04:	b	411f28 <ferror@plt+0x101f8>
  411f08:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411f0c:	add	x0, x0, #0xa58
  411f10:	ldr	x0, [x0]
  411f14:	ldr	x0, [x0, #8]
  411f18:	ldr	x1, [x0, #64]
  411f1c:	ldr	x0, [sp, #24]
  411f20:	blr	x1
  411f24:	add	x0, x0, #0x4
  411f28:	ldp	x29, x30, [sp], #48
  411f2c:	ret
  411f30:	stp	x29, x30, [sp, #-96]!
  411f34:	mov	x29, sp
  411f38:	str	x0, [sp, #40]
  411f3c:	str	x1, [sp, #32]
  411f40:	str	x2, [sp, #24]
  411f44:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411f48:	add	x0, x0, #0x8d0
  411f4c:	ldr	w0, [x0]
  411f50:	cmp	w0, #0x0
  411f54:	b.ne	411f98 <ferror@plt+0x10268>  // b.any
  411f58:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411f5c:	add	x0, x0, #0x8d0
  411f60:	mov	w1, #0x1                   	// #1
  411f64:	str	w1, [x0]
  411f68:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411f6c:	add	x0, x0, #0x778
  411f70:	bl	40f8a8 <ferror@plt+0xdb78>
  411f74:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411f78:	add	x0, x0, #0x778
  411f7c:	fmov	d0, #1.000000000000000000e+00
  411f80:	str	d0, [x0, #280]
  411f84:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411f88:	add	x0, x0, #0x778
  411f8c:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411f90:	add	x1, x1, #0x778
  411f94:	str	x1, [x0, #312]
  411f98:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411f9c:	add	x0, x0, #0x5a0
  411fa0:	ldr	w0, [x0]
  411fa4:	and	w0, w0, #0x100
  411fa8:	cmp	w0, #0x0
  411fac:	b.eq	411fd0 <ferror@plt+0x102a0>  // b.none
  411fb0:	ldr	x0, [sp, #40]
  411fb4:	ldr	x0, [x0, #16]
  411fb8:	ldr	x3, [sp, #24]
  411fbc:	ldr	x2, [sp, #32]
  411fc0:	mov	x1, x0
  411fc4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  411fc8:	add	x0, x0, #0x238
  411fcc:	bl	401cb0 <printf@plt>
  411fd0:	ldr	x0, [sp, #32]
  411fd4:	str	x0, [sp, #80]
  411fd8:	b	4122d8 <ferror@plt+0x105a8>
  411fdc:	mov	x0, #0x1                   	// #1
  411fe0:	str	x0, [sp, #88]
  411fe4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411fe8:	add	x0, x0, #0xa60
  411fec:	ldr	x1, [x0]
  411ff0:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  411ff4:	add	x0, x0, #0xa78
  411ff8:	ldr	x0, [x0]
  411ffc:	ldr	x0, [x0, #40]
  412000:	ldr	x2, [sp, #80]
  412004:	sub	x0, x2, x0
  412008:	add	x0, x1, x0
  41200c:	str	x0, [sp, #72]
  412010:	ldr	x0, [sp, #72]
  412014:	ldrb	w0, [x0]
  412018:	cmp	w0, #0xfb
  41201c:	b.ne	4122c8 <ferror@plt+0x10598>  // b.any
  412020:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412024:	add	x0, x0, #0x5a0
  412028:	ldr	w0, [x0]
  41202c:	and	w0, w0, #0x100
  412030:	cmp	w0, #0x0
  412034:	b.eq	412048 <ferror@plt+0x10318>  // b.none
  412038:	ldr	x1, [sp, #80]
  41203c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412040:	add	x0, x0, #0x258
  412044:	bl	401cb0 <printf@plt>
  412048:	ldr	x0, [sp, #88]
  41204c:	ldr	x1, [sp, #72]
  412050:	add	x0, x1, x0
  412054:	bl	411a10 <ferror@plt+0xfce0>
  412058:	str	w0, [sp, #68]
  41205c:	ldr	w0, [sp, #68]
  412060:	cmp	w0, #0x0
  412064:	b.eq	412074 <ferror@plt+0x10344>  // b.none
  412068:	ldr	w0, [sp, #68]
  41206c:	cmp	w0, #0xd
  412070:	b.ne	412284 <ferror@plt+0x10554>  // b.any
  412074:	nop
  412078:	ldr	x0, [sp, #88]
  41207c:	ldr	x1, [sp, #72]
  412080:	add	x0, x1, x0
  412084:	bl	411d5c <ferror@plt+0x1002c>
  412088:	mov	x1, x0
  41208c:	ldr	x0, [sp, #88]
  412090:	add	x0, x0, x1
  412094:	str	x0, [sp, #88]
  412098:	ldr	x0, [sp, #88]
  41209c:	ldr	x1, [sp, #72]
  4120a0:	add	x0, x1, x0
  4120a4:	bl	411a10 <ferror@plt+0xfce0>
  4120a8:	str	w0, [sp, #64]
  4120ac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4120b0:	add	x0, x0, #0x5a0
  4120b4:	ldr	w0, [x0]
  4120b8:	and	w0, w0, #0x100
  4120bc:	cmp	w0, #0x0
  4120c0:	b.eq	4120f4 <ferror@plt+0x103c4>  // b.none
  4120c4:	ldr	w0, [sp, #68]
  4120c8:	bl	411c24 <ferror@plt+0xfef4>
  4120cc:	mov	x1, x0
  4120d0:	adrp	x0, 417000 <ferror@plt+0x152d0>
  4120d4:	add	x0, x0, #0x270
  4120d8:	bl	401cb0 <printf@plt>
  4120dc:	ldr	w0, [sp, #64]
  4120e0:	bl	411c24 <ferror@plt+0xfef4>
  4120e4:	mov	x1, x0
  4120e8:	adrp	x0, 417000 <ferror@plt+0x152d0>
  4120ec:	add	x0, x0, #0x288
  4120f0:	bl	401cb0 <printf@plt>
  4120f4:	ldr	w0, [sp, #64]
  4120f8:	cmp	w0, #0x14
  4120fc:	cset	w0, hi  // hi = pmore
  412100:	and	w0, w0, #0xff
  412104:	cmp	w0, #0x0
  412108:	b.ne	412298 <ferror@plt+0x10568>  // b.any
  41210c:	ldr	w0, [sp, #64]
  412110:	mov	x1, #0x1                   	// #1
  412114:	lsl	x0, x1, x0
  412118:	mov	x1, #0x1508                	// #5384
  41211c:	movk	x1, #0x15, lsl #16
  412120:	and	x1, x0, x1
  412124:	cmp	x1, #0x0
  412128:	cset	w1, ne  // ne = any
  41212c:	and	w1, w1, #0xff
  412130:	cmp	w1, #0x0
  412134:	b.ne	41215c <ferror@plt+0x1042c>  // b.any
  412138:	mov	x1, #0x8000                	// #32768
  41213c:	movk	x1, #0xa, lsl #16
  412140:	and	x0, x0, x1
  412144:	cmp	x0, #0x0
  412148:	cset	w0, ne  // ne = any
  41214c:	and	w0, w0, #0xff
  412150:	cmp	w0, #0x0
  412154:	b.ne	412194 <ferror@plt+0x10464>  // b.any
  412158:	b	412298 <ferror@plt+0x10568>
  41215c:	mov	x2, #0x0                   	// #0
  412160:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412164:	add	x1, x0, #0x778
  412168:	ldr	x0, [sp, #40]
  41216c:	bl	4039a0 <ferror@plt+0x1c70>
  412170:	ldr	x0, [sp, #88]
  412174:	ldr	x1, [sp, #72]
  412178:	add	x0, x1, x0
  41217c:	bl	411d5c <ferror@plt+0x1002c>
  412180:	mov	x1, x0
  412184:	ldr	x0, [sp, #88]
  412188:	add	x0, x0, x1
  41218c:	str	x0, [sp, #88]
  412190:	b	4122c8 <ferror@plt+0x10598>
  412194:	ldr	x0, [sp, #88]
  412198:	ldr	x1, [sp, #72]
  41219c:	add	x0, x1, x0
  4121a0:	bl	411e48 <ferror@plt+0x10118>
  4121a4:	mov	x1, x0
  4121a8:	ldr	x0, [sp, #80]
  4121ac:	add	x0, x0, x1
  4121b0:	str	x0, [sp, #56]
  4121b4:	ldr	x0, [sp, #56]
  4121b8:	bl	40ee48 <ferror@plt+0xd118>
  4121bc:	cmp	w0, #0x0
  4121c0:	b.eq	41228c <ferror@plt+0x1055c>  // b.none
  4121c4:	ldr	x1, [sp, #56]
  4121c8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4121cc:	add	x0, x0, #0xab0
  4121d0:	bl	410220 <ferror@plt+0xe4f0>
  4121d4:	str	x0, [sp, #48]
  4121d8:	ldr	x0, [sp, #48]
  4121dc:	cmp	x0, #0x0
  4121e0:	b.eq	412294 <ferror@plt+0x10564>  // b.none
  4121e4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4121e8:	add	x0, x0, #0x5a0
  4121ec:	ldr	w0, [x0]
  4121f0:	and	w0, w0, #0x100
  4121f4:	cmp	w0, #0x0
  4121f8:	b.eq	41223c <ferror@plt+0x1050c>  // b.none
  4121fc:	ldr	x1, [sp, #56]
  412200:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412204:	add	x0, x0, #0x2a0
  412208:	bl	401cb0 <printf@plt>
  41220c:	ldr	x0, [sp, #48]
  412210:	ldr	x0, [x0, #16]
  412214:	mov	x1, x0
  412218:	adrp	x0, 417000 <ferror@plt+0x152d0>
  41221c:	add	x0, x0, #0x2b8
  412220:	bl	401cb0 <printf@plt>
  412224:	ldr	x0, [sp, #48]
  412228:	ldr	x0, [x0]
  41222c:	mov	x1, x0
  412230:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412234:	add	x0, x0, #0x2c8
  412238:	bl	401cb0 <printf@plt>
  41223c:	ldr	x0, [sp, #48]
  412240:	ldr	x0, [x0]
  412244:	ldr	x1, [sp, #56]
  412248:	cmp	x1, x0
  41224c:	b.ne	412294 <ferror@plt+0x10564>  // b.any
  412250:	mov	x2, #0x0                   	// #0
  412254:	ldr	x1, [sp, #48]
  412258:	ldr	x0, [sp, #40]
  41225c:	bl	4039a0 <ferror@plt+0x1c70>
  412260:	ldr	x0, [sp, #88]
  412264:	ldr	x1, [sp, #72]
  412268:	add	x0, x1, x0
  41226c:	bl	411d5c <ferror@plt+0x1002c>
  412270:	mov	x1, x0
  412274:	ldr	x0, [sp, #88]
  412278:	add	x0, x0, x1
  41227c:	str	x0, [sp, #88]
  412280:	b	4122c8 <ferror@plt+0x10598>
  412284:	nop
  412288:	b	412298 <ferror@plt+0x10568>
  41228c:	nop
  412290:	b	412298 <ferror@plt+0x10568>
  412294:	nop
  412298:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41229c:	add	x0, x0, #0x5a0
  4122a0:	ldr	w0, [x0]
  4122a4:	and	w0, w0, #0x100
  4122a8:	cmp	w0, #0x0
  4122ac:	b.eq	4122bc <ferror@plt+0x1058c>  // b.none
  4122b0:	adrp	x0, 417000 <ferror@plt+0x152d0>
  4122b4:	add	x0, x0, #0x2e0
  4122b8:	bl	401b60 <puts@plt>
  4122bc:	mov	x0, #0x1                   	// #1
  4122c0:	str	x0, [sp, #88]
  4122c4:	nop
  4122c8:	ldr	x0, [sp, #88]
  4122cc:	ldr	x1, [sp, #80]
  4122d0:	add	x0, x1, x0
  4122d4:	str	x0, [sp, #80]
  4122d8:	ldr	x1, [sp, #80]
  4122dc:	ldr	x0, [sp, #24]
  4122e0:	cmp	x1, x0
  4122e4:	b.cc	411fdc <ferror@plt+0x102ac>  // b.lo, b.ul, b.last
  4122e8:	nop
  4122ec:	nop
  4122f0:	ldp	x29, x30, [sp], #96
  4122f4:	ret
  4122f8:	stp	x29, x30, [sp, #-80]!
  4122fc:	mov	x29, sp
  412300:	str	x0, [sp, #40]
  412304:	str	x1, [sp, #32]
  412308:	str	x2, [sp, #24]
  41230c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412310:	add	x0, x0, #0x5a0
  412314:	ldr	w0, [x0]
  412318:	and	w0, w0, #0x100
  41231c:	cmp	w0, #0x0
  412320:	b.eq	412344 <ferror@plt+0x10614>  // b.none
  412324:	ldr	x0, [sp, #40]
  412328:	ldr	x0, [x0, #16]
  41232c:	ldr	x3, [sp, #24]
  412330:	ldr	x2, [sp, #32]
  412334:	mov	x1, x0
  412338:	adrp	x0, 417000 <ferror@plt+0x152d0>
  41233c:	add	x0, x0, #0x300
  412340:	bl	401cb0 <printf@plt>
  412344:	ldr	x0, [sp, #32]
  412348:	add	x0, x0, #0x3
  41234c:	and	x0, x0, #0xfffffffffffffffc
  412350:	str	x0, [sp, #72]
  412354:	b	4124c0 <ferror@plt+0x10790>
  412358:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41235c:	add	x0, x0, #0xa58
  412360:	ldr	x0, [x0]
  412364:	ldr	x0, [x0, #8]
  412368:	ldr	x1, [x0, #56]
  41236c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412370:	add	x0, x0, #0xa60
  412374:	ldr	x2, [x0]
  412378:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41237c:	add	x0, x0, #0xa78
  412380:	ldr	x0, [x0]
  412384:	ldr	x0, [x0, #40]
  412388:	ldr	x3, [sp, #72]
  41238c:	sub	x0, x3, x0
  412390:	add	x0, x2, x0
  412394:	blr	x1
  412398:	str	w0, [sp, #68]
  41239c:	ldr	w0, [sp, #68]
  4123a0:	and	w0, w0, #0xc0000000
  4123a4:	cmp	w0, #0x0
  4123a8:	b.eq	4124b4 <ferror@plt+0x10784>  // b.none
  4123ac:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4123b0:	add	x0, x0, #0x5a0
  4123b4:	ldr	w0, [x0]
  4123b8:	and	w0, w0, #0x100
  4123bc:	cmp	w0, #0x0
  4123c0:	b.eq	4123d4 <ferror@plt+0x106a4>  // b.none
  4123c4:	ldr	x1, [sp, #72]
  4123c8:	adrp	x0, 417000 <ferror@plt+0x152d0>
  4123cc:	add	x0, x0, #0x320
  4123d0:	bl	401cb0 <printf@plt>
  4123d4:	ldr	w0, [sp, #68]
  4123d8:	and	x0, x0, #0x3fffffff
  4123dc:	eor	x0, x0, #0x20000000
  4123e0:	mov	x1, x0
  4123e4:	ldr	x0, [sp, #72]
  4123e8:	add	x1, x1, x0
  4123ec:	mov	x0, #0xffffffffe0000000    	// #-536870912
  4123f0:	add	x0, x1, x0
  4123f4:	str	x0, [sp, #56]
  4123f8:	ldr	x0, [sp, #56]
  4123fc:	bl	40ee48 <ferror@plt+0xd118>
  412400:	cmp	w0, #0x0
  412404:	b.eq	412490 <ferror@plt+0x10760>  // b.none
  412408:	ldr	x1, [sp, #56]
  41240c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412410:	add	x0, x0, #0xab0
  412414:	bl	410220 <ferror@plt+0xe4f0>
  412418:	str	x0, [sp, #48]
  41241c:	ldr	x0, [sp, #48]
  412420:	cmp	x0, #0x0
  412424:	b.eq	412490 <ferror@plt+0x10760>  // b.none
  412428:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41242c:	add	x0, x0, #0x5a0
  412430:	ldr	w0, [x0]
  412434:	and	w0, w0, #0x100
  412438:	cmp	w0, #0x0
  41243c:	b.eq	412468 <ferror@plt+0x10738>  // b.none
  412440:	ldr	x0, [sp, #48]
  412444:	ldr	x1, [x0, #16]
  412448:	ldr	x0, [sp, #48]
  41244c:	ldr	x0, [x0]
  412450:	mov	x3, x0
  412454:	mov	x2, x1
  412458:	ldr	x1, [sp, #56]
  41245c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412460:	add	x0, x0, #0x340
  412464:	bl	401cb0 <printf@plt>
  412468:	ldr	x0, [sp, #48]
  41246c:	ldr	x0, [x0]
  412470:	ldr	x1, [sp, #56]
  412474:	cmp	x1, x0
  412478:	b.ne	412490 <ferror@plt+0x10760>  // b.any
  41247c:	mov	x2, #0x0                   	// #0
  412480:	ldr	x1, [sp, #48]
  412484:	ldr	x0, [sp, #40]
  412488:	bl	4039a0 <ferror@plt+0x1c70>
  41248c:	b	4124b4 <ferror@plt+0x10784>
  412490:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412494:	add	x0, x0, #0x5a0
  412498:	ldr	w0, [x0]
  41249c:	and	w0, w0, #0x100
  4124a0:	cmp	w0, #0x0
  4124a4:	b.eq	4124b4 <ferror@plt+0x10784>  // b.none
  4124a8:	adrp	x0, 417000 <ferror@plt+0x152d0>
  4124ac:	add	x0, x0, #0x368
  4124b0:	bl	401b60 <puts@plt>
  4124b4:	ldr	x0, [sp, #72]
  4124b8:	add	x0, x0, #0x4
  4124bc:	str	x0, [sp, #72]
  4124c0:	ldr	x1, [sp, #72]
  4124c4:	ldr	x0, [sp, #24]
  4124c8:	cmp	x1, x0
  4124cc:	b.cc	412358 <ferror@plt+0x10628>  // b.lo, b.ul, b.last
  4124d0:	nop
  4124d4:	nop
  4124d8:	ldp	x29, x30, [sp], #80
  4124dc:	ret
  4124e0:	stp	x29, x30, [sp, #-80]!
  4124e4:	mov	x29, sp
  4124e8:	str	x0, [sp, #40]
  4124ec:	str	x1, [sp, #32]
  4124f0:	str	x2, [sp, #24]
  4124f4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4124f8:	add	x0, x0, #0xa30
  4124fc:	ldr	w0, [x0]
  412500:	cmp	w0, #0x0
  412504:	b.ne	41256c <ferror@plt+0x1083c>  // b.any
  412508:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41250c:	add	x0, x0, #0xa30
  412510:	mov	w1, #0x1                   	// #1
  412514:	str	w1, [x0]
  412518:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41251c:	add	x0, x0, #0x8d8
  412520:	bl	40f8a8 <ferror@plt+0xdb78>
  412524:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412528:	add	x1, x0, #0x380
  41252c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412530:	add	x0, x0, #0x398
  412534:	bl	401bc0 <dgettext@plt>
  412538:	mov	x1, x0
  41253c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412540:	add	x0, x0, #0x8d8
  412544:	str	x1, [x0, #16]
  412548:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41254c:	add	x0, x0, #0x8d8
  412550:	fmov	d0, #1.000000000000000000e+00
  412554:	str	d0, [x0, #280]
  412558:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41255c:	add	x0, x0, #0x8d8
  412560:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412564:	add	x1, x1, #0x8d8
  412568:	str	x1, [x0, #312]
  41256c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412570:	add	x0, x0, #0x5a0
  412574:	ldr	w0, [x0]
  412578:	and	w0, w0, #0x100
  41257c:	cmp	w0, #0x0
  412580:	b.eq	4125b8 <ferror@plt+0x10888>  // b.none
  412584:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412588:	add	x1, x0, #0x3a0
  41258c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412590:	add	x0, x0, #0x398
  412594:	bl	401bc0 <dgettext@plt>
  412598:	mov	x4, x0
  41259c:	ldr	x0, [sp, #40]
  4125a0:	ldr	x0, [x0, #16]
  4125a4:	ldr	x3, [sp, #24]
  4125a8:	ldr	x2, [sp, #32]
  4125ac:	mov	x1, x0
  4125b0:	mov	x0, x4
  4125b4:	bl	401cb0 <printf@plt>
  4125b8:	ldr	x0, [sp, #32]
  4125bc:	str	x0, [sp, #72]
  4125c0:	b	4127c4 <ferror@plt+0x10a94>
  4125c4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4125c8:	add	x0, x0, #0xa58
  4125cc:	ldr	x0, [x0]
  4125d0:	ldr	x0, [x0, #8]
  4125d4:	ldr	x1, [x0, #56]
  4125d8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4125dc:	add	x0, x0, #0xa60
  4125e0:	ldr	x2, [x0]
  4125e4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4125e8:	add	x0, x0, #0xa78
  4125ec:	ldr	x0, [x0]
  4125f0:	ldr	x0, [x0, #40]
  4125f4:	ldr	x3, [sp, #72]
  4125f8:	sub	x0, x3, x0
  4125fc:	add	x0, x2, x0
  412600:	blr	x1
  412604:	str	w0, [sp, #68]
  412608:	ldr	w0, [sp, #68]
  41260c:	and	w1, w0, #0xfc000000
  412610:	mov	w0, #0xc000000             	// #201326592
  412614:	cmp	w1, w0
  412618:	b.ne	412754 <ferror@plt+0x10a24>  // b.any
  41261c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412620:	add	x0, x0, #0x5a0
  412624:	ldr	w0, [x0]
  412628:	and	w0, w0, #0x100
  41262c:	cmp	w0, #0x0
  412630:	b.eq	412650 <ferror@plt+0x10920>  // b.none
  412634:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412638:	add	x1, x0, #0x3c0
  41263c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412640:	add	x0, x0, #0x398
  412644:	bl	401bc0 <dgettext@plt>
  412648:	ldr	x1, [sp, #72]
  41264c:	bl	401cb0 <printf@plt>
  412650:	ldr	w0, [sp, #68]
  412654:	lsl	w0, w0, #2
  412658:	and	w0, w0, #0xffffffc
  41265c:	str	w0, [sp, #64]
  412660:	ldr	x0, [sp, #72]
  412664:	and	x1, x0, #0xfffffffff0000000
  412668:	ldrsw	x0, [sp, #64]
  41266c:	orr	x0, x1, x0
  412670:	str	x0, [sp, #56]
  412674:	ldr	x0, [sp, #56]
  412678:	bl	40ee48 <ferror@plt+0xd118>
  41267c:	cmp	w0, #0x0
  412680:	b.eq	41272c <ferror@plt+0x109fc>  // b.none
  412684:	ldr	x1, [sp, #56]
  412688:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41268c:	add	x0, x0, #0xab0
  412690:	bl	410220 <ferror@plt+0xe4f0>
  412694:	str	x0, [sp, #48]
  412698:	ldr	x0, [sp, #48]
  41269c:	cmp	x0, #0x0
  4126a0:	b.eq	41272c <ferror@plt+0x109fc>  // b.none
  4126a4:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4126a8:	add	x0, x0, #0x5a0
  4126ac:	ldr	w0, [x0]
  4126b0:	and	w0, w0, #0x100
  4126b4:	cmp	w0, #0x0
  4126b8:	b.eq	4126e4 <ferror@plt+0x109b4>  // b.none
  4126bc:	ldr	x0, [sp, #48]
  4126c0:	ldr	x1, [x0, #16]
  4126c4:	ldr	x0, [sp, #48]
  4126c8:	ldr	x0, [x0]
  4126cc:	mov	x3, x0
  4126d0:	mov	x2, x1
  4126d4:	ldr	x1, [sp, #56]
  4126d8:	adrp	x0, 417000 <ferror@plt+0x152d0>
  4126dc:	add	x0, x0, #0x3d8
  4126e0:	bl	401cb0 <printf@plt>
  4126e4:	ldr	x0, [sp, #48]
  4126e8:	ldr	x0, [x0]
  4126ec:	ldr	x1, [sp, #56]
  4126f0:	cmp	x1, x0
  4126f4:	b.ne	41272c <ferror@plt+0x109fc>  // b.any
  4126f8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4126fc:	add	x0, x0, #0x5a0
  412700:	ldr	w0, [x0]
  412704:	and	w0, w0, #0x100
  412708:	cmp	w0, #0x0
  41270c:	b.eq	412718 <ferror@plt+0x109e8>  // b.none
  412710:	mov	w0, #0xa                   	// #10
  412714:	bl	401ce0 <putchar@plt>
  412718:	mov	x2, #0x0                   	// #0
  41271c:	ldr	x1, [sp, #48]
  412720:	ldr	x0, [sp, #40]
  412724:	bl	4039a0 <ferror@plt+0x1c70>
  412728:	b	4127b8 <ferror@plt+0x10a88>
  41272c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412730:	add	x0, x0, #0x5a0
  412734:	ldr	w0, [x0]
  412738:	and	w0, w0, #0x100
  41273c:	cmp	w0, #0x0
  412740:	b.eq	4127b8 <ferror@plt+0x10a88>  // b.none
  412744:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412748:	add	x0, x0, #0x3f8
  41274c:	bl	401b60 <puts@plt>
  412750:	b	4127b8 <ferror@plt+0x10a88>
  412754:	ldr	w1, [sp, #68]
  412758:	mov	w0, #0xf83f                	// #63551
  41275c:	movk	w0, #0xfc00, lsl #16
  412760:	and	w1, w1, w0
  412764:	mov	w0, #0xf809                	// #63497
  412768:	cmp	w1, w0
  41276c:	b.ne	4127b8 <ferror@plt+0x10a88>  // b.any
  412770:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412774:	add	x0, x0, #0x5a0
  412778:	ldr	w0, [x0]
  41277c:	and	w0, w0, #0x100
  412780:	cmp	w0, #0x0
  412784:	b.eq	4127a4 <ferror@plt+0x10a74>  // b.none
  412788:	adrp	x0, 417000 <ferror@plt+0x152d0>
  41278c:	add	x1, x0, #0x410
  412790:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412794:	add	x0, x0, #0x398
  412798:	bl	401bc0 <dgettext@plt>
  41279c:	ldr	x1, [sp, #72]
  4127a0:	bl	401cb0 <printf@plt>
  4127a4:	mov	x2, #0x0                   	// #0
  4127a8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4127ac:	add	x1, x0, #0x8d8
  4127b0:	ldr	x0, [sp, #40]
  4127b4:	bl	4039a0 <ferror@plt+0x1c70>
  4127b8:	ldr	x0, [sp, #72]
  4127bc:	add	x0, x0, #0x4
  4127c0:	str	x0, [sp, #72]
  4127c4:	ldr	x1, [sp, #72]
  4127c8:	ldr	x0, [sp, #24]
  4127cc:	cmp	x1, x0
  4127d0:	b.cc	4125c4 <ferror@plt+0x10894>  // b.lo, b.ul, b.last
  4127d4:	nop
  4127d8:	nop
  4127dc:	ldp	x29, x30, [sp], #80
  4127e0:	ret
  4127e4:	stp	x29, x30, [sp, #-96]!
  4127e8:	mov	x29, sp
  4127ec:	str	x0, [sp, #40]
  4127f0:	str	x1, [sp, #32]
  4127f4:	str	x2, [sp, #24]
  4127f8:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  4127fc:	add	x0, x0, #0x5a0
  412800:	ldr	w0, [x0]
  412804:	and	w0, w0, #0x100
  412808:	cmp	w0, #0x0
  41280c:	b.eq	412830 <ferror@plt+0x10b00>  // b.none
  412810:	ldr	x0, [sp, #40]
  412814:	ldr	x0, [x0, #16]
  412818:	ldr	x3, [sp, #24]
  41281c:	ldr	x2, [sp, #32]
  412820:	mov	x1, x0
  412824:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412828:	add	x0, x0, #0x430
  41282c:	bl	401cb0 <printf@plt>
  412830:	ldr	x0, [sp, #32]
  412834:	str	x0, [sp, #88]
  412838:	b	4129b0 <ferror@plt+0x10c80>
  41283c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412840:	add	x0, x0, #0xa58
  412844:	ldr	x0, [x0]
  412848:	ldr	x0, [x0, #8]
  41284c:	ldr	x1, [x0, #56]
  412850:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412854:	add	x0, x0, #0xa60
  412858:	ldr	x2, [x0]
  41285c:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412860:	add	x0, x0, #0xa78
  412864:	ldr	x0, [x0]
  412868:	ldr	x0, [x0, #40]
  41286c:	ldr	x3, [sp, #88]
  412870:	sub	x0, x3, x0
  412874:	add	x0, x2, x0
  412878:	blr	x1
  41287c:	str	w0, [sp, #84]
  412880:	ldr	w0, [sp, #84]
  412884:	and	w1, w0, #0x7c000000
  412888:	mov	w0, #0x14000000            	// #335544320
  41288c:	cmp	w1, w0
  412890:	b.ne	4129a4 <ferror@plt+0x10c74>  // b.any
  412894:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412898:	add	x0, x0, #0x5a0
  41289c:	ldr	w0, [x0]
  4128a0:	and	w0, w0, #0x100
  4128a4:	cmp	w0, #0x0
  4128a8:	b.eq	4128bc <ferror@plt+0x10b8c>  // b.none
  4128ac:	ldr	x1, [sp, #88]
  4128b0:	adrp	x0, 417000 <ferror@plt+0x152d0>
  4128b4:	add	x0, x0, #0x450
  4128b8:	bl	401cb0 <printf@plt>
  4128bc:	ldr	w0, [sp, #84]
  4128c0:	and	x0, x0, #0x3ffffff
  4128c4:	eor	x1, x0, #0x2000000
  4128c8:	mov	x0, #0xfffffffffe000000    	// #-33554432
  4128cc:	add	x0, x1, x0
  4128d0:	lsl	x0, x0, #2
  4128d4:	str	x0, [sp, #72]
  4128d8:	ldr	x1, [sp, #88]
  4128dc:	ldr	x0, [sp, #72]
  4128e0:	add	x0, x1, x0
  4128e4:	str	x0, [sp, #64]
  4128e8:	ldr	x0, [sp, #64]
  4128ec:	bl	40ee48 <ferror@plt+0xd118>
  4128f0:	cmp	w0, #0x0
  4128f4:	b.eq	412980 <ferror@plt+0x10c50>  // b.none
  4128f8:	ldr	x1, [sp, #64]
  4128fc:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412900:	add	x0, x0, #0xab0
  412904:	bl	410220 <ferror@plt+0xe4f0>
  412908:	str	x0, [sp, #56]
  41290c:	ldr	x0, [sp, #56]
  412910:	cmp	x0, #0x0
  412914:	b.eq	412980 <ferror@plt+0x10c50>  // b.none
  412918:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  41291c:	add	x0, x0, #0x5a0
  412920:	ldr	w0, [x0]
  412924:	and	w0, w0, #0x100
  412928:	cmp	w0, #0x0
  41292c:	b.eq	412958 <ferror@plt+0x10c28>  // b.none
  412930:	ldr	x0, [sp, #56]
  412934:	ldr	x1, [x0, #16]
  412938:	ldr	x0, [sp, #56]
  41293c:	ldr	x0, [x0]
  412940:	mov	x3, x0
  412944:	mov	x2, x1
  412948:	ldr	x1, [sp, #64]
  41294c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412950:	add	x0, x0, #0x468
  412954:	bl	401cb0 <printf@plt>
  412958:	ldr	x0, [sp, #56]
  41295c:	ldr	x0, [x0]
  412960:	ldr	x1, [sp, #64]
  412964:	cmp	x1, x0
  412968:	b.ne	412980 <ferror@plt+0x10c50>  // b.any
  41296c:	mov	x2, #0x0                   	// #0
  412970:	ldr	x1, [sp, #56]
  412974:	ldr	x0, [sp, #40]
  412978:	bl	4039a0 <ferror@plt+0x1c70>
  41297c:	b	4129a4 <ferror@plt+0x10c74>
  412980:	adrp	x0, 42d000 <stdin@@GLIBC_2.17+0x6e8>
  412984:	add	x0, x0, #0x5a0
  412988:	ldr	w0, [x0]
  41298c:	and	w0, w0, #0x100
  412990:	cmp	w0, #0x0
  412994:	b.eq	4129a4 <ferror@plt+0x10c74>  // b.none
  412998:	adrp	x0, 417000 <ferror@plt+0x152d0>
  41299c:	add	x0, x0, #0x490
  4129a0:	bl	401b60 <puts@plt>
  4129a4:	ldr	x0, [sp, #88]
  4129a8:	add	x0, x0, #0x4
  4129ac:	str	x0, [sp, #88]
  4129b0:	ldr	x1, [sp, #88]
  4129b4:	ldr	x0, [sp, #24]
  4129b8:	cmp	x1, x0
  4129bc:	b.cc	41283c <ferror@plt+0x10b0c>  // b.lo, b.ul, b.last
  4129c0:	nop
  4129c4:	nop
  4129c8:	ldp	x29, x30, [sp], #96
  4129cc:	ret
  4129d0:	stp	x29, x30, [sp, #-32]!
  4129d4:	mov	x29, sp
  4129d8:	str	x0, [sp, #24]
  4129dc:	ldr	x1, [sp, #24]
  4129e0:	mov	w0, #0xa                   	// #10
  4129e4:	bl	401960 <fputc@plt>
  4129e8:	ldr	x3, [sp, #24]
  4129ec:	mov	x2, #0x3b                  	// #59
  4129f0:	mov	x1, #0x1                   	// #1
  4129f4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  4129f8:	add	x0, x0, #0x4a8
  4129fc:	bl	401c10 <fwrite@plt>
  412a00:	ldr	x3, [sp, #24]
  412a04:	mov	x2, #0x2a                  	// #42
  412a08:	mov	x1, #0x1                   	// #1
  412a0c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412a10:	add	x0, x0, #0x4e8
  412a14:	bl	401c10 <fwrite@plt>
  412a18:	ldr	x1, [sp, #24]
  412a1c:	mov	w0, #0xa                   	// #10
  412a20:	bl	401960 <fputc@plt>
  412a24:	ldr	x3, [sp, #24]
  412a28:	mov	x2, #0x3c                  	// #60
  412a2c:	mov	x1, #0x1                   	// #1
  412a30:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412a34:	add	x0, x0, #0x518
  412a38:	bl	401c10 <fwrite@plt>
  412a3c:	ldr	x3, [sp, #24]
  412a40:	mov	x2, #0x3b                  	// #59
  412a44:	mov	x1, #0x1                   	// #1
  412a48:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412a4c:	add	x0, x0, #0x558
  412a50:	bl	401c10 <fwrite@plt>
  412a54:	ldr	x1, [sp, #24]
  412a58:	mov	w0, #0xa                   	// #10
  412a5c:	bl	401960 <fputc@plt>
  412a60:	ldr	x3, [sp, #24]
  412a64:	mov	x2, #0x37                  	// #55
  412a68:	mov	x1, #0x1                   	// #1
  412a6c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412a70:	add	x0, x0, #0x598
  412a74:	bl	401c10 <fwrite@plt>
  412a78:	ldr	x3, [sp, #24]
  412a7c:	mov	x2, #0x3c                  	// #60
  412a80:	mov	x1, #0x1                   	// #1
  412a84:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412a88:	add	x0, x0, #0x5d0
  412a8c:	bl	401c10 <fwrite@plt>
  412a90:	ldr	x3, [sp, #24]
  412a94:	mov	x2, #0x14                  	// #20
  412a98:	mov	x1, #0x1                   	// #1
  412a9c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412aa0:	add	x0, x0, #0x610
  412aa4:	bl	401c10 <fwrite@plt>
  412aa8:	ldr	x1, [sp, #24]
  412aac:	mov	w0, #0xa                   	// #10
  412ab0:	bl	401960 <fputc@plt>
  412ab4:	ldr	x3, [sp, #24]
  412ab8:	mov	x2, #0x3d                  	// #61
  412abc:	mov	x1, #0x1                   	// #1
  412ac0:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412ac4:	add	x0, x0, #0x628
  412ac8:	bl	401c10 <fwrite@plt>
  412acc:	ldr	x3, [sp, #24]
  412ad0:	mov	x2, #0x32                  	// #50
  412ad4:	mov	x1, #0x1                   	// #1
  412ad8:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412adc:	add	x0, x0, #0x668
  412ae0:	bl	401c10 <fwrite@plt>
  412ae4:	ldr	x1, [sp, #24]
  412ae8:	mov	w0, #0xa                   	// #10
  412aec:	bl	401960 <fputc@plt>
  412af0:	ldr	x3, [sp, #24]
  412af4:	mov	x2, #0x3c                  	// #60
  412af8:	mov	x1, #0x1                   	// #1
  412afc:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412b00:	add	x0, x0, #0x6a0
  412b04:	bl	401c10 <fwrite@plt>
  412b08:	ldr	x3, [sp, #24]
  412b0c:	mov	x2, #0x3c                  	// #60
  412b10:	mov	x1, #0x1                   	// #1
  412b14:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412b18:	add	x0, x0, #0x6e0
  412b1c:	bl	401c10 <fwrite@plt>
  412b20:	ldr	x3, [sp, #24]
  412b24:	mov	x2, #0x10                  	// #16
  412b28:	mov	x1, #0x1                   	// #1
  412b2c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412b30:	add	x0, x0, #0x720
  412b34:	bl	401c10 <fwrite@plt>
  412b38:	ldr	x1, [sp, #24]
  412b3c:	mov	w0, #0xa                   	// #10
  412b40:	bl	401960 <fputc@plt>
  412b44:	ldr	x3, [sp, #24]
  412b48:	mov	x2, #0x3c                  	// #60
  412b4c:	mov	x1, #0x1                   	// #1
  412b50:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412b54:	add	x0, x0, #0x738
  412b58:	bl	401c10 <fwrite@plt>
  412b5c:	ldr	x3, [sp, #24]
  412b60:	mov	x2, #0x3a                  	// #58
  412b64:	mov	x1, #0x1                   	// #1
  412b68:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412b6c:	add	x0, x0, #0x778
  412b70:	bl	401c10 <fwrite@plt>
  412b74:	ldr	x3, [sp, #24]
  412b78:	mov	x2, #0x26                  	// #38
  412b7c:	mov	x1, #0x1                   	// #1
  412b80:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412b84:	add	x0, x0, #0x7b8
  412b88:	bl	401c10 <fwrite@plt>
  412b8c:	ldr	x1, [sp, #24]
  412b90:	mov	w0, #0xa                   	// #10
  412b94:	bl	401960 <fputc@plt>
  412b98:	ldr	x3, [sp, #24]
  412b9c:	mov	x2, #0x3d                  	// #61
  412ba0:	mov	x1, #0x1                   	// #1
  412ba4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412ba8:	add	x0, x0, #0x7e0
  412bac:	bl	401c10 <fwrite@plt>
  412bb0:	ldr	x3, [sp, #24]
  412bb4:	mov	x2, #0x3d                  	// #61
  412bb8:	mov	x1, #0x1                   	// #1
  412bbc:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412bc0:	add	x0, x0, #0x820
  412bc4:	bl	401c10 <fwrite@plt>
  412bc8:	ldr	x3, [sp, #24]
  412bcc:	mov	x2, #0x37                  	// #55
  412bd0:	mov	x1, #0x1                   	// #1
  412bd4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412bd8:	add	x0, x0, #0x860
  412bdc:	bl	401c10 <fwrite@plt>
  412be0:	ldr	x3, [sp, #24]
  412be4:	mov	x2, #0x35                  	// #53
  412be8:	mov	x1, #0x1                   	// #1
  412bec:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412bf0:	add	x0, x0, #0x898
  412bf4:	bl	401c10 <fwrite@plt>
  412bf8:	ldr	x3, [sp, #24]
  412bfc:	mov	x2, #0x30                  	// #48
  412c00:	mov	x1, #0x1                   	// #1
  412c04:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412c08:	add	x0, x0, #0x8d0
  412c0c:	bl	401c10 <fwrite@plt>
  412c10:	ldr	x3, [sp, #24]
  412c14:	mov	x2, #0x2                   	// #2
  412c18:	mov	x1, #0x1                   	// #1
  412c1c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412c20:	add	x0, x0, #0x908
  412c24:	bl	401c10 <fwrite@plt>
  412c28:	ldr	x3, [sp, #24]
  412c2c:	mov	x2, #0x37                  	// #55
  412c30:	mov	x1, #0x1                   	// #1
  412c34:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412c38:	add	x0, x0, #0x910
  412c3c:	bl	401c10 <fwrite@plt>
  412c40:	ldr	x1, [sp, #24]
  412c44:	mov	w0, #0xa                   	// #10
  412c48:	bl	401960 <fputc@plt>
  412c4c:	ldr	x3, [sp, #24]
  412c50:	mov	x2, #0x45                  	// #69
  412c54:	mov	x1, #0x1                   	// #1
  412c58:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412c5c:	add	x0, x0, #0x948
  412c60:	bl	401c10 <fwrite@plt>
  412c64:	ldr	x3, [sp, #24]
  412c68:	mov	x2, #0x43                  	// #67
  412c6c:	mov	x1, #0x1                   	// #1
  412c70:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412c74:	add	x0, x0, #0x990
  412c78:	bl	401c10 <fwrite@plt>
  412c7c:	ldr	x3, [sp, #24]
  412c80:	mov	x2, #0x26                  	// #38
  412c84:	mov	x1, #0x1                   	// #1
  412c88:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412c8c:	add	x0, x0, #0x9d8
  412c90:	bl	401c10 <fwrite@plt>
  412c94:	nop
  412c98:	ldp	x29, x30, [sp], #32
  412c9c:	ret
  412ca0:	stp	x29, x30, [sp, #-32]!
  412ca4:	mov	x29, sp
  412ca8:	str	x0, [sp, #24]
  412cac:	ldr	x1, [sp, #24]
  412cb0:	mov	w0, #0xa                   	// #10
  412cb4:	bl	401960 <fputc@plt>
  412cb8:	ldr	x1, [sp, #24]
  412cbc:	mov	w0, #0xa                   	// #10
  412cc0:	bl	401960 <fputc@plt>
  412cc4:	ldr	x1, [sp, #24]
  412cc8:	mov	w0, #0xa                   	// #10
  412ccc:	bl	401960 <fputc@plt>
  412cd0:	ldr	x3, [sp, #24]
  412cd4:	mov	x2, #0x14                  	// #20
  412cd8:	mov	x1, #0x1                   	// #1
  412cdc:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412ce0:	add	x0, x0, #0xa00
  412ce4:	bl	401c10 <fwrite@plt>
  412ce8:	ldr	x3, [sp, #24]
  412cec:	mov	x2, #0x3c                  	// #60
  412cf0:	mov	x1, #0x1                   	// #1
  412cf4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412cf8:	add	x0, x0, #0xa18
  412cfc:	bl	401c10 <fwrite@plt>
  412d00:	ldr	x3, [sp, #24]
  412d04:	mov	x2, #0x1c                  	// #28
  412d08:	mov	x1, #0x1                   	// #1
  412d0c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412d10:	add	x0, x0, #0xa58
  412d14:	bl	401c10 <fwrite@plt>
  412d18:	ldr	x1, [sp, #24]
  412d1c:	mov	w0, #0xa                   	// #10
  412d20:	bl	401960 <fputc@plt>
  412d24:	ldr	x3, [sp, #24]
  412d28:	mov	x2, #0x1c                  	// #28
  412d2c:	mov	x1, #0x1                   	// #1
  412d30:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412d34:	add	x0, x0, #0xa78
  412d38:	bl	401c10 <fwrite@plt>
  412d3c:	ldr	x1, [sp, #24]
  412d40:	mov	w0, #0xa                   	// #10
  412d44:	bl	401960 <fputc@plt>
  412d48:	ldr	x3, [sp, #24]
  412d4c:	mov	x2, #0x36                  	// #54
  412d50:	mov	x1, #0x1                   	// #1
  412d54:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412d58:	add	x0, x0, #0xa98
  412d5c:	bl	401c10 <fwrite@plt>
  412d60:	ldr	x3, [sp, #24]
  412d64:	mov	x2, #0x39                  	// #57
  412d68:	mov	x1, #0x1                   	// #1
  412d6c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412d70:	add	x0, x0, #0xad0
  412d74:	bl	401c10 <fwrite@plt>
  412d78:	ldr	x1, [sp, #24]
  412d7c:	mov	w0, #0xa                   	// #10
  412d80:	bl	401960 <fputc@plt>
  412d84:	ldr	x3, [sp, #24]
  412d88:	mov	x2, #0x3a                  	// #58
  412d8c:	mov	x1, #0x1                   	// #1
  412d90:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412d94:	add	x0, x0, #0xb10
  412d98:	bl	401c10 <fwrite@plt>
  412d9c:	ldr	x3, [sp, #24]
  412da0:	mov	x2, #0x31                  	// #49
  412da4:	mov	x1, #0x1                   	// #1
  412da8:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412dac:	add	x0, x0, #0xb50
  412db0:	bl	401c10 <fwrite@plt>
  412db4:	ldr	x3, [sp, #24]
  412db8:	mov	x2, #0x17                  	// #23
  412dbc:	mov	x1, #0x1                   	// #1
  412dc0:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412dc4:	add	x0, x0, #0xb88
  412dc8:	bl	401c10 <fwrite@plt>
  412dcc:	ldr	x1, [sp, #24]
  412dd0:	mov	w0, #0xa                   	// #10
  412dd4:	bl	401960 <fputc@plt>
  412dd8:	ldr	x3, [sp, #24]
  412ddc:	mov	x2, #0x37                  	// #55
  412de0:	mov	x1, #0x1                   	// #1
  412de4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412de8:	add	x0, x0, #0xba0
  412dec:	bl	401c10 <fwrite@plt>
  412df0:	ldr	x3, [sp, #24]
  412df4:	mov	x2, #0x12                  	// #18
  412df8:	mov	x1, #0x1                   	// #1
  412dfc:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412e00:	add	x0, x0, #0xbd8
  412e04:	bl	401c10 <fwrite@plt>
  412e08:	ldr	x1, [sp, #24]
  412e0c:	mov	w0, #0xa                   	// #10
  412e10:	bl	401960 <fputc@plt>
  412e14:	ldr	x3, [sp, #24]
  412e18:	mov	x2, #0xc                   	// #12
  412e1c:	mov	x1, #0x1                   	// #1
  412e20:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412e24:	add	x0, x0, #0xbf0
  412e28:	bl	401c10 <fwrite@plt>
  412e2c:	ldr	x3, [sp, #24]
  412e30:	mov	x2, #0x3c                  	// #60
  412e34:	mov	x1, #0x1                   	// #1
  412e38:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412e3c:	add	x0, x0, #0xc00
  412e40:	bl	401c10 <fwrite@plt>
  412e44:	ldr	x3, [sp, #24]
  412e48:	mov	x2, #0x34                  	// #52
  412e4c:	mov	x1, #0x1                   	// #1
  412e50:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412e54:	add	x0, x0, #0xc40
  412e58:	bl	401c10 <fwrite@plt>
  412e5c:	ldr	x1, [sp, #24]
  412e60:	mov	w0, #0xa                   	// #10
  412e64:	bl	401960 <fputc@plt>
  412e68:	ldr	x3, [sp, #24]
  412e6c:	mov	x2, #0x3d                  	// #61
  412e70:	mov	x1, #0x1                   	// #1
  412e74:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412e78:	add	x0, x0, #0xc78
  412e7c:	bl	401c10 <fwrite@plt>
  412e80:	ldr	x3, [sp, #24]
  412e84:	mov	x2, #0x21                  	// #33
  412e88:	mov	x1, #0x1                   	// #1
  412e8c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412e90:	add	x0, x0, #0xcb8
  412e94:	bl	401c10 <fwrite@plt>
  412e98:	ldr	x1, [sp, #24]
  412e9c:	mov	w0, #0xa                   	// #10
  412ea0:	bl	401960 <fputc@plt>
  412ea4:	ldr	x3, [sp, #24]
  412ea8:	mov	x2, #0x39                  	// #57
  412eac:	mov	x1, #0x1                   	// #1
  412eb0:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412eb4:	add	x0, x0, #0xce0
  412eb8:	bl	401c10 <fwrite@plt>
  412ebc:	ldr	x3, [sp, #24]
  412ec0:	mov	x2, #0x17                  	// #23
  412ec4:	mov	x1, #0x1                   	// #1
  412ec8:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412ecc:	add	x0, x0, #0xd20
  412ed0:	bl	401c10 <fwrite@plt>
  412ed4:	ldr	x1, [sp, #24]
  412ed8:	mov	w0, #0xa                   	// #10
  412edc:	bl	401960 <fputc@plt>
  412ee0:	ldr	x3, [sp, #24]
  412ee4:	mov	x2, #0x3a                  	// #58
  412ee8:	mov	x1, #0x1                   	// #1
  412eec:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412ef0:	add	x0, x0, #0xd38
  412ef4:	bl	401c10 <fwrite@plt>
  412ef8:	ldr	x3, [sp, #24]
  412efc:	mov	x2, #0x2d                  	// #45
  412f00:	mov	x1, #0x1                   	// #1
  412f04:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412f08:	add	x0, x0, #0xd78
  412f0c:	bl	401c10 <fwrite@plt>
  412f10:	ldr	x1, [sp, #24]
  412f14:	mov	w0, #0xa                   	// #10
  412f18:	bl	401960 <fputc@plt>
  412f1c:	ldr	x3, [sp, #24]
  412f20:	mov	x2, #0x36                  	// #54
  412f24:	mov	x1, #0x1                   	// #1
  412f28:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412f2c:	add	x0, x0, #0xa98
  412f30:	bl	401c10 <fwrite@plt>
  412f34:	ldr	x3, [sp, #24]
  412f38:	mov	x2, #0x2d                  	// #45
  412f3c:	mov	x1, #0x1                   	// #1
  412f40:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412f44:	add	x0, x0, #0xda8
  412f48:	bl	401c10 <fwrite@plt>
  412f4c:	ldr	x1, [sp, #24]
  412f50:	mov	w0, #0xa                   	// #10
  412f54:	bl	401960 <fputc@plt>
  412f58:	ldr	x1, [sp, #24]
  412f5c:	mov	w0, #0xa                   	// #10
  412f60:	bl	401960 <fputc@plt>
  412f64:	ldr	x1, [sp, #24]
  412f68:	mov	w0, #0xa                   	// #10
  412f6c:	bl	401960 <fputc@plt>
  412f70:	ldr	x3, [sp, #24]
  412f74:	mov	x2, #0x1b                  	// #27
  412f78:	mov	x1, #0x1                   	// #1
  412f7c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412f80:	add	x0, x0, #0xdd8
  412f84:	bl	401c10 <fwrite@plt>
  412f88:	ldr	x1, [sp, #24]
  412f8c:	mov	w0, #0xa                   	// #10
  412f90:	bl	401960 <fputc@plt>
  412f94:	ldr	x3, [sp, #24]
  412f98:	mov	x2, #0x3d                  	// #61
  412f9c:	mov	x1, #0x1                   	// #1
  412fa0:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412fa4:	add	x0, x0, #0xdf8
  412fa8:	bl	401c10 <fwrite@plt>
  412fac:	ldr	x3, [sp, #24]
  412fb0:	mov	x2, #0x32                  	// #50
  412fb4:	mov	x1, #0x1                   	// #1
  412fb8:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412fbc:	add	x0, x0, #0xe38
  412fc0:	bl	401c10 <fwrite@plt>
  412fc4:	ldr	x1, [sp, #24]
  412fc8:	mov	w0, #0xa                   	// #10
  412fcc:	bl	401960 <fputc@plt>
  412fd0:	ldr	x3, [sp, #24]
  412fd4:	mov	x2, #0xd                   	// #13
  412fd8:	mov	x1, #0x1                   	// #1
  412fdc:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412fe0:	add	x0, x0, #0xe70
  412fe4:	bl	401c10 <fwrite@plt>
  412fe8:	ldr	x3, [sp, #24]
  412fec:	mov	x2, #0x33                  	// #51
  412ff0:	mov	x1, #0x1                   	// #1
  412ff4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  412ff8:	add	x0, x0, #0xe80
  412ffc:	bl	401c10 <fwrite@plt>
  413000:	ldr	x3, [sp, #24]
  413004:	mov	x2, #0x3a                  	// #58
  413008:	mov	x1, #0x1                   	// #1
  41300c:	adrp	x0, 417000 <ferror@plt+0x152d0>
  413010:	add	x0, x0, #0xeb8
  413014:	bl	401c10 <fwrite@plt>
  413018:	ldr	x3, [sp, #24]
  41301c:	mov	x2, #0x12                  	// #18
  413020:	mov	x1, #0x1                   	// #1
  413024:	adrp	x0, 417000 <ferror@plt+0x152d0>
  413028:	add	x0, x0, #0xef8
  41302c:	bl	401c10 <fwrite@plt>
  413030:	ldr	x1, [sp, #24]
  413034:	mov	w0, #0xa                   	// #10
  413038:	bl	401960 <fputc@plt>
  41303c:	ldr	x3, [sp, #24]
  413040:	mov	x2, #0x39                  	// #57
  413044:	mov	x1, #0x1                   	// #1
  413048:	adrp	x0, 417000 <ferror@plt+0x152d0>
  41304c:	add	x0, x0, #0xf10
  413050:	bl	401c10 <fwrite@plt>
  413054:	ldr	x3, [sp, #24]
  413058:	mov	x2, #0x35                  	// #53
  41305c:	mov	x1, #0x1                   	// #1
  413060:	adrp	x0, 417000 <ferror@plt+0x152d0>
  413064:	add	x0, x0, #0xf50
  413068:	bl	401c10 <fwrite@plt>
  41306c:	ldr	x3, [sp, #24]
  413070:	mov	x2, #0x3b                  	// #59
  413074:	mov	x1, #0x1                   	// #1
  413078:	adrp	x0, 417000 <ferror@plt+0x152d0>
  41307c:	add	x0, x0, #0xf88
  413080:	bl	401c10 <fwrite@plt>
  413084:	ldr	x3, [sp, #24]
  413088:	mov	x2, #0x17                  	// #23
  41308c:	mov	x1, #0x1                   	// #1
  413090:	adrp	x0, 417000 <ferror@plt+0x152d0>
  413094:	add	x0, x0, #0xfc8
  413098:	bl	401c10 <fwrite@plt>
  41309c:	ldr	x1, [sp, #24]
  4130a0:	mov	w0, #0xa                   	// #10
  4130a4:	bl	401960 <fputc@plt>
  4130a8:	ldr	x3, [sp, #24]
  4130ac:	mov	x2, #0x3a                  	// #58
  4130b0:	mov	x1, #0x1                   	// #1
  4130b4:	adrp	x0, 417000 <ferror@plt+0x152d0>
  4130b8:	add	x0, x0, #0xfe0
  4130bc:	bl	401c10 <fwrite@plt>
  4130c0:	ldr	x3, [sp, #24]
  4130c4:	mov	x2, #0x3a                  	// #58
  4130c8:	mov	x1, #0x1                   	// #1
  4130cc:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4130d0:	add	x0, x0, #0x20
  4130d4:	bl	401c10 <fwrite@plt>
  4130d8:	ldr	x3, [sp, #24]
  4130dc:	mov	x2, #0x24                  	// #36
  4130e0:	mov	x1, #0x1                   	// #1
  4130e4:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4130e8:	add	x0, x0, #0x60
  4130ec:	bl	401c10 <fwrite@plt>
  4130f0:	ldr	x1, [sp, #24]
  4130f4:	mov	w0, #0xa                   	// #10
  4130f8:	bl	401960 <fputc@plt>
  4130fc:	ldr	x3, [sp, #24]
  413100:	mov	x2, #0x3d                  	// #61
  413104:	mov	x1, #0x1                   	// #1
  413108:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41310c:	add	x0, x0, #0x88
  413110:	bl	401c10 <fwrite@plt>
  413114:	ldr	x3, [sp, #24]
  413118:	mov	x2, #0x32                  	// #50
  41311c:	mov	x1, #0x1                   	// #1
  413120:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413124:	add	x0, x0, #0xc8
  413128:	bl	401c10 <fwrite@plt>
  41312c:	ldr	x1, [sp, #24]
  413130:	mov	w0, #0xa                   	// #10
  413134:	bl	401960 <fputc@plt>
  413138:	ldr	x3, [sp, #24]
  41313c:	mov	x2, #0x35                  	// #53
  413140:	mov	x1, #0x1                   	// #1
  413144:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413148:	add	x0, x0, #0x100
  41314c:	bl	401c10 <fwrite@plt>
  413150:	ldr	x3, [sp, #24]
  413154:	mov	x2, #0x2d                  	// #45
  413158:	mov	x1, #0x1                   	// #1
  41315c:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413160:	add	x0, x0, #0x138
  413164:	bl	401c10 <fwrite@plt>
  413168:	ldr	x1, [sp, #24]
  41316c:	mov	w0, #0xa                   	// #10
  413170:	bl	401960 <fputc@plt>
  413174:	ldr	x1, [sp, #24]
  413178:	mov	w0, #0xa                   	// #10
  41317c:	bl	401960 <fputc@plt>
  413180:	ldr	x1, [sp, #24]
  413184:	mov	w0, #0xa                   	// #10
  413188:	bl	401960 <fputc@plt>
  41318c:	ldr	x3, [sp, #24]
  413190:	mov	x2, #0x1d                  	// #29
  413194:	mov	x1, #0x1                   	// #1
  413198:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41319c:	add	x0, x0, #0x168
  4131a0:	bl	401c10 <fwrite@plt>
  4131a4:	ldr	x1, [sp, #24]
  4131a8:	mov	w0, #0xa                   	// #10
  4131ac:	bl	401960 <fputc@plt>
  4131b0:	ldr	x3, [sp, #24]
  4131b4:	mov	x2, #0x3a                  	// #58
  4131b8:	mov	x1, #0x1                   	// #1
  4131bc:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4131c0:	add	x0, x0, #0x188
  4131c4:	bl	401c10 <fwrite@plt>
  4131c8:	ldr	x3, [sp, #24]
  4131cc:	mov	x2, #0x39                  	// #57
  4131d0:	mov	x1, #0x1                   	// #1
  4131d4:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4131d8:	add	x0, x0, #0x1c8
  4131dc:	bl	401c10 <fwrite@plt>
  4131e0:	ldr	x1, [sp, #24]
  4131e4:	mov	w0, #0xa                   	// #10
  4131e8:	bl	401960 <fputc@plt>
  4131ec:	ldr	x3, [sp, #24]
  4131f0:	mov	x2, #0xc                   	// #12
  4131f4:	mov	x1, #0x1                   	// #1
  4131f8:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4131fc:	add	x0, x0, #0x208
  413200:	bl	401c10 <fwrite@plt>
  413204:	ldr	x3, [sp, #24]
  413208:	mov	x2, #0x3d                  	// #61
  41320c:	mov	x1, #0x1                   	// #1
  413210:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413214:	add	x0, x0, #0x218
  413218:	bl	401c10 <fwrite@plt>
  41321c:	ldr	x3, [sp, #24]
  413220:	mov	x2, #0x34                  	// #52
  413224:	mov	x1, #0x1                   	// #1
  413228:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41322c:	add	x0, x0, #0x258
  413230:	bl	401c10 <fwrite@plt>
  413234:	ldr	x3, [sp, #24]
  413238:	mov	x2, #0x14                  	// #20
  41323c:	mov	x1, #0x1                   	// #1
  413240:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413244:	add	x0, x0, #0x290
  413248:	bl	401c10 <fwrite@plt>
  41324c:	ldr	x1, [sp, #24]
  413250:	mov	w0, #0xa                   	// #10
  413254:	bl	401960 <fputc@plt>
  413258:	ldr	x3, [sp, #24]
  41325c:	mov	x2, #0x3b                  	// #59
  413260:	mov	x1, #0x1                   	// #1
  413264:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413268:	add	x0, x0, #0x2a8
  41326c:	bl	401c10 <fwrite@plt>
  413270:	ldr	x3, [sp, #24]
  413274:	mov	x2, #0x32                  	// #50
  413278:	mov	x1, #0x1                   	// #1
  41327c:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413280:	add	x0, x0, #0x2e8
  413284:	bl	401c10 <fwrite@plt>
  413288:	ldr	x3, [sp, #24]
  41328c:	mov	x2, #0x2f                  	// #47
  413290:	mov	x1, #0x1                   	// #1
  413294:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413298:	add	x0, x0, #0x320
  41329c:	bl	401c10 <fwrite@plt>
  4132a0:	ldr	x1, [sp, #24]
  4132a4:	mov	w0, #0xa                   	// #10
  4132a8:	bl	401960 <fputc@plt>
  4132ac:	ldr	x3, [sp, #24]
  4132b0:	mov	x2, #0x3a                  	// #58
  4132b4:	mov	x1, #0x1                   	// #1
  4132b8:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4132bc:	add	x0, x0, #0x350
  4132c0:	bl	401c10 <fwrite@plt>
  4132c4:	ldr	x3, [sp, #24]
  4132c8:	mov	x2, #0x35                  	// #53
  4132cc:	mov	x1, #0x1                   	// #1
  4132d0:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4132d4:	add	x0, x0, #0x390
  4132d8:	bl	401c10 <fwrite@plt>
  4132dc:	ldr	x3, [sp, #24]
  4132e0:	mov	x2, #0x20                  	// #32
  4132e4:	mov	x1, #0x1                   	// #1
  4132e8:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4132ec:	add	x0, x0, #0x3c8
  4132f0:	bl	401c10 <fwrite@plt>
  4132f4:	ldr	x1, [sp, #24]
  4132f8:	mov	w0, #0xa                   	// #10
  4132fc:	bl	401960 <fputc@plt>
  413300:	ldr	x3, [sp, #24]
  413304:	mov	x2, #0x3b                  	// #59
  413308:	mov	x1, #0x1                   	// #1
  41330c:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413310:	add	x0, x0, #0x3f0
  413314:	bl	401c10 <fwrite@plt>
  413318:	ldr	x3, [sp, #24]
  41331c:	mov	x2, #0x29                  	// #41
  413320:	mov	x1, #0x1                   	// #1
  413324:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413328:	add	x0, x0, #0x430
  41332c:	bl	401c10 <fwrite@plt>
  413330:	ldr	x1, [sp, #24]
  413334:	mov	w0, #0xa                   	// #10
  413338:	bl	401960 <fputc@plt>
  41333c:	ldr	x3, [sp, #24]
  413340:	mov	x2, #0x3d                  	// #61
  413344:	mov	x1, #0x1                   	// #1
  413348:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41334c:	add	x0, x0, #0x460
  413350:	bl	401c10 <fwrite@plt>
  413354:	ldr	x3, [sp, #24]
  413358:	mov	x2, #0x24                  	// #36
  41335c:	mov	x1, #0x1                   	// #1
  413360:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413364:	add	x0, x0, #0x4a0
  413368:	bl	401c10 <fwrite@plt>
  41336c:	ldr	x1, [sp, #24]
  413370:	mov	w0, #0xa                   	// #10
  413374:	bl	401960 <fputc@plt>
  413378:	ldr	x1, [sp, #24]
  41337c:	mov	w0, #0xa                   	// #10
  413380:	bl	401960 <fputc@plt>
  413384:	ldr	x1, [sp, #24]
  413388:	mov	w0, #0xa                   	// #10
  41338c:	bl	401960 <fputc@plt>
  413390:	ldr	x3, [sp, #24]
  413394:	mov	x2, #0x35                  	// #53
  413398:	mov	x1, #0x1                   	// #1
  41339c:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4133a0:	add	x0, x0, #0x4c8
  4133a4:	bl	401c10 <fwrite@plt>
  4133a8:	ldr	x3, [sp, #24]
  4133ac:	mov	x2, #0x3b                  	// #59
  4133b0:	mov	x1, #0x1                   	// #1
  4133b4:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4133b8:	add	x0, x0, #0x500
  4133bc:	bl	401c10 <fwrite@plt>
  4133c0:	ldr	x3, [sp, #24]
  4133c4:	mov	x2, #0x3a                  	// #58
  4133c8:	mov	x1, #0x1                   	// #1
  4133cc:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4133d0:	add	x0, x0, #0x540
  4133d4:	bl	401c10 <fwrite@plt>
  4133d8:	ldr	x3, [sp, #24]
  4133dc:	mov	x2, #0x3b                  	// #59
  4133e0:	mov	x1, #0x1                   	// #1
  4133e4:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4133e8:	add	x0, x0, #0x580
  4133ec:	bl	401c10 <fwrite@plt>
  4133f0:	ldr	x3, [sp, #24]
  4133f4:	mov	x2, #0x3d                  	// #61
  4133f8:	mov	x1, #0x1                   	// #1
  4133fc:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413400:	add	x0, x0, #0x5c0
  413404:	bl	401c10 <fwrite@plt>
  413408:	ldr	x3, [sp, #24]
  41340c:	mov	x2, #0x1c                  	// #28
  413410:	mov	x1, #0x1                   	// #1
  413414:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413418:	add	x0, x0, #0x600
  41341c:	bl	401c10 <fwrite@plt>
  413420:	ldr	x1, [sp, #24]
  413424:	mov	w0, #0xa                   	// #10
  413428:	bl	401960 <fputc@plt>
  41342c:	ldr	x3, [sp, #24]
  413430:	mov	x2, #0x3c                  	// #60
  413434:	mov	x1, #0x1                   	// #1
  413438:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41343c:	add	x0, x0, #0x620
  413440:	bl	401c10 <fwrite@plt>
  413444:	ldr	x3, [sp, #24]
  413448:	mov	x2, #0x20                  	// #32
  41344c:	mov	x1, #0x1                   	// #1
  413450:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413454:	add	x0, x0, #0x660
  413458:	bl	401c10 <fwrite@plt>
  41345c:	ldr	x1, [sp, #24]
  413460:	mov	w0, #0xa                   	// #10
  413464:	bl	401960 <fputc@plt>
  413468:	ldr	x1, [sp, #24]
  41346c:	mov	w0, #0xa                   	// #10
  413470:	bl	401960 <fputc@plt>
  413474:	ldr	x1, [sp, #24]
  413478:	mov	w0, #0xa                   	// #10
  41347c:	bl	401960 <fputc@plt>
  413480:	ldr	x3, [sp, #24]
  413484:	mov	x2, #0x1a                  	// #26
  413488:	mov	x1, #0x1                   	// #1
  41348c:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413490:	add	x0, x0, #0x688
  413494:	bl	401c10 <fwrite@plt>
  413498:	ldr	x3, [sp, #24]
  41349c:	mov	x2, #0x37                  	// #55
  4134a0:	mov	x1, #0x1                   	// #1
  4134a4:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4134a8:	add	x0, x0, #0x6a8
  4134ac:	bl	401c10 <fwrite@plt>
  4134b0:	ldr	x3, [sp, #24]
  4134b4:	mov	x2, #0x3b                  	// #59
  4134b8:	mov	x1, #0x1                   	// #1
  4134bc:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4134c0:	add	x0, x0, #0x6e0
  4134c4:	bl	401c10 <fwrite@plt>
  4134c8:	ldr	x3, [sp, #24]
  4134cc:	mov	x2, #0x3c                  	// #60
  4134d0:	mov	x1, #0x1                   	// #1
  4134d4:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4134d8:	add	x0, x0, #0x720
  4134dc:	bl	401c10 <fwrite@plt>
  4134e0:	ldr	x3, [sp, #24]
  4134e4:	mov	x2, #0x34                  	// #52
  4134e8:	mov	x1, #0x1                   	// #1
  4134ec:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4134f0:	add	x0, x0, #0x760
  4134f4:	bl	401c10 <fwrite@plt>
  4134f8:	ldr	x3, [sp, #24]
  4134fc:	mov	x2, #0x2                   	// #2
  413500:	mov	x1, #0x1                   	// #1
  413504:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413508:	add	x0, x0, #0x798
  41350c:	bl	401c10 <fwrite@plt>
  413510:	ldr	x3, [sp, #24]
  413514:	mov	x2, #0x37                  	// #55
  413518:	mov	x1, #0x1                   	// #1
  41351c:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413520:	add	x0, x0, #0x7a0
  413524:	bl	401c10 <fwrite@plt>
  413528:	ldr	x1, [sp, #24]
  41352c:	mov	w0, #0xa                   	// #10
  413530:	bl	401960 <fputc@plt>
  413534:	ldr	x3, [sp, #24]
  413538:	mov	x2, #0x45                  	// #69
  41353c:	mov	x1, #0x1                   	// #1
  413540:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413544:	add	x0, x0, #0x7d8
  413548:	bl	401c10 <fwrite@plt>
  41354c:	ldr	x3, [sp, #24]
  413550:	mov	x2, #0x43                  	// #67
  413554:	mov	x1, #0x1                   	// #1
  413558:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41355c:	add	x0, x0, #0x820
  413560:	bl	401c10 <fwrite@plt>
  413564:	ldr	x3, [sp, #24]
  413568:	mov	x2, #0x26                  	// #38
  41356c:	mov	x1, #0x1                   	// #1
  413570:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413574:	add	x0, x0, #0x868
  413578:	bl	401c10 <fwrite@plt>
  41357c:	nop
  413580:	ldp	x29, x30, [sp], #32
  413584:	ret
  413588:	stp	x29, x30, [sp, #-32]!
  41358c:	mov	x29, sp
  413590:	str	x0, [sp, #24]
  413594:	ldr	x1, [sp, #24]
  413598:	mov	w0, #0xa                   	// #10
  41359c:	bl	401960 <fputc@plt>
  4135a0:	ldr	x3, [sp, #24]
  4135a4:	mov	x2, #0x46                  	// #70
  4135a8:	mov	x1, #0x1                   	// #1
  4135ac:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4135b0:	add	x0, x0, #0x890
  4135b4:	bl	401c10 <fwrite@plt>
  4135b8:	ldr	x3, [sp, #24]
  4135bc:	mov	x2, #0x43                  	// #67
  4135c0:	mov	x1, #0x1                   	// #1
  4135c4:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4135c8:	add	x0, x0, #0x8d8
  4135cc:	bl	401c10 <fwrite@plt>
  4135d0:	ldr	x1, [sp, #24]
  4135d4:	mov	w0, #0xa                   	// #10
  4135d8:	bl	401960 <fputc@plt>
  4135dc:	ldr	x3, [sp, #24]
  4135e0:	mov	x2, #0x48                  	// #72
  4135e4:	mov	x1, #0x1                   	// #1
  4135e8:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4135ec:	add	x0, x0, #0x920
  4135f0:	bl	401c10 <fwrite@plt>
  4135f4:	ldr	x3, [sp, #24]
  4135f8:	mov	x2, #0x42                  	// #66
  4135fc:	mov	x1, #0x1                   	// #1
  413600:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413604:	add	x0, x0, #0x970
  413608:	bl	401c10 <fwrite@plt>
  41360c:	ldr	x3, [sp, #24]
  413610:	mov	x2, #0x42                  	// #66
  413614:	mov	x1, #0x1                   	// #1
  413618:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41361c:	add	x0, x0, #0x9b8
  413620:	bl	401c10 <fwrite@plt>
  413624:	ldr	x3, [sp, #24]
  413628:	mov	x2, #0x3c                  	// #60
  41362c:	mov	x1, #0x1                   	// #1
  413630:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413634:	add	x0, x0, #0xa00
  413638:	bl	401c10 <fwrite@plt>
  41363c:	ldr	x3, [sp, #24]
  413640:	mov	x2, #0x12                  	// #18
  413644:	mov	x1, #0x1                   	// #1
  413648:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41364c:	add	x0, x0, #0xa40
  413650:	bl	401c10 <fwrite@plt>
  413654:	ldr	x3, [sp, #24]
  413658:	mov	x2, #0x3f                  	// #63
  41365c:	mov	x1, #0x1                   	// #1
  413660:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413664:	add	x0, x0, #0xa58
  413668:	bl	401c10 <fwrite@plt>
  41366c:	ldr	x3, [sp, #24]
  413670:	mov	x2, #0x28                  	// #40
  413674:	mov	x1, #0x1                   	// #1
  413678:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41367c:	add	x0, x0, #0xa98
  413680:	bl	401c10 <fwrite@plt>
  413684:	ldr	x3, [sp, #24]
  413688:	mov	x2, #0x3d                  	// #61
  41368c:	mov	x1, #0x1                   	// #1
  413690:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413694:	add	x0, x0, #0xac8
  413698:	bl	401c10 <fwrite@plt>
  41369c:	ldr	x3, [sp, #24]
  4136a0:	mov	x2, #0x3e                  	// #62
  4136a4:	mov	x1, #0x1                   	// #1
  4136a8:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4136ac:	add	x0, x0, #0xb08
  4136b0:	bl	401c10 <fwrite@plt>
  4136b4:	ldr	x1, [sp, #24]
  4136b8:	mov	w0, #0xa                   	// #10
  4136bc:	bl	401960 <fputc@plt>
  4136c0:	ldr	x3, [sp, #24]
  4136c4:	mov	x2, #0x46                  	// #70
  4136c8:	mov	x1, #0x1                   	// #1
  4136cc:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4136d0:	add	x0, x0, #0xb48
  4136d4:	bl	401c10 <fwrite@plt>
  4136d8:	ldr	x3, [sp, #24]
  4136dc:	mov	x2, #0x37                  	// #55
  4136e0:	mov	x1, #0x1                   	// #1
  4136e4:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4136e8:	add	x0, x0, #0xb90
  4136ec:	bl	401c10 <fwrite@plt>
  4136f0:	ldr	x3, [sp, #24]
  4136f4:	mov	x2, #0x3c                  	// #60
  4136f8:	mov	x1, #0x1                   	// #1
  4136fc:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413700:	add	x0, x0, #0xbc8
  413704:	bl	401c10 <fwrite@plt>
  413708:	ldr	x3, [sp, #24]
  41370c:	mov	x2, #0x29                  	// #41
  413710:	mov	x1, #0x1                   	// #1
  413714:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413718:	add	x0, x0, #0xc08
  41371c:	bl	401c10 <fwrite@plt>
  413720:	ldr	x1, [sp, #24]
  413724:	mov	w0, #0xa                   	// #10
  413728:	bl	401960 <fputc@plt>
  41372c:	ldr	x3, [sp, #24]
  413730:	mov	x2, #0x43                  	// #67
  413734:	mov	x1, #0x1                   	// #1
  413738:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41373c:	add	x0, x0, #0xc38
  413740:	bl	401c10 <fwrite@plt>
  413744:	ldr	x1, [sp, #24]
  413748:	mov	w0, #0xa                   	// #10
  41374c:	bl	401960 <fputc@plt>
  413750:	ldr	x3, [sp, #24]
  413754:	mov	x2, #0x44                  	// #68
  413758:	mov	x1, #0x1                   	// #1
  41375c:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413760:	add	x0, x0, #0xc80
  413764:	bl	401c10 <fwrite@plt>
  413768:	ldr	x3, [sp, #24]
  41376c:	mov	x2, #0x1c                  	// #28
  413770:	mov	x1, #0x1                   	// #1
  413774:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413778:	add	x0, x0, #0xcc8
  41377c:	bl	401c10 <fwrite@plt>
  413780:	ldr	x1, [sp, #24]
  413784:	mov	w0, #0xa                   	// #10
  413788:	bl	401960 <fputc@plt>
  41378c:	ldr	x3, [sp, #24]
  413790:	mov	x2, #0x41                  	// #65
  413794:	mov	x1, #0x1                   	// #1
  413798:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41379c:	add	x0, x0, #0xce8
  4137a0:	bl	401c10 <fwrite@plt>
  4137a4:	ldr	x3, [sp, #24]
  4137a8:	mov	x2, #0x38                  	// #56
  4137ac:	mov	x1, #0x1                   	// #1
  4137b0:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4137b4:	add	x0, x0, #0xd30
  4137b8:	bl	401c10 <fwrite@plt>
  4137bc:	ldr	x3, [sp, #24]
  4137c0:	mov	x2, #0x38                  	// #56
  4137c4:	mov	x1, #0x1                   	// #1
  4137c8:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4137cc:	add	x0, x0, #0xd70
  4137d0:	bl	401c10 <fwrite@plt>
  4137d4:	ldr	x3, [sp, #24]
  4137d8:	mov	x2, #0x2b                  	// #43
  4137dc:	mov	x1, #0x1                   	// #1
  4137e0:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4137e4:	add	x0, x0, #0xdb0
  4137e8:	bl	401c10 <fwrite@plt>
  4137ec:	ldr	x1, [sp, #24]
  4137f0:	mov	w0, #0xa                   	// #10
  4137f4:	bl	401960 <fputc@plt>
  4137f8:	ldr	x3, [sp, #24]
  4137fc:	mov	x2, #0x41                  	// #65
  413800:	mov	x1, #0x1                   	// #1
  413804:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413808:	add	x0, x0, #0xde0
  41380c:	bl	401c10 <fwrite@plt>
  413810:	ldr	x3, [sp, #24]
  413814:	mov	x2, #0x36                  	// #54
  413818:	mov	x1, #0x1                   	// #1
  41381c:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413820:	add	x0, x0, #0xe28
  413824:	bl	401c10 <fwrite@plt>
  413828:	ldr	x3, [sp, #24]
  41382c:	mov	x2, #0x31                  	// #49
  413830:	mov	x1, #0x1                   	// #1
  413834:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413838:	add	x0, x0, #0xe60
  41383c:	bl	401c10 <fwrite@plt>
  413840:	ldr	x3, [sp, #24]
  413844:	mov	x2, #0x28                  	// #40
  413848:	mov	x1, #0x1                   	// #1
  41384c:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413850:	add	x0, x0, #0xe98
  413854:	bl	401c10 <fwrite@plt>
  413858:	ldr	x1, [sp, #24]
  41385c:	mov	w0, #0xa                   	// #10
  413860:	bl	401960 <fputc@plt>
  413864:	ldr	x1, [sp, #24]
  413868:	mov	w0, #0xa                   	// #10
  41386c:	bl	401960 <fputc@plt>
  413870:	ldr	x3, [sp, #24]
  413874:	mov	x2, #0x45                  	// #69
  413878:	mov	x1, #0x1                   	// #1
  41387c:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413880:	add	x0, x0, #0xec8
  413884:	bl	401c10 <fwrite@plt>
  413888:	ldr	x1, [sp, #24]
  41388c:	mov	w0, #0xa                   	// #10
  413890:	bl	401960 <fputc@plt>
  413894:	ldr	x3, [sp, #24]
  413898:	mov	x2, #0x42                  	// #66
  41389c:	mov	x1, #0x1                   	// #1
  4138a0:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4138a4:	add	x0, x0, #0xf10
  4138a8:	bl	401c10 <fwrite@plt>
  4138ac:	ldr	x3, [sp, #24]
  4138b0:	mov	x2, #0x26                  	// #38
  4138b4:	mov	x1, #0x1                   	// #1
  4138b8:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4138bc:	add	x0, x0, #0xf58
  4138c0:	bl	401c10 <fwrite@plt>
  4138c4:	ldr	x1, [sp, #24]
  4138c8:	mov	w0, #0xa                   	// #10
  4138cc:	bl	401960 <fputc@plt>
  4138d0:	ldr	x3, [sp, #24]
  4138d4:	mov	x2, #0x42                  	// #66
  4138d8:	mov	x1, #0x1                   	// #1
  4138dc:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4138e0:	add	x0, x0, #0xf80
  4138e4:	bl	401c10 <fwrite@plt>
  4138e8:	ldr	x3, [sp, #24]
  4138ec:	mov	x2, #0x2c                  	// #44
  4138f0:	mov	x1, #0x1                   	// #1
  4138f4:	adrp	x0, 418000 <ferror@plt+0x162d0>
  4138f8:	add	x0, x0, #0xfc8
  4138fc:	bl	401c10 <fwrite@plt>
  413900:	ldr	x1, [sp, #24]
  413904:	mov	w0, #0xa                   	// #10
  413908:	bl	401960 <fputc@plt>
  41390c:	ldr	x3, [sp, #24]
  413910:	mov	x2, #0x3f                  	// #63
  413914:	mov	x1, #0x1                   	// #1
  413918:	adrp	x0, 418000 <ferror@plt+0x162d0>
  41391c:	add	x0, x0, #0xff8
  413920:	bl	401c10 <fwrite@plt>
  413924:	ldr	x3, [sp, #24]
  413928:	mov	x2, #0x36                  	// #54
  41392c:	mov	x1, #0x1                   	// #1
  413930:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413934:	add	x0, x0, #0x38
  413938:	bl	401c10 <fwrite@plt>
  41393c:	ldr	x3, [sp, #24]
  413940:	mov	x2, #0x37                  	// #55
  413944:	mov	x1, #0x1                   	// #1
  413948:	adrp	x0, 419000 <ferror@plt+0x172d0>
  41394c:	add	x0, x0, #0x70
  413950:	bl	401c10 <fwrite@plt>
  413954:	ldr	x3, [sp, #24]
  413958:	mov	x2, #0x28                  	// #40
  41395c:	mov	x1, #0x1                   	// #1
  413960:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413964:	add	x0, x0, #0xa8
  413968:	bl	401c10 <fwrite@plt>
  41396c:	ldr	x1, [sp, #24]
  413970:	mov	w0, #0xa                   	// #10
  413974:	bl	401960 <fputc@plt>
  413978:	ldr	x3, [sp, #24]
  41397c:	mov	x2, #0x3e                  	// #62
  413980:	mov	x1, #0x1                   	// #1
  413984:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413988:	add	x0, x0, #0xd8
  41398c:	bl	401c10 <fwrite@plt>
  413990:	ldr	x3, [sp, #24]
  413994:	mov	x2, #0x32                  	// #50
  413998:	mov	x1, #0x1                   	// #1
  41399c:	adrp	x0, 419000 <ferror@plt+0x172d0>
  4139a0:	add	x0, x0, #0x118
  4139a4:	bl	401c10 <fwrite@plt>
  4139a8:	ldr	x3, [sp, #24]
  4139ac:	mov	x2, #0x39                  	// #57
  4139b0:	mov	x1, #0x1                   	// #1
  4139b4:	adrp	x0, 419000 <ferror@plt+0x172d0>
  4139b8:	add	x0, x0, #0x150
  4139bc:	bl	401c10 <fwrite@plt>
  4139c0:	ldr	x3, [sp, #24]
  4139c4:	mov	x2, #0x21                  	// #33
  4139c8:	mov	x1, #0x1                   	// #1
  4139cc:	adrp	x0, 419000 <ferror@plt+0x172d0>
  4139d0:	add	x0, x0, #0x190
  4139d4:	bl	401c10 <fwrite@plt>
  4139d8:	ldr	x1, [sp, #24]
  4139dc:	mov	w0, #0xa                   	// #10
  4139e0:	bl	401960 <fputc@plt>
  4139e4:	ldr	x3, [sp, #24]
  4139e8:	mov	x2, #0x3f                  	// #63
  4139ec:	mov	x1, #0x1                   	// #1
  4139f0:	adrp	x0, 419000 <ferror@plt+0x172d0>
  4139f4:	add	x0, x0, #0x1b8
  4139f8:	bl	401c10 <fwrite@plt>
  4139fc:	ldr	x3, [sp, #24]
  413a00:	mov	x2, #0x43                  	// #67
  413a04:	mov	x1, #0x1                   	// #1
  413a08:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413a0c:	add	x0, x0, #0x1f8
  413a10:	bl	401c10 <fwrite@plt>
  413a14:	ldr	x3, [sp, #24]
  413a18:	mov	x2, #0x13                  	// #19
  413a1c:	mov	x1, #0x1                   	// #1
  413a20:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413a24:	add	x0, x0, #0x240
  413a28:	bl	401c10 <fwrite@plt>
  413a2c:	ldr	x1, [sp, #24]
  413a30:	mov	w0, #0xa                   	// #10
  413a34:	bl	401960 <fputc@plt>
  413a38:	ldr	x3, [sp, #24]
  413a3c:	mov	x2, #0x46                  	// #70
  413a40:	mov	x1, #0x1                   	// #1
  413a44:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413a48:	add	x0, x0, #0x258
  413a4c:	bl	401c10 <fwrite@plt>
  413a50:	ldr	x1, [sp, #24]
  413a54:	mov	w0, #0xa                   	// #10
  413a58:	bl	401960 <fputc@plt>
  413a5c:	ldr	x3, [sp, #24]
  413a60:	mov	x2, #0x42                  	// #66
  413a64:	mov	x1, #0x1                   	// #1
  413a68:	adrp	x0, 418000 <ferror@plt+0x162d0>
  413a6c:	add	x0, x0, #0xf10
  413a70:	bl	401c10 <fwrite@plt>
  413a74:	ldr	x3, [sp, #24]
  413a78:	mov	x2, #0x24                  	// #36
  413a7c:	mov	x1, #0x1                   	// #1
  413a80:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413a84:	add	x0, x0, #0x2a0
  413a88:	bl	401c10 <fwrite@plt>
  413a8c:	ldr	x1, [sp, #24]
  413a90:	mov	w0, #0xa                   	// #10
  413a94:	bl	401960 <fputc@plt>
  413a98:	ldr	x3, [sp, #24]
  413a9c:	mov	x2, #0x46                  	// #70
  413aa0:	mov	x1, #0x1                   	// #1
  413aa4:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413aa8:	add	x0, x0, #0x2c8
  413aac:	bl	401c10 <fwrite@plt>
  413ab0:	ldr	x3, [sp, #24]
  413ab4:	mov	x2, #0x24                  	// #36
  413ab8:	mov	x1, #0x1                   	// #1
  413abc:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413ac0:	add	x0, x0, #0x310
  413ac4:	bl	401c10 <fwrite@plt>
  413ac8:	ldr	x1, [sp, #24]
  413acc:	mov	w0, #0xa                   	// #10
  413ad0:	bl	401960 <fputc@plt>
  413ad4:	ldr	x3, [sp, #24]
  413ad8:	mov	x2, #0x3c                  	// #60
  413adc:	mov	x1, #0x1                   	// #1
  413ae0:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413ae4:	add	x0, x0, #0x338
  413ae8:	bl	401c10 <fwrite@plt>
  413aec:	ldr	x3, [sp, #24]
  413af0:	mov	x2, #0x35                  	// #53
  413af4:	mov	x1, #0x1                   	// #1
  413af8:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413afc:	add	x0, x0, #0x378
  413b00:	bl	401c10 <fwrite@plt>
  413b04:	ldr	x3, [sp, #24]
  413b08:	mov	x2, #0x34                  	// #52
  413b0c:	mov	x1, #0x1                   	// #1
  413b10:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413b14:	add	x0, x0, #0x3b0
  413b18:	bl	401c10 <fwrite@plt>
  413b1c:	ldr	x3, [sp, #24]
  413b20:	mov	x2, #0x26                  	// #38
  413b24:	mov	x1, #0x1                   	// #1
  413b28:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413b2c:	add	x0, x0, #0x3e8
  413b30:	bl	401c10 <fwrite@plt>
  413b34:	ldr	x1, [sp, #24]
  413b38:	mov	w0, #0xa                   	// #10
  413b3c:	bl	401960 <fputc@plt>
  413b40:	ldr	x3, [sp, #24]
  413b44:	mov	x2, #0x3c                  	// #60
  413b48:	mov	x1, #0x1                   	// #1
  413b4c:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413b50:	add	x0, x0, #0x410
  413b54:	bl	401c10 <fwrite@plt>
  413b58:	ldr	x3, [sp, #24]
  413b5c:	mov	x2, #0x31                  	// #49
  413b60:	mov	x1, #0x1                   	// #1
  413b64:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413b68:	add	x0, x0, #0x450
  413b6c:	bl	401c10 <fwrite@plt>
  413b70:	ldr	x3, [sp, #24]
  413b74:	mov	x2, #0x31                  	// #49
  413b78:	mov	x1, #0x1                   	// #1
  413b7c:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413b80:	add	x0, x0, #0x488
  413b84:	bl	401c10 <fwrite@plt>
  413b88:	ldr	x3, [sp, #24]
  413b8c:	mov	x2, #0x29                  	// #41
  413b90:	mov	x1, #0x1                   	// #1
  413b94:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413b98:	add	x0, x0, #0x4c0
  413b9c:	bl	401c10 <fwrite@plt>
  413ba0:	ldr	x1, [sp, #24]
  413ba4:	mov	w0, #0xa                   	// #10
  413ba8:	bl	401960 <fputc@plt>
  413bac:	ldr	x3, [sp, #24]
  413bb0:	mov	x2, #0x42                  	// #66
  413bb4:	mov	x1, #0x1                   	// #1
  413bb8:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413bbc:	add	x0, x0, #0x4f0
  413bc0:	bl	401c10 <fwrite@plt>
  413bc4:	ldr	x3, [sp, #24]
  413bc8:	mov	x2, #0x42                  	// #66
  413bcc:	mov	x1, #0x1                   	// #1
  413bd0:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413bd4:	add	x0, x0, #0x538
  413bd8:	bl	401c10 <fwrite@plt>
  413bdc:	ldr	x3, [sp, #24]
  413be0:	mov	x2, #0x40                  	// #64
  413be4:	mov	x1, #0x1                   	// #1
  413be8:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413bec:	add	x0, x0, #0x580
  413bf0:	bl	401c10 <fwrite@plt>
  413bf4:	ldr	x3, [sp, #24]
  413bf8:	mov	x2, #0x47                  	// #71
  413bfc:	mov	x1, #0x1                   	// #1
  413c00:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413c04:	add	x0, x0, #0x5c8
  413c08:	bl	401c10 <fwrite@plt>
  413c0c:	ldr	x3, [sp, #24]
  413c10:	mov	x2, #0x48                  	// #72
  413c14:	mov	x1, #0x1                   	// #1
  413c18:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413c1c:	add	x0, x0, #0x610
  413c20:	bl	401c10 <fwrite@plt>
  413c24:	ldr	x3, [sp, #24]
  413c28:	mov	x2, #0x45                  	// #69
  413c2c:	mov	x1, #0x1                   	// #1
  413c30:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413c34:	add	x0, x0, #0x660
  413c38:	bl	401c10 <fwrite@plt>
  413c3c:	ldr	x3, [sp, #24]
  413c40:	mov	x2, #0xc                   	// #12
  413c44:	mov	x1, #0x1                   	// #1
  413c48:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413c4c:	add	x0, x0, #0x6a8
  413c50:	bl	401c10 <fwrite@plt>
  413c54:	ldr	x3, [sp, #24]
  413c58:	mov	x2, #0x2                   	// #2
  413c5c:	mov	x1, #0x1                   	// #1
  413c60:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413c64:	add	x0, x0, #0x6b8
  413c68:	bl	401c10 <fwrite@plt>
  413c6c:	ldr	x3, [sp, #24]
  413c70:	mov	x2, #0x37                  	// #55
  413c74:	mov	x1, #0x1                   	// #1
  413c78:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413c7c:	add	x0, x0, #0x6c0
  413c80:	bl	401c10 <fwrite@plt>
  413c84:	ldr	x1, [sp, #24]
  413c88:	mov	w0, #0xa                   	// #10
  413c8c:	bl	401960 <fputc@plt>
  413c90:	ldr	x3, [sp, #24]
  413c94:	mov	x2, #0x45                  	// #69
  413c98:	mov	x1, #0x1                   	// #1
  413c9c:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413ca0:	add	x0, x0, #0x6f8
  413ca4:	bl	401c10 <fwrite@plt>
  413ca8:	ldr	x3, [sp, #24]
  413cac:	mov	x2, #0x43                  	// #67
  413cb0:	mov	x1, #0x1                   	// #1
  413cb4:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413cb8:	add	x0, x0, #0x740
  413cbc:	bl	401c10 <fwrite@plt>
  413cc0:	ldr	x3, [sp, #24]
  413cc4:	mov	x2, #0x26                  	// #38
  413cc8:	mov	x1, #0x1                   	// #1
  413ccc:	adrp	x0, 419000 <ferror@plt+0x172d0>
  413cd0:	add	x0, x0, #0x788
  413cd4:	bl	401c10 <fwrite@plt>
  413cd8:	nop
  413cdc:	ldp	x29, x30, [sp], #32
  413ce0:	ret
  413ce4:	stp	x29, x30, [sp, #-64]!
  413ce8:	mov	x29, sp
  413cec:	str	x19, [sp, #16]
  413cf0:	str	x0, [sp, #40]
  413cf4:	ldr	x0, [sp, #40]
  413cf8:	cmp	x0, #0x0
  413cfc:	b.ne	413d08 <ferror@plt+0x11fd8>  // b.any
  413d00:	mov	x0, #0x0                   	// #0
  413d04:	b	413dc8 <ferror@plt+0x12098>
  413d08:	str	wzr, [sp, #60]
  413d0c:	b	413d1c <ferror@plt+0x11fec>
  413d10:	ldr	w0, [sp, #60]
  413d14:	add	w0, w0, #0x1
  413d18:	str	w0, [sp, #60]
  413d1c:	ldrsw	x0, [sp, #60]
  413d20:	lsl	x0, x0, #3
  413d24:	ldr	x1, [sp, #40]
  413d28:	add	x0, x1, x0
  413d2c:	ldr	x0, [x0]
  413d30:	cmp	x0, #0x0
  413d34:	b.ne	413d10 <ferror@plt+0x11fe0>  // b.any
  413d38:	ldr	w0, [sp, #60]
  413d3c:	add	w0, w0, #0x1
  413d40:	sxtw	x0, w0
  413d44:	lsl	x0, x0, #3
  413d48:	bl	401a90 <xmalloc@plt>
  413d4c:	str	x0, [sp, #48]
  413d50:	str	wzr, [sp, #60]
  413d54:	b	413d94 <ferror@plt+0x12064>
  413d58:	ldrsw	x0, [sp, #60]
  413d5c:	lsl	x0, x0, #3
  413d60:	ldr	x1, [sp, #40]
  413d64:	add	x0, x1, x0
  413d68:	ldr	x2, [x0]
  413d6c:	ldrsw	x0, [sp, #60]
  413d70:	lsl	x0, x0, #3
  413d74:	ldr	x1, [sp, #48]
  413d78:	add	x19, x1, x0
  413d7c:	mov	x0, x2
  413d80:	bl	401ab0 <xstrdup@plt>
  413d84:	str	x0, [x19]
  413d88:	ldr	w0, [sp, #60]
  413d8c:	add	w0, w0, #0x1
  413d90:	str	w0, [sp, #60]
  413d94:	ldrsw	x0, [sp, #60]
  413d98:	lsl	x0, x0, #3
  413d9c:	ldr	x1, [sp, #40]
  413da0:	add	x0, x1, x0
  413da4:	ldr	x0, [x0]
  413da8:	cmp	x0, #0x0
  413dac:	b.ne	413d58 <ferror@plt+0x12028>  // b.any
  413db0:	ldrsw	x0, [sp, #60]
  413db4:	lsl	x0, x0, #3
  413db8:	ldr	x1, [sp, #48]
  413dbc:	add	x0, x1, x0
  413dc0:	str	xzr, [x0]
  413dc4:	ldr	x0, [sp, #48]
  413dc8:	ldr	x19, [sp, #16]
  413dcc:	ldp	x29, x30, [sp], #64
  413dd0:	ret
  413dd4:	stp	x29, x30, [sp, #-48]!
  413dd8:	mov	x29, sp
  413ddc:	str	x19, [sp, #16]
  413de0:	str	x0, [sp, #40]
  413de4:	ldr	x0, [sp, #40]
  413de8:	cmp	x0, #0x0
  413dec:	b.eq	413e18 <ferror@plt+0x120e8>  // b.none
  413df0:	ldr	x19, [sp, #40]
  413df4:	b	413e04 <ferror@plt+0x120d4>
  413df8:	ldr	x0, [x19]
  413dfc:	bl	401bd0 <free@plt>
  413e00:	add	x19, x19, #0x8
  413e04:	ldr	x0, [x19]
  413e08:	cmp	x0, #0x0
  413e0c:	b.ne	413df8 <ferror@plt+0x120c8>  // b.any
  413e10:	ldr	x0, [sp, #40]
  413e14:	bl	401bd0 <free@plt>
  413e18:	nop
  413e1c:	ldr	x19, [sp, #16]
  413e20:	ldp	x29, x30, [sp], #48
  413e24:	ret
  413e28:	sub	sp, sp, #0x10
  413e2c:	str	x0, [sp, #8]
  413e30:	b	413e48 <ferror@plt+0x12118>
  413e34:	ldr	x0, [sp, #8]
  413e38:	ldr	x0, [x0]
  413e3c:	add	x1, x0, #0x1
  413e40:	ldr	x0, [sp, #8]
  413e44:	str	x1, [x0]
  413e48:	ldr	x0, [sp, #8]
  413e4c:	ldr	x0, [x0]
  413e50:	ldrb	w0, [x0]
  413e54:	mov	w1, w0
  413e58:	adrp	x0, 42b000 <ferror@plt+0x292d0>
  413e5c:	ldr	x0, [x0, #4056]
  413e60:	sxtw	x1, w1
  413e64:	ldrh	w0, [x0, x1, lsl #1]
  413e68:	and	w0, w0, #0x40
  413e6c:	cmp	w0, #0x0
  413e70:	b.ne	413e34 <ferror@plt+0x12104>  // b.any
  413e74:	nop
  413e78:	nop
  413e7c:	add	sp, sp, #0x10
  413e80:	ret
  413e84:	sub	sp, sp, #0x10
  413e88:	str	x0, [sp, #8]
  413e8c:	b	413e9c <ferror@plt+0x1216c>
  413e90:	ldr	x0, [sp, #8]
  413e94:	add	x0, x0, #0x1
  413e98:	str	x0, [sp, #8]
  413e9c:	ldr	x0, [sp, #8]
  413ea0:	ldrb	w0, [x0]
  413ea4:	cmp	w0, #0x0
  413ea8:	b.eq	413ed4 <ferror@plt+0x121a4>  // b.none
  413eac:	ldr	x0, [sp, #8]
  413eb0:	ldrb	w0, [x0]
  413eb4:	mov	w1, w0
  413eb8:	adrp	x0, 42b000 <ferror@plt+0x292d0>
  413ebc:	ldr	x0, [x0, #4056]
  413ec0:	sxtw	x1, w1
  413ec4:	ldrh	w0, [x0, x1, lsl #1]
  413ec8:	and	w0, w0, #0x40
  413ecc:	cmp	w0, #0x0
  413ed0:	b.ne	413e90 <ferror@plt+0x12160>  // b.any
  413ed4:	ldr	x0, [sp, #8]
  413ed8:	ldrb	w0, [x0]
  413edc:	cmp	w0, #0x0
  413ee0:	cset	w0, eq  // eq = none
  413ee4:	and	w0, w0, #0xff
  413ee8:	add	sp, sp, #0x10
  413eec:	ret
  413ef0:	stp	x29, x30, [sp, #-112]!
  413ef4:	mov	x29, sp
  413ef8:	str	x19, [sp, #16]
  413efc:	str	x0, [sp, #40]
  413f00:	str	wzr, [sp, #100]
  413f04:	str	wzr, [sp, #96]
  413f08:	str	wzr, [sp, #92]
  413f0c:	str	wzr, [sp, #88]
  413f10:	str	wzr, [sp, #84]
  413f14:	str	xzr, [sp, #72]
  413f18:	ldr	x0, [sp, #40]
  413f1c:	cmp	x0, #0x0
  413f20:	b.eq	4141b8 <ferror@plt+0x12488>  // b.none
  413f24:	ldr	x0, [sp, #40]
  413f28:	bl	401900 <strlen@plt>
  413f2c:	add	x0, x0, #0x1
  413f30:	bl	401a90 <xmalloc@plt>
  413f34:	str	x0, [sp, #56]
  413f38:	add	x0, sp, #0x28
  413f3c:	bl	413e28 <ferror@plt+0x120f8>
  413f40:	ldr	w0, [sp, #84]
  413f44:	cmp	w0, #0x0
  413f48:	b.eq	413f60 <ferror@plt+0x12230>  // b.none
  413f4c:	ldr	w0, [sp, #84]
  413f50:	sub	w0, w0, #0x1
  413f54:	ldr	w1, [sp, #88]
  413f58:	cmp	w1, w0
  413f5c:	b.lt	413fc8 <ferror@plt+0x12298>  // b.tstop
  413f60:	ldr	x0, [sp, #72]
  413f64:	cmp	x0, #0x0
  413f68:	b.ne	413f88 <ferror@plt+0x12258>  // b.any
  413f6c:	mov	w0, #0x8                   	// #8
  413f70:	str	w0, [sp, #84]
  413f74:	ldrsw	x0, [sp, #84]
  413f78:	lsl	x0, x0, #3
  413f7c:	bl	401a90 <xmalloc@plt>
  413f80:	str	x0, [sp, #64]
  413f84:	b	413fac <ferror@plt+0x1227c>
  413f88:	ldr	w0, [sp, #84]
  413f8c:	lsl	w0, w0, #1
  413f90:	str	w0, [sp, #84]
  413f94:	ldrsw	x0, [sp, #84]
  413f98:	lsl	x0, x0, #3
  413f9c:	mov	x1, x0
  413fa0:	ldr	x0, [sp, #72]
  413fa4:	bl	401a00 <xrealloc@plt>
  413fa8:	str	x0, [sp, #64]
  413fac:	ldr	x0, [sp, #64]
  413fb0:	str	x0, [sp, #72]
  413fb4:	ldrsw	x0, [sp, #88]
  413fb8:	lsl	x0, x0, #3
  413fbc:	ldr	x1, [sp, #72]
  413fc0:	add	x0, x1, x0
  413fc4:	str	xzr, [x0]
  413fc8:	ldr	x0, [sp, #56]
  413fcc:	str	x0, [sp, #104]
  413fd0:	b	414144 <ferror@plt+0x12414>
  413fd4:	ldr	x0, [sp, #40]
  413fd8:	ldrb	w0, [x0]
  413fdc:	mov	w1, w0
  413fe0:	adrp	x0, 42b000 <ferror@plt+0x292d0>
  413fe4:	ldr	x0, [x0, #4056]
  413fe8:	sxtw	x1, w1
  413fec:	ldrh	w0, [x0, x1, lsl #1]
  413ff0:	and	w0, w0, #0x40
  413ff4:	cmp	w0, #0x0
  413ff8:	b.eq	414020 <ferror@plt+0x122f0>  // b.none
  413ffc:	ldr	w0, [sp, #100]
  414000:	cmp	w0, #0x0
  414004:	b.ne	414020 <ferror@plt+0x122f0>  // b.any
  414008:	ldr	w0, [sp, #96]
  41400c:	cmp	w0, #0x0
  414010:	b.ne	414020 <ferror@plt+0x122f0>  // b.any
  414014:	ldr	w0, [sp, #92]
  414018:	cmp	w0, #0x0
  41401c:	b.eq	414154 <ferror@plt+0x12424>  // b.none
  414020:	ldr	w0, [sp, #92]
  414024:	cmp	w0, #0x0
  414028:	b.eq	41404c <ferror@plt+0x1231c>  // b.none
  41402c:	str	wzr, [sp, #92]
  414030:	ldr	x1, [sp, #40]
  414034:	ldr	x0, [sp, #104]
  414038:	add	x2, x0, #0x1
  41403c:	str	x2, [sp, #104]
  414040:	ldrb	w1, [x1]
  414044:	strb	w1, [x0]
  414048:	b	414138 <ferror@plt+0x12408>
  41404c:	ldr	x0, [sp, #40]
  414050:	ldrb	w0, [x0]
  414054:	cmp	w0, #0x5c
  414058:	b.ne	414068 <ferror@plt+0x12338>  // b.any
  41405c:	mov	w0, #0x1                   	// #1
  414060:	str	w0, [sp, #92]
  414064:	b	414138 <ferror@plt+0x12408>
  414068:	ldr	w0, [sp, #100]
  41406c:	cmp	w0, #0x0
  414070:	b.eq	4140a8 <ferror@plt+0x12378>  // b.none
  414074:	ldr	x0, [sp, #40]
  414078:	ldrb	w0, [x0]
  41407c:	cmp	w0, #0x27
  414080:	b.ne	41408c <ferror@plt+0x1235c>  // b.any
  414084:	str	wzr, [sp, #100]
  414088:	b	414138 <ferror@plt+0x12408>
  41408c:	ldr	x1, [sp, #40]
  414090:	ldr	x0, [sp, #104]
  414094:	add	x2, x0, #0x1
  414098:	str	x2, [sp, #104]
  41409c:	ldrb	w1, [x1]
  4140a0:	strb	w1, [x0]
  4140a4:	b	414138 <ferror@plt+0x12408>
  4140a8:	ldr	w0, [sp, #96]
  4140ac:	cmp	w0, #0x0
  4140b0:	b.eq	4140e8 <ferror@plt+0x123b8>  // b.none
  4140b4:	ldr	x0, [sp, #40]
  4140b8:	ldrb	w0, [x0]
  4140bc:	cmp	w0, #0x22
  4140c0:	b.ne	4140cc <ferror@plt+0x1239c>  // b.any
  4140c4:	str	wzr, [sp, #96]
  4140c8:	b	414138 <ferror@plt+0x12408>
  4140cc:	ldr	x1, [sp, #40]
  4140d0:	ldr	x0, [sp, #104]
  4140d4:	add	x2, x0, #0x1
  4140d8:	str	x2, [sp, #104]
  4140dc:	ldrb	w1, [x1]
  4140e0:	strb	w1, [x0]
  4140e4:	b	414138 <ferror@plt+0x12408>
  4140e8:	ldr	x0, [sp, #40]
  4140ec:	ldrb	w0, [x0]
  4140f0:	cmp	w0, #0x27
  4140f4:	b.ne	414104 <ferror@plt+0x123d4>  // b.any
  4140f8:	mov	w0, #0x1                   	// #1
  4140fc:	str	w0, [sp, #100]
  414100:	b	414138 <ferror@plt+0x12408>
  414104:	ldr	x0, [sp, #40]
  414108:	ldrb	w0, [x0]
  41410c:	cmp	w0, #0x22
  414110:	b.ne	414120 <ferror@plt+0x123f0>  // b.any
  414114:	mov	w0, #0x1                   	// #1
  414118:	str	w0, [sp, #96]
  41411c:	b	414138 <ferror@plt+0x12408>
  414120:	ldr	x1, [sp, #40]
  414124:	ldr	x0, [sp, #104]
  414128:	add	x2, x0, #0x1
  41412c:	str	x2, [sp, #104]
  414130:	ldrb	w1, [x1]
  414134:	strb	w1, [x0]
  414138:	ldr	x0, [sp, #40]
  41413c:	add	x0, x0, #0x1
  414140:	str	x0, [sp, #40]
  414144:	ldr	x0, [sp, #40]
  414148:	ldrb	w0, [x0]
  41414c:	cmp	w0, #0x0
  414150:	b.ne	413fd4 <ferror@plt+0x122a4>  // b.any
  414154:	ldr	x0, [sp, #104]
  414158:	strb	wzr, [x0]
  41415c:	ldrsw	x0, [sp, #88]
  414160:	lsl	x0, x0, #3
  414164:	ldr	x1, [sp, #72]
  414168:	add	x19, x1, x0
  41416c:	ldr	x0, [sp, #56]
  414170:	bl	401ab0 <xstrdup@plt>
  414174:	str	x0, [x19]
  414178:	ldr	w0, [sp, #88]
  41417c:	add	w0, w0, #0x1
  414180:	str	w0, [sp, #88]
  414184:	ldrsw	x0, [sp, #88]
  414188:	lsl	x0, x0, #3
  41418c:	ldr	x1, [sp, #72]
  414190:	add	x0, x1, x0
  414194:	str	xzr, [x0]
  414198:	add	x0, sp, #0x28
  41419c:	bl	413e28 <ferror@plt+0x120f8>
  4141a0:	ldr	x0, [sp, #40]
  4141a4:	ldrb	w0, [x0]
  4141a8:	cmp	w0, #0x0
  4141ac:	b.ne	413f38 <ferror@plt+0x12208>  // b.any
  4141b0:	ldr	x0, [sp, #56]
  4141b4:	bl	401bd0 <free@plt>
  4141b8:	ldr	x0, [sp, #72]
  4141bc:	ldr	x19, [sp, #16]
  4141c0:	ldp	x29, x30, [sp], #112
  4141c4:	ret
  4141c8:	stp	x29, x30, [sp, #-64]!
  4141cc:	mov	x29, sp
  4141d0:	str	x0, [sp, #24]
  4141d4:	str	x1, [sp, #16]
  4141d8:	str	wzr, [sp, #60]
  4141dc:	ldr	x0, [sp, #16]
  4141e0:	cmp	x0, #0x0
  4141e4:	b.ne	4142d8 <ferror@plt+0x125a8>  // b.any
  4141e8:	mov	w0, #0x1                   	// #1
  4141ec:	b	4142f0 <ferror@plt+0x125c0>
  4141f0:	ldr	x0, [sp, #24]
  4141f4:	ldr	x0, [x0]
  4141f8:	str	x0, [sp, #48]
  4141fc:	b	41429c <ferror@plt+0x1256c>
  414200:	ldr	x0, [sp, #48]
  414204:	ldrb	w0, [x0]
  414208:	strb	w0, [sp, #47]
  41420c:	ldrb	w1, [sp, #47]
  414210:	adrp	x0, 42b000 <ferror@plt+0x292d0>
  414214:	ldr	x0, [x0, #4056]
  414218:	sxtw	x1, w1
  41421c:	ldrh	w0, [x0, x1, lsl #1]
  414220:	and	w0, w0, #0x40
  414224:	cmp	w0, #0x0
  414228:	b.ne	414250 <ferror@plt+0x12520>  // b.any
  41422c:	ldrb	w0, [sp, #47]
  414230:	cmp	w0, #0x5c
  414234:	b.eq	414250 <ferror@plt+0x12520>  // b.none
  414238:	ldrb	w0, [sp, #47]
  41423c:	cmp	w0, #0x27
  414240:	b.eq	414250 <ferror@plt+0x12520>  // b.none
  414244:	ldrb	w0, [sp, #47]
  414248:	cmp	w0, #0x22
  41424c:	b.ne	414270 <ferror@plt+0x12540>  // b.any
  414250:	ldr	x1, [sp, #16]
  414254:	mov	w0, #0x5c                  	// #92
  414258:	bl	401960 <fputc@plt>
  41425c:	cmn	w0, #0x1
  414260:	b.ne	414270 <ferror@plt+0x12540>  // b.any
  414264:	mov	w0, #0x1                   	// #1
  414268:	str	w0, [sp, #60]
  41426c:	b	4142ec <ferror@plt+0x125bc>
  414270:	ldrb	w0, [sp, #47]
  414274:	ldr	x1, [sp, #16]
  414278:	bl	401960 <fputc@plt>
  41427c:	cmn	w0, #0x1
  414280:	b.ne	414290 <ferror@plt+0x12560>  // b.any
  414284:	mov	w0, #0x1                   	// #1
  414288:	str	w0, [sp, #60]
  41428c:	b	4142ec <ferror@plt+0x125bc>
  414290:	ldr	x0, [sp, #48]
  414294:	add	x0, x0, #0x1
  414298:	str	x0, [sp, #48]
  41429c:	ldr	x0, [sp, #48]
  4142a0:	ldrb	w0, [x0]
  4142a4:	cmp	w0, #0x0
  4142a8:	b.ne	414200 <ferror@plt+0x124d0>  // b.any
  4142ac:	ldr	x1, [sp, #16]
  4142b0:	mov	w0, #0xa                   	// #10
  4142b4:	bl	401960 <fputc@plt>
  4142b8:	cmn	w0, #0x1
  4142bc:	b.ne	4142cc <ferror@plt+0x1259c>  // b.any
  4142c0:	mov	w0, #0x1                   	// #1
  4142c4:	str	w0, [sp, #60]
  4142c8:	b	4142ec <ferror@plt+0x125bc>
  4142cc:	ldr	x0, [sp, #24]
  4142d0:	add	x0, x0, #0x8
  4142d4:	str	x0, [sp, #24]
  4142d8:	ldr	x0, [sp, #24]
  4142dc:	ldr	x0, [x0]
  4142e0:	cmp	x0, #0x0
  4142e4:	b.ne	4141f0 <ferror@plt+0x124c0>  // b.any
  4142e8:	nop
  4142ec:	ldr	w0, [sp, #60]
  4142f0:	ldp	x29, x30, [sp], #64
  4142f4:	ret
  4142f8:	stp	x29, x30, [sp, #-240]!
  4142fc:	mov	x29, sp
  414300:	str	x0, [sp, #24]
  414304:	str	x1, [sp, #16]
  414308:	str	wzr, [sp, #236]
  41430c:	ldr	x0, [sp, #16]
  414310:	ldr	x0, [x0]
  414314:	str	x0, [sp, #208]
  414318:	mov	w0, #0x7d0                 	// #2000
  41431c:	str	w0, [sp, #232]
  414320:	b	4146b8 <ferror@plt+0x12988>
  414324:	ldr	x0, [sp, #16]
  414328:	ldr	x1, [x0]
  41432c:	ldrsw	x0, [sp, #236]
  414330:	lsl	x0, x0, #3
  414334:	add	x0, x1, x0
  414338:	ldr	x0, [x0]
  41433c:	str	x0, [sp, #200]
  414340:	ldr	x0, [sp, #200]
  414344:	ldrb	w0, [x0]
  414348:	cmp	w0, #0x40
  41434c:	b.ne	4146a4 <ferror@plt+0x12974>  // b.any
  414350:	ldr	w0, [sp, #232]
  414354:	sub	w0, w0, #0x1
  414358:	str	w0, [sp, #232]
  41435c:	ldr	w0, [sp, #232]
  414360:	cmp	w0, #0x0
  414364:	b.ne	41439c <ferror@plt+0x1266c>  // b.any
  414368:	adrp	x0, 42b000 <ferror@plt+0x292d0>
  41436c:	ldr	x0, [x0, #4048]
  414370:	ldr	x3, [x0]
  414374:	ldr	x0, [sp, #16]
  414378:	ldr	x0, [x0]
  41437c:	ldr	x0, [x0]
  414380:	mov	x2, x0
  414384:	adrp	x0, 419000 <ferror@plt+0x172d0>
  414388:	add	x1, x0, #0x7b0
  41438c:	mov	x0, x3
  414390:	bl	401d10 <fprintf@plt>
  414394:	mov	w0, #0x1                   	// #1
  414398:	bl	401c60 <xexit@plt>
  41439c:	ldr	x0, [sp, #200]
  4143a0:	add	x0, x0, #0x1
  4143a4:	add	x1, sp, #0x28
  4143a8:	bl	4147c8 <ferror@plt+0x12a98>
  4143ac:	cmp	w0, #0x0
  4143b0:	b.lt	4146ac <ferror@plt+0x1297c>  // b.tstop
  4143b4:	ldr	w0, [sp, #56]
  4143b8:	and	w0, w0, #0xf000
  4143bc:	cmp	w0, #0x4, lsl #12
  4143c0:	b.ne	4143f8 <ferror@plt+0x126c8>  // b.any
  4143c4:	adrp	x0, 42b000 <ferror@plt+0x292d0>
  4143c8:	ldr	x0, [x0, #4048]
  4143cc:	ldr	x3, [x0]
  4143d0:	ldr	x0, [sp, #16]
  4143d4:	ldr	x0, [x0]
  4143d8:	ldr	x0, [x0]
  4143dc:	mov	x2, x0
  4143e0:	adrp	x0, 419000 <ferror@plt+0x172d0>
  4143e4:	add	x1, x0, #0x7e0
  4143e8:	mov	x0, x3
  4143ec:	bl	401d10 <fprintf@plt>
  4143f0:	mov	w0, #0x1                   	// #1
  4143f4:	bl	401c60 <xexit@plt>
  4143f8:	ldr	x0, [sp, #200]
  4143fc:	add	x0, x0, #0x1
  414400:	str	x0, [sp, #200]
  414404:	adrp	x0, 419000 <ferror@plt+0x172d0>
  414408:	add	x1, x0, #0x810
  41440c:	ldr	x0, [sp, #200]
  414410:	bl	4019e0 <fopen@plt>
  414414:	str	x0, [sp, #192]
  414418:	ldr	x0, [sp, #192]
  41441c:	cmp	x0, #0x0
  414420:	b.eq	4146b4 <ferror@plt+0x12984>  // b.none
  414424:	mov	w2, #0x2                   	// #2
  414428:	mov	x1, #0x0                   	// #0
  41442c:	ldr	x0, [sp, #192]
  414430:	bl	401b30 <fseek@plt>
  414434:	cmn	w0, #0x1
  414438:	b.eq	41467c <ferror@plt+0x1294c>  // b.none
  41443c:	ldr	x0, [sp, #192]
  414440:	bl	401940 <ftell@plt>
  414444:	str	x0, [sp, #184]
  414448:	ldr	x0, [sp, #184]
  41444c:	cmn	x0, #0x1
  414450:	b.eq	414684 <ferror@plt+0x12954>  // b.none
  414454:	mov	w2, #0x0                   	// #0
  414458:	mov	x1, #0x0                   	// #0
  41445c:	ldr	x0, [sp, #192]
  414460:	bl	401b30 <fseek@plt>
  414464:	cmn	w0, #0x1
  414468:	b.eq	41468c <ferror@plt+0x1295c>  // b.none
  41446c:	ldr	x0, [sp, #184]
  414470:	add	x0, x0, #0x1
  414474:	bl	401a90 <xmalloc@plt>
  414478:	str	x0, [sp, #176]
  41447c:	ldr	x0, [sp, #184]
  414480:	ldr	x3, [sp, #192]
  414484:	mov	x2, x0
  414488:	mov	x1, #0x1                   	// #1
  41448c:	ldr	x0, [sp, #176]
  414490:	bl	401bb0 <fread@plt>
  414494:	str	x0, [sp, #168]
  414498:	ldr	x0, [sp, #184]
  41449c:	ldr	x1, [sp, #168]
  4144a0:	cmp	x1, x0
  4144a4:	b.eq	4144b8 <ferror@plt+0x12788>  // b.none
  4144a8:	ldr	x0, [sp, #192]
  4144ac:	bl	401d30 <ferror@plt>
  4144b0:	cmp	w0, #0x0
  4144b4:	b.ne	414694 <ferror@plt+0x12964>  // b.any
  4144b8:	ldr	x1, [sp, #176]
  4144bc:	ldr	x0, [sp, #168]
  4144c0:	add	x0, x1, x0
  4144c4:	strb	wzr, [x0]
  4144c8:	ldr	x0, [sp, #176]
  4144cc:	bl	413e84 <ferror@plt+0x12154>
  4144d0:	cmp	w0, #0x0
  4144d4:	b.eq	4144f0 <ferror@plt+0x127c0>  // b.none
  4144d8:	mov	x0, #0x8                   	// #8
  4144dc:	bl	401a90 <xmalloc@plt>
  4144e0:	str	x0, [sp, #224]
  4144e4:	ldr	x0, [sp, #224]
  4144e8:	str	xzr, [x0]
  4144ec:	b	4144fc <ferror@plt+0x127cc>
  4144f0:	ldr	x0, [sp, #176]
  4144f4:	bl	413ef0 <ferror@plt+0x121c0>
  4144f8:	str	x0, [sp, #224]
  4144fc:	ldr	x0, [sp, #16]
  414500:	ldr	x0, [x0]
  414504:	ldr	x1, [sp, #208]
  414508:	cmp	x1, x0
  41450c:	b.ne	414528 <ferror@plt+0x127f8>  // b.any
  414510:	ldr	x0, [sp, #16]
  414514:	ldr	x0, [x0]
  414518:	bl	413ce4 <ferror@plt+0x11fb4>
  41451c:	mov	x1, x0
  414520:	ldr	x0, [sp, #16]
  414524:	str	x1, [x0]
  414528:	str	xzr, [sp, #216]
  41452c:	b	41453c <ferror@plt+0x1280c>
  414530:	ldr	x0, [sp, #216]
  414534:	add	x0, x0, #0x1
  414538:	str	x0, [sp, #216]
  41453c:	ldr	x0, [sp, #216]
  414540:	lsl	x0, x0, #3
  414544:	ldr	x1, [sp, #224]
  414548:	add	x0, x1, x0
  41454c:	ldr	x0, [x0]
  414550:	cmp	x0, #0x0
  414554:	b.ne	414530 <ferror@plt+0x12800>  // b.any
  414558:	ldr	x0, [sp, #16]
  41455c:	ldr	x1, [x0]
  414560:	ldrsw	x0, [sp, #236]
  414564:	lsl	x0, x0, #3
  414568:	add	x0, x1, x0
  41456c:	ldr	x0, [x0]
  414570:	bl	401bd0 <free@plt>
  414574:	ldr	x0, [sp, #16]
  414578:	ldr	x2, [x0]
  41457c:	ldr	x0, [sp, #24]
  414580:	ldr	w0, [x0]
  414584:	sxtw	x1, w0
  414588:	ldr	x0, [sp, #216]
  41458c:	add	x0, x1, x0
  414590:	add	x0, x0, #0x1
  414594:	lsl	x0, x0, #3
  414598:	mov	x1, x0
  41459c:	mov	x0, x2
  4145a0:	bl	401a00 <xrealloc@plt>
  4145a4:	mov	x1, x0
  4145a8:	ldr	x0, [sp, #16]
  4145ac:	str	x1, [x0]
  4145b0:	ldr	x0, [sp, #16]
  4145b4:	ldr	x1, [x0]
  4145b8:	ldrsw	x2, [sp, #236]
  4145bc:	ldr	x0, [sp, #216]
  4145c0:	add	x0, x2, x0
  4145c4:	lsl	x0, x0, #3
  4145c8:	add	x3, x1, x0
  4145cc:	ldr	x0, [sp, #16]
  4145d0:	ldr	x1, [x0]
  4145d4:	ldrsw	x0, [sp, #236]
  4145d8:	add	x0, x0, #0x1
  4145dc:	lsl	x0, x0, #3
  4145e0:	add	x4, x1, x0
  4145e4:	ldr	x0, [sp, #24]
  4145e8:	ldr	w1, [x0]
  4145ec:	ldr	w0, [sp, #236]
  4145f0:	sub	w0, w1, w0
  4145f4:	sxtw	x0, w0
  4145f8:	lsl	x0, x0, #3
  4145fc:	mov	x2, x0
  414600:	mov	x1, x4
  414604:	mov	x0, x3
  414608:	bl	4018d0 <memmove@plt>
  41460c:	ldr	x0, [sp, #16]
  414610:	ldr	x1, [x0]
  414614:	ldrsw	x0, [sp, #236]
  414618:	lsl	x0, x0, #3
  41461c:	add	x3, x1, x0
  414620:	ldr	x0, [sp, #216]
  414624:	lsl	x0, x0, #3
  414628:	mov	x2, x0
  41462c:	ldr	x1, [sp, #224]
  414630:	mov	x0, x3
  414634:	bl	4018c0 <memcpy@plt>
  414638:	ldr	x0, [sp, #24]
  41463c:	ldr	w0, [x0]
  414640:	mov	w1, w0
  414644:	ldr	x0, [sp, #216]
  414648:	add	w0, w1, w0
  41464c:	sub	w0, w0, #0x1
  414650:	mov	w1, w0
  414654:	ldr	x0, [sp, #24]
  414658:	str	w1, [x0]
  41465c:	ldr	x0, [sp, #224]
  414660:	bl	401bd0 <free@plt>
  414664:	ldr	x0, [sp, #176]
  414668:	bl	401bd0 <free@plt>
  41466c:	ldr	w0, [sp, #236]
  414670:	sub	w0, w0, #0x1
  414674:	str	w0, [sp, #236]
  414678:	b	414698 <ferror@plt+0x12968>
  41467c:	nop
  414680:	b	414698 <ferror@plt+0x12968>
  414684:	nop
  414688:	b	414698 <ferror@plt+0x12968>
  41468c:	nop
  414690:	b	414698 <ferror@plt+0x12968>
  414694:	nop
  414698:	ldr	x0, [sp, #192]
  41469c:	bl	4019c0 <fclose@plt>
  4146a0:	b	4146b8 <ferror@plt+0x12988>
  4146a4:	nop
  4146a8:	b	4146b8 <ferror@plt+0x12988>
  4146ac:	nop
  4146b0:	b	4146b8 <ferror@plt+0x12988>
  4146b4:	nop
  4146b8:	ldr	w0, [sp, #236]
  4146bc:	add	w0, w0, #0x1
  4146c0:	str	w0, [sp, #236]
  4146c4:	ldr	x0, [sp, #24]
  4146c8:	ldr	w0, [x0]
  4146cc:	ldr	w1, [sp, #236]
  4146d0:	cmp	w1, w0
  4146d4:	b.lt	414324 <ferror@plt+0x125f4>  // b.tstop
  4146d8:	nop
  4146dc:	nop
  4146e0:	ldp	x29, x30, [sp], #240
  4146e4:	ret
  4146e8:	sub	sp, sp, #0x20
  4146ec:	str	x0, [sp, #8]
  4146f0:	ldr	x0, [sp, #8]
  4146f4:	cmp	x0, #0x0
  4146f8:	b.ne	414704 <ferror@plt+0x129d4>  // b.any
  4146fc:	mov	w0, #0x0                   	// #0
  414700:	b	414738 <ferror@plt+0x12a08>
  414704:	str	wzr, [sp, #28]
  414708:	b	414718 <ferror@plt+0x129e8>
  41470c:	ldr	w0, [sp, #28]
  414710:	add	w0, w0, #0x1
  414714:	str	w0, [sp, #28]
  414718:	ldrsw	x0, [sp, #28]
  41471c:	lsl	x0, x0, #3
  414720:	ldr	x1, [sp, #8]
  414724:	add	x0, x1, x0
  414728:	ldr	x0, [x0]
  41472c:	cmp	x0, #0x0
  414730:	b.ne	41470c <ferror@plt+0x129dc>  // b.any
  414734:	ldr	w0, [sp, #28]
  414738:	add	sp, sp, #0x20
  41473c:	ret
  414740:	stp	x29, x30, [sp, #-64]!
  414744:	mov	x29, sp
  414748:	stp	x19, x20, [sp, #16]
  41474c:	adrp	x20, 42b000 <ferror@plt+0x292d0>
  414750:	add	x20, x20, #0xba0
  414754:	stp	x21, x22, [sp, #32]
  414758:	adrp	x21, 42b000 <ferror@plt+0x292d0>
  41475c:	add	x21, x21, #0xb98
  414760:	sub	x20, x20, x21
  414764:	mov	w22, w0
  414768:	stp	x23, x24, [sp, #48]
  41476c:	mov	x23, x1
  414770:	mov	x24, x2
  414774:	bl	401880 <memcpy@plt-0x40>
  414778:	cmp	xzr, x20, asr #3
  41477c:	b.eq	4147a8 <ferror@plt+0x12a78>  // b.none
  414780:	asr	x20, x20, #3
  414784:	mov	x19, #0x0                   	// #0
  414788:	ldr	x3, [x21, x19, lsl #3]
  41478c:	mov	x2, x24
  414790:	add	x19, x19, #0x1
  414794:	mov	x1, x23
  414798:	mov	w0, w22
  41479c:	blr	x3
  4147a0:	cmp	x20, x19
  4147a4:	b.ne	414788 <ferror@plt+0x12a58>  // b.any
  4147a8:	ldp	x19, x20, [sp, #16]
  4147ac:	ldp	x21, x22, [sp, #32]
  4147b0:	ldp	x23, x24, [sp, #48]
  4147b4:	ldp	x29, x30, [sp], #64
  4147b8:	ret
  4147bc:	nop
  4147c0:	ret
  4147c4:	nop
  4147c8:	mov	x2, x1
  4147cc:	mov	x1, x0
  4147d0:	mov	w0, #0x0                   	// #0
  4147d4:	b	401cf0 <__xstat@plt>

Disassembly of section .fini:

00000000004147d8 <.fini>:
  4147d8:	stp	x29, x30, [sp, #-16]!
  4147dc:	mov	x29, sp
  4147e0:	ldp	x29, x30, [sp], #16
  4147e4:	ret
