
*** Running vivado
    with args -log RV32I_WSC_Execution_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32I_WSC_Execution_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb  3 15:26:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source RV32I_WSC_Execution_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top RV32I_WSC_Execution_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18180
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 988.898 ; gain = 450.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_Execution_0_0' [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Execution_0_0/synth/RV32I_WSC_Execution_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Execution' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Execution.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 5'b01000 is unreachable [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:23]
WARNING: [Synth 8-153] case item 7'b010xxxx will never be executed [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:31]
WARNING: [Synth 8-153] case item 7'b100000x will never be executed [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:31]
WARNING: [Synth 8-153] case item 7'b100001x will never be executed [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:31]
WARNING: [Synth 8-153] case item 7'b100100x will never be executed [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:31]
WARNING: [Synth 8-153] case item 7'b100101x will never be executed [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:31]
WARNING: [Synth 8-153] case item 7'b100110x will never be executed [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:31]
WARNING: [Synth 8-153] case item 7'b100111x will never be executed [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:31]
WARNING: [Synth 8-153] case item 7'b110xxxx will never be executed [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:31]
WARNING: [Synth 8-153] case item 7'b111000x will never be executed [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execution' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Execution.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_Execution_0_0' (0#1) [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Execution_0_0/synth/RV32I_WSC_Execution_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.996 ; gain = 561.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.996 ; gain = 561.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.996 ; gain = 561.527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.996 ; gain = 561.527
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1418.785 ; gain = 880.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------+--------------------------------+---------------+----------------+
|Module Name             | RTL Object                     | Depth x Width | Implemented As | 
+------------------------+--------------------------------+---------------+----------------+
|RV32I_WSC_Execution_0_0 | inst/alu_control_0/alu_control | 32x5          | LUT            | 
+------------------------+--------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.645 ; gain = 881.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.645 ; gain = 881.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.648 ; gain = 881.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.648 ; gain = 881.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.648 ; gain = 881.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.648 ; gain = 881.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.648 ; gain = 881.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.648 ; gain = 881.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    42|
|2     |LUT1   |    26|
|3     |LUT2   |   126|
|4     |LUT3   |    43|
|5     |LUT4   |   210|
|6     |LUT5   |   106|
|7     |LUT6   |   327|
|8     |MUXF7  |    33|
|9     |MUXF8  |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------+----------+------+
|      |Instance  |Module    |Cells |
+------+----------+----------+------+
|1     |top       |          |   927|
|2     |  inst    |Execution |   927|
|3     |    ALU_0 |ALU       |   887|
+------+----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.648 ; gain = 881.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.648 ; gain = 881.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.648 ; gain = 881.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1431.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1435.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 77215282
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1435.398 ; gain = 901.891
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1693.703 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/RV32I_WSC_Execution_0_0_synth_1/RV32I_WSC_Execution_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RV32I_WSC_Execution_0_0_utilization_synth.rpt -pb RV32I_WSC_Execution_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 15:26:48 2025...
