Classic Timing Analyzer report for Ozy_Janus
Tue Feb 03 21:20:16 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------+------------+----------------------------------+----------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack      ; Required Time                    ; Actual Time                      ; From                                                    ; To                                                                                                                                                    ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------+----------------------------------+----------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A        ; None                             ; 9.678 ns                         ; GPIO[23]                                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                               ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A        ; None                             ; 22.727 ns                        ; I2SAudioOut:I2SIQO|outbit_o                             ; LROUT                                                                                                                                                 ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A        ; None                             ; 11.946 ns                        ; SDOBACK                                                 ; FX2_PE1                                                                                                                                               ; --         ; --         ; 0            ;
; Worst-case th                ; N/A        ; None                             ; 7.363 ns                         ; spectrum_in                                             ; spectrum_data[4]                                                                                                                                      ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'MCLK_12MHZ'    ; 1.495 ns   ; 48.00 MHz ( period = 20.833 ns ) ; 56.05 MHz ( period = 17.842 ns ) ; Tx_fifo_enable_2                                        ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1 ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'IFCLK'         ; 1.602 ns   ; 48.00 MHz ( period = 20.833 ns ) ; 56.73 MHz ( period = 17.628 ns ) ; Tx_fifo_enable_2                                        ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1 ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 14.849 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 167.11 MHz ( period = 5.984 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]                                                                                               ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.494 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 230.47 MHz ( period = 4.339 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                                                ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 31.063 ns  ; 12.50 MHz ( period = 80.000 ns ) ; 55.95 MHz ( period = 17.874 ns ) ; Tx_fifo_enable_2                                        ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 33.140 ns  ; 12.29 MHz ( period = 81.380 ns ) ; 66.23 MHz ( period = 15.100 ns ) ; Tx_fifo_enable_2                                        ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1 ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -10.577 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; halt_flag                                               ; q[2]                                                                                                                                                  ; IFCLK      ; IFCLK      ; 638          ;
; Clock Hold: 'PCLK_12MHZ'     ; -9.611 ns  ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; temp_Penny_serialno[0]                                  ; Penny_serialno[0]                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 606          ;
; Clock Hold: 'MCLK_12MHZ'     ; -9.595 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; temp_Penny_serialno[0]                                  ; Penny_serialno[0]                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 603          ;
; Clock Hold: 'CLK_12MHZ'      ; -8.224 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; temp_Penny_serialno[0]                                  ; Penny_serialno[0]                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ  ; 418          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns   ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                                                                               ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.561 ns   ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                 ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;            ;                                  ;                                  ;                                                         ;                                                                                                                                                       ;            ;            ; 2265         ;
+------------------------------+------------+----------------------------------+----------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a ; dcfifo_rfm1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.160 ns                  ; 3.558 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.160 ns                  ; 3.558 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.180 ns                  ; 3.578 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.157 ns                  ; 3.547 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.157 ns                  ; 3.547 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.177 ns                  ; 3.567 ns                ;
; 1.742 ns                                ; 57.64 MHz ( period = 17.348 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.785 ns                  ; 5.043 ns                ;
; 1.784 ns                                ; 52.50 MHz ( period = 19.049 ns )                    ; DFS0~reg0                      ; AD_state[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.462 ns                 ; 13.678 ns               ;
; 1.831 ns                                ; 58.24 MHz ( period = 17.170 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.785 ns                  ; 4.954 ns                ;
; 1.927 ns                                ; 52.89 MHz ( period = 18.906 ns )                    ; DFS0~reg0                      ; AD_state[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.463 ns                 ; 13.536 ns               ;
; 2.025 ns                                ; 59.59 MHz ( period = 16.782 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.091 ns                  ; 3.066 ns                ;
; 2.137 ns                                ; 60.39 MHz ( period = 16.558 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.091 ns                  ; 2.954 ns                ;
; 2.186 ns                                ; 53.63 MHz ( period = 18.647 ns )                    ; DFS0~reg0                      ; bits[1]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.495 ns                 ; 13.309 ns               ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.193 ns                                ; 60.80 MHz ( period = 16.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.806 ns                  ; 4.613 ns                ;
; 2.219 ns                                ; 61.00 MHz ( period = 16.394 ns )                    ; I2SAudioOut:I2SAO|bit_count[0] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.785 ns                  ; 4.566 ns                ;
; 2.273 ns                                ; 61.40 MHz ( period = 16.286 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.785 ns                  ; 4.512 ns                ;
; 2.368 ns                                ; 62.13 MHz ( period = 16.096 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.091 ns                  ; 2.723 ns                ;
; 2.376 ns                                ; 62.19 MHz ( period = 16.080 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.090 ns                  ; 2.714 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.754 ns                  ; 4.374 ns                ;
; 2.380 ns                                ; 62.22 MHz ( period = 16.072 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.091 ns                  ; 2.711 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.024 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.795 ns                  ; 4.390 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.408 ns                                ; 62.43 MHz ( period = 16.018 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.800 ns                  ; 4.392 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.416 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.790 ns                  ; 4.374 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.788 ns                  ; 4.371 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.804 ns                  ; 4.385 ns                ;
; 2.430 ns                                ; 62.60 MHz ( period = 15.974 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.787 ns                  ; 4.357 ns                ;
; 2.439 ns                                ; 62.67 MHz ( period = 15.956 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.786 ns                  ; 4.347 ns                ;
; 2.454 ns                                ; 62.80 MHz ( period = 15.924 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.091 ns                  ; 2.637 ns                ;
; 2.466 ns                                ; 62.89 MHz ( period = 15.900 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.091 ns                  ; 2.625 ns                ;
; 2.470 ns                                ; 62.92 MHz ( period = 15.894 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.783 ns                  ; 4.313 ns                ;
; 2.474 ns                                ; 54.47 MHz ( period = 18.359 ns )                    ; DFS0~reg0                      ; bits[0]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.495 ns                 ; 13.021 ns               ;
; 2.482 ns                                ; 63.02 MHz ( period = 15.868 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.091 ns                  ; 2.609 ns                ;
; 2.486 ns                                ; 63.04 MHz ( period = 15.862 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.786 ns                  ; 4.300 ns                ;
; 2.486 ns                                ; 63.04 MHz ( period = 15.862 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.786 ns                  ; 4.300 ns                ;
; 2.497 ns                                ; 63.14 MHz ( period = 15.838 ns )                    ; I2SAudioOut:I2SAO|data[4]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.778 ns                  ; 4.281 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.504 ns                                ; 63.19 MHz ( period = 15.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.793 ns                  ; 4.289 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.507 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.782 ns                  ; 4.275 ns                ;
; 2.508 ns                                ; 63.23 MHz ( period = 15.816 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.091 ns                  ; 2.583 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.517 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.808 ns                  ; 4.291 ns                ;
; 2.520 ns                                ; 63.32 MHz ( period = 15.792 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.091 ns                  ; 2.571 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.524 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.798 ns                  ; 4.274 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.784 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.807 ns                  ; 4.282 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.158 ns                  ; 2.625 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.158 ns                  ; 2.625 ns                ;
; 2.533 ns                                ; 63.43 MHz ( period = 15.766 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.178 ns                  ; 2.645 ns                ;
; 2.537 ns                                ; 63.46 MHz ( period = 15.758 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.779 ns                  ; 4.242 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.698 ns                 ; 3.558 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.698 ns                 ; 3.558 ns                ;
; 33.140 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.718 ns                 ; 3.578 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.695 ns                 ; 3.547 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.695 ns                 ; 3.547 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.715 ns                 ; 3.567 ns                ;
; 33.280 ns                               ; 67.48 MHz ( period = 14.820 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.323 ns                 ; 5.043 ns                ;
; 33.369 ns                               ; 68.30 MHz ( period = 14.642 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.323 ns                 ; 4.954 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.629 ns                 ; 3.066 ns                ;
; 33.675 ns                               ; 71.28 MHz ( period = 14.030 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.629 ns                 ; 2.954 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.730 ns                               ; 71.84 MHz ( period = 13.920 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.613 ns                ;
; 33.757 ns                               ; 72.12 MHz ( period = 13.866 ns )                    ; I2SAudioOut:I2SAO|bit_count[0] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.323 ns                 ; 4.566 ns                ;
; 33.811 ns                               ; 72.68 MHz ( period = 13.758 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.323 ns                 ; 4.512 ns                ;
; 33.906 ns                               ; 73.70 MHz ( period = 13.568 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.629 ns                 ; 2.723 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.628 ns                 ; 2.714 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.917 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 4.374 ns                ;
; 33.918 ns                               ; 73.83 MHz ( period = 13.544 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.629 ns                 ; 2.711 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.942 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.332 ns                 ; 4.390 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.945 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.337 ns                 ; 4.392 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.327 ns                 ; 4.374 ns                ;
; 33.954 ns                               ; 74.23 MHz ( period = 13.472 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.325 ns                 ; 4.371 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.341 ns                 ; 4.385 ns                ;
; 33.967 ns                               ; 74.37 MHz ( period = 13.446 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.324 ns                 ; 4.357 ns                ;
; 33.976 ns                               ; 74.47 MHz ( period = 13.428 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.323 ns                 ; 4.347 ns                ;
; 33.992 ns                               ; 74.65 MHz ( period = 13.396 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.629 ns                 ; 2.637 ns                ;
; 34.004 ns                               ; 74.78 MHz ( period = 13.372 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.629 ns                 ; 2.625 ns                ;
; 34.007 ns                               ; 74.82 MHz ( period = 13.366 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.320 ns                 ; 4.313 ns                ;
; 34.020 ns                               ; 74.96 MHz ( period = 13.340 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.629 ns                 ; 2.609 ns                ;
; 34.023 ns                               ; 75.00 MHz ( period = 13.334 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.323 ns                 ; 4.300 ns                ;
; 34.023 ns                               ; 75.00 MHz ( period = 13.334 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.323 ns                 ; 4.300 ns                ;
; 34.035 ns                               ; 75.13 MHz ( period = 13.310 ns )                    ; I2SAudioOut:I2SAO|data[4]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.316 ns                 ; 4.281 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.330 ns                 ; 4.289 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.044 ns                               ; 75.23 MHz ( period = 13.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.319 ns                 ; 4.275 ns                ;
; 34.046 ns                               ; 75.26 MHz ( period = 13.288 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.629 ns                 ; 2.583 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.345 ns                 ; 4.291 ns                ;
; 34.058 ns                               ; 75.39 MHz ( period = 13.264 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.629 ns                 ; 2.571 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.061 ns                               ; 75.43 MHz ( period = 13.258 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.335 ns                 ; 4.274 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.344 ns                 ; 4.282 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.696 ns                 ; 2.625 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.696 ns                 ; 2.625 ns                ;
; 34.071 ns                               ; 75.54 MHz ( period = 13.238 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.716 ns                 ; 2.645 ns                ;
; 34.075 ns                               ; 75.59 MHz ( period = 13.230 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.317 ns                 ; 4.242 ns                ;
; 34.077 ns                               ; 75.61 MHz ( period = 13.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.266 ns                ;
; 34.077 ns                               ; 75.61 MHz ( period = 13.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.266 ns                ;
; 34.077 ns                               ; 75.61 MHz ( period = 13.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.266 ns                ;
; 34.077 ns                               ; 75.61 MHz ( period = 13.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.343 ns                 ; 4.266 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.621 ns                 ; 3.558 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.621 ns                 ; 3.558 ns                ;
; 31.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.641 ns                 ; 3.578 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.618 ns                 ; 3.547 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.618 ns                 ; 3.547 ns                ;
; 31.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.638 ns                 ; 3.567 ns                ;
; 31.203 ns                               ; 56.84 MHz ( period = 17.594 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.246 ns                 ; 5.043 ns                ;
; 31.292 ns                               ; 57.42 MHz ( period = 17.416 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.246 ns                 ; 4.954 ns                ;
; 31.486 ns                               ; 58.73 MHz ( period = 17.028 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.552 ns                 ; 3.066 ns                ;
; 31.598 ns                               ; 59.51 MHz ( period = 16.804 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.552 ns                 ; 2.954 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.653 ns                               ; 59.90 MHz ( period = 16.694 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.613 ns                ;
; 31.680 ns                               ; 60.10 MHz ( period = 16.640 ns )                    ; I2SAudioOut:I2SAO|bit_count[0] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.246 ns                 ; 4.566 ns                ;
; 31.734 ns                               ; 60.49 MHz ( period = 16.532 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.246 ns                 ; 4.512 ns                ;
; 31.829 ns                               ; 61.19 MHz ( period = 16.342 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.552 ns                 ; 2.723 ns                ;
; 31.837 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.551 ns                 ; 2.714 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.840 ns                               ; 61.27 MHz ( period = 16.320 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.214 ns                 ; 4.374 ns                ;
; 31.841 ns                               ; 61.28 MHz ( period = 16.318 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.552 ns                 ; 2.711 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.865 ns                               ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.255 ns                 ; 4.390 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.260 ns                 ; 4.392 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.876 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.250 ns                 ; 4.374 ns                ;
; 31.877 ns                               ; 61.55 MHz ( period = 16.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.248 ns                 ; 4.371 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.879 ns                               ; 61.57 MHz ( period = 16.242 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 4.385 ns                ;
; 31.890 ns                               ; 61.65 MHz ( period = 16.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.247 ns                 ; 4.357 ns                ;
; 31.899 ns                               ; 61.72 MHz ( period = 16.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.246 ns                 ; 4.347 ns                ;
; 31.915 ns                               ; 61.84 MHz ( period = 16.170 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.552 ns                 ; 2.637 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.552 ns                 ; 2.625 ns                ;
; 31.930 ns                               ; 61.96 MHz ( period = 16.140 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.243 ns                 ; 4.313 ns                ;
; 31.943 ns                               ; 62.06 MHz ( period = 16.114 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.552 ns                 ; 2.609 ns                ;
; 31.946 ns                               ; 62.08 MHz ( period = 16.108 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.246 ns                 ; 4.300 ns                ;
; 31.946 ns                               ; 62.08 MHz ( period = 16.108 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.246 ns                 ; 4.300 ns                ;
; 31.958 ns                               ; 62.17 MHz ( period = 16.084 ns )                    ; I2SAudioOut:I2SAO|data[4]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.239 ns                 ; 4.281 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.253 ns                 ; 4.289 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.967 ns                               ; 62.24 MHz ( period = 16.066 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.242 ns                 ; 4.275 ns                ;
; 31.969 ns                               ; 62.26 MHz ( period = 16.062 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.552 ns                 ; 2.583 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.268 ns                 ; 4.291 ns                ;
; 31.981 ns                               ; 62.35 MHz ( period = 16.038 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.552 ns                 ; 2.571 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.984 ns                               ; 62.38 MHz ( period = 16.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.258 ns                 ; 4.274 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.985 ns                               ; 62.38 MHz ( period = 16.030 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.267 ns                 ; 4.282 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.619 ns                 ; 2.625 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.619 ns                 ; 2.625 ns                ;
; 31.994 ns                               ; 62.45 MHz ( period = 16.012 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.639 ns                 ; 2.645 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.240 ns                 ; 4.242 ns                ;
; 32.000 ns                               ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.266 ns                ;
; 32.000 ns                               ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.266 ns                ;
; 32.000 ns                               ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.266 ns                ;
; 32.000 ns                               ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 4.266 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.053 ns                  ; 3.558 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.053 ns                  ; 3.558 ns                ;
; 1.495 ns                                ; 56.05 MHz ( period = 17.842 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.073 ns                  ; 3.578 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.050 ns                  ; 3.547 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.050 ns                  ; 3.547 ns                ;
; 1.503 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.070 ns                  ; 3.567 ns                ;
; 1.635 ns                                ; 56.94 MHz ( period = 17.562 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.678 ns                  ; 5.043 ns                ;
; 1.677 ns                                ; 52.20 MHz ( period = 19.156 ns )                    ; DFS0~reg0                      ; AD_state[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.355 ns                 ; 13.678 ns               ;
; 1.724 ns                                ; 57.52 MHz ( period = 17.384 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.678 ns                  ; 4.954 ns                ;
; 1.820 ns                                ; 52.60 MHz ( period = 19.013 ns )                    ; DFS0~reg0                      ; AD_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.356 ns                 ; 13.536 ns               ;
; 1.918 ns                                ; 58.84 MHz ( period = 16.996 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 4.984 ns                  ; 3.066 ns                ;
; 2.030 ns                                ; 59.62 MHz ( period = 16.772 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 4.984 ns                  ; 2.954 ns                ;
; 2.079 ns                                ; 53.32 MHz ( period = 18.754 ns )                    ; DFS0~reg0                      ; bits[1]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.388 ns                 ; 13.309 ns               ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.086 ns                                ; 60.02 MHz ( period = 16.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.699 ns                  ; 4.613 ns                ;
; 2.112 ns                                ; 60.21 MHz ( period = 16.608 ns )                    ; I2SAudioOut:I2SAO|bit_count[0] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.678 ns                  ; 4.566 ns                ;
; 2.166 ns                                ; 60.61 MHz ( period = 16.500 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.678 ns                  ; 4.512 ns                ;
; 2.261 ns                                ; 61.31 MHz ( period = 16.310 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 4.984 ns                  ; 2.723 ns                ;
; 2.269 ns                                ; 61.37 MHz ( period = 16.294 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 4.983 ns                  ; 2.714 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.39 MHz ( period = 16.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.647 ns                  ; 4.374 ns                ;
; 2.273 ns                                ; 61.40 MHz ( period = 16.286 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 4.984 ns                  ; 2.711 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.298 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.688 ns                  ; 4.390 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.693 ns                  ; 4.392 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.309 ns                                ; 61.67 MHz ( period = 16.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.683 ns                  ; 4.374 ns                ;
; 2.310 ns                                ; 61.68 MHz ( period = 16.214 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.681 ns                  ; 4.371 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.697 ns                  ; 4.385 ns                ;
; 2.323 ns                                ; 61.77 MHz ( period = 16.188 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.680 ns                  ; 4.357 ns                ;
; 2.332 ns                                ; 61.84 MHz ( period = 16.170 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.679 ns                  ; 4.347 ns                ;
; 2.347 ns                                ; 61.97 MHz ( period = 16.138 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 4.984 ns                  ; 2.637 ns                ;
; 2.359 ns                                ; 62.06 MHz ( period = 16.114 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 4.984 ns                  ; 2.625 ns                ;
; 2.363 ns                                ; 62.08 MHz ( period = 16.108 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.676 ns                  ; 4.313 ns                ;
; 2.367 ns                                ; 54.15 MHz ( period = 18.466 ns )                    ; DFS0~reg0                      ; bits[0]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.388 ns                 ; 13.021 ns               ;
; 2.375 ns                                ; 62.18 MHz ( period = 16.082 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 4.984 ns                  ; 2.609 ns                ;
; 2.379 ns                                ; 62.20 MHz ( period = 16.076 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.679 ns                  ; 4.300 ns                ;
; 2.379 ns                                ; 62.20 MHz ( period = 16.076 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.679 ns                  ; 4.300 ns                ;
; 2.390 ns                                ; 62.30 MHz ( period = 16.052 ns )                    ; I2SAudioOut:I2SAO|data[4]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.671 ns                  ; 4.281 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.397 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.686 ns                  ; 4.289 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.400 ns                                ; 62.37 MHz ( period = 16.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.675 ns                  ; 4.275 ns                ;
; 2.401 ns                                ; 62.38 MHz ( period = 16.030 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 4.984 ns                  ; 2.583 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.701 ns                  ; 4.291 ns                ;
; 2.413 ns                                ; 62.48 MHz ( period = 16.006 ns )                    ; Tx_fifo_enable                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 4.984 ns                  ; 2.571 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.691 ns                  ; 4.274 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.418 ns                                ; 62.51 MHz ( period = 15.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 6.700 ns                  ; 4.282 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.051 ns                  ; 2.625 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.051 ns                  ; 2.625 ns                ;
; 2.426 ns                                ; 62.58 MHz ( period = 15.980 ns )                    ; Tx_fifo_enable_2               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.071 ns                  ; 2.645 ns                ;
; 2.430 ns                                ; 62.61 MHz ( period = 15.972 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.672 ns                  ; 4.242 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.849 ns                               ; 167.11 MHz ( period = 5.984 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.668 ns                ;
; 14.852 ns                               ; 167.20 MHz ( period = 5.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.665 ns                ;
; 14.855 ns                               ; 167.28 MHz ( period = 5.978 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.662 ns                ;
; 14.861 ns                               ; 167.45 MHz ( period = 5.972 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.656 ns                ;
; 14.899 ns                               ; 168.52 MHz ( period = 5.934 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.618 ns                ;
; 14.969 ns                               ; 170.53 MHz ( period = 5.864 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.548 ns                ;
; 14.983 ns                               ; 170.94 MHz ( period = 5.850 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.534 ns                ;
; 15.002 ns                               ; 171.50 MHz ( period = 5.831 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.515 ns                ;
; 15.240 ns                               ; 178.79 MHz ( period = 5.593 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.277 ns                ;
; 15.246 ns                               ; 178.99 MHz ( period = 5.587 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.271 ns                ;
; 15.272 ns                               ; 179.82 MHz ( period = 5.561 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.245 ns                ;
; 15.289 ns                               ; 180.38 MHz ( period = 5.544 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.228 ns                ;
; 15.329 ns                               ; 181.69 MHz ( period = 5.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.188 ns                ;
; 15.499 ns                               ; 187.48 MHz ( period = 5.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.018 ns                ;
; 15.499 ns                               ; 187.48 MHz ( period = 5.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.018 ns                ;
; 15.500 ns                               ; 187.51 MHz ( period = 5.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.017 ns                ;
; 15.502 ns                               ; 187.58 MHz ( period = 5.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 5.015 ns                ;
; 15.613 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.904 ns                ;
; 15.613 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.904 ns                ;
; 15.616 ns                               ; 191.68 MHz ( period = 5.217 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.901 ns                ;
; 15.646 ns                               ; 192.79 MHz ( period = 5.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.871 ns                ;
; 15.646 ns                               ; 192.79 MHz ( period = 5.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.871 ns                ;
; 15.649 ns                               ; 192.90 MHz ( period = 5.184 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.868 ns                ;
; 15.684 ns                               ; 194.21 MHz ( period = 5.149 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.833 ns                ;
; 15.763 ns                               ; 197.24 MHz ( period = 5.070 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.754 ns                ;
; 15.767 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.750 ns                ;
; 15.805 ns                               ; 198.89 MHz ( period = 5.028 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.712 ns                ;
; 15.928 ns                               ; 203.87 MHz ( period = 4.905 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.589 ns                ;
; 15.938 ns                               ; 204.29 MHz ( period = 4.895 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.579 ns                ;
; 15.942 ns                               ; 204.46 MHz ( period = 4.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.575 ns                ;
; 15.943 ns                               ; 204.50 MHz ( period = 4.890 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.574 ns                ;
; 15.946 ns                               ; 204.62 MHz ( period = 4.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.571 ns                ;
; 15.973 ns                               ; 205.76 MHz ( period = 4.860 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.544 ns                ;
; 15.973 ns                               ; 205.76 MHz ( period = 4.860 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.544 ns                ;
; 15.976 ns                               ; 205.89 MHz ( period = 4.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.541 ns                ;
; 16.017 ns                               ; 207.64 MHz ( period = 4.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.500 ns                ;
; 16.042 ns                               ; 208.72 MHz ( period = 4.791 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.475 ns                ;
; 16.056 ns                               ; 209.34 MHz ( period = 4.777 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.461 ns                ;
; 16.057 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.460 ns                ;
; 16.060 ns                               ; 209.51 MHz ( period = 4.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.457 ns                ;
; 16.075 ns                               ; 210.17 MHz ( period = 4.758 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.442 ns                ;
; 16.089 ns                               ; 210.79 MHz ( period = 4.744 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.428 ns                ;
; 16.090 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.427 ns                ;
; 16.093 ns                               ; 210.97 MHz ( period = 4.740 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.424 ns                ;
; 16.402 ns                               ; 225.68 MHz ( period = 4.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.115 ns                ;
; 16.416 ns                               ; 226.40 MHz ( period = 4.417 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.101 ns                ;
; 16.417 ns                               ; 226.45 MHz ( period = 4.416 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.100 ns                ;
; 16.420 ns                               ; 226.60 MHz ( period = 4.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 4.097 ns                ;
; 16.720 ns                               ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.901 ns                ;
; 16.720 ns                               ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.901 ns                ;
; 16.720 ns                               ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.901 ns                ;
; 16.720 ns                               ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.901 ns                ;
; 16.720 ns                               ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.901 ns                ;
; 16.720 ns                               ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.901 ns                ;
; 16.720 ns                               ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.901 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.900 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.900 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.900 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.900 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.900 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.900 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.900 ns                ;
; 16.726 ns                               ; 243.49 MHz ( period = 4.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.895 ns                ;
; 16.726 ns                               ; 243.49 MHz ( period = 4.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.895 ns                ;
; 16.726 ns                               ; 243.49 MHz ( period = 4.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.895 ns                ;
; 16.726 ns                               ; 243.49 MHz ( period = 4.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.895 ns                ;
; 16.726 ns                               ; 243.49 MHz ( period = 4.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.895 ns                ;
; 16.726 ns                               ; 243.49 MHz ( period = 4.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.895 ns                ;
; 16.726 ns                               ; 243.49 MHz ( period = 4.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.895 ns                ;
; 16.776 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.845 ns                ;
; 16.776 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.845 ns                ;
; 16.776 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.845 ns                ;
; 16.776 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.845 ns                ;
; 16.776 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.845 ns                ;
; 16.776 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.845 ns                ;
; 16.776 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.845 ns                ;
; 16.808 ns                               ; 248.45 MHz ( period = 4.025 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.813 ns                ;
; 16.808 ns                               ; 248.45 MHz ( period = 4.025 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.813 ns                ;
; 16.808 ns                               ; 248.45 MHz ( period = 4.025 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.813 ns                ;
; 16.808 ns                               ; 248.45 MHz ( period = 4.025 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.813 ns                ;
; 16.808 ns                               ; 248.45 MHz ( period = 4.025 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.813 ns                ;
; 16.808 ns                               ; 248.45 MHz ( period = 4.025 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.813 ns                ;
; 16.808 ns                               ; 248.45 MHz ( period = 4.025 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.813 ns                ;
; 16.832 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.737 ns                ;
; 16.839 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.730 ns                ;
; 16.839 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.730 ns                ;
; 16.839 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.730 ns                ;
; 16.839 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.730 ns                ;
; 16.839 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.730 ns                ;
; 16.839 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.730 ns                ;
; 16.882 ns                               ; 253.10 MHz ( period = 3.951 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.687 ns                ;
; 16.889 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.680 ns                ;
; 16.889 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.680 ns                ;
; 16.889 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.680 ns                ;
; 16.889 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.680 ns                ;
; 16.889 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.680 ns                ;
; 16.889 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.680 ns                ;
; 16.961 ns                               ; 258.26 MHz ( period = 3.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.660 ns                ;
; 16.961 ns                               ; 258.26 MHz ( period = 3.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.660 ns                ;
; 16.961 ns                               ; 258.26 MHz ( period = 3.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.660 ns                ;
; 16.961 ns                               ; 258.26 MHz ( period = 3.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.660 ns                ;
; 16.961 ns                               ; 258.26 MHz ( period = 3.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.660 ns                ;
; 16.961 ns                               ; 258.26 MHz ( period = 3.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.660 ns                ;
; 16.961 ns                               ; 258.26 MHz ( period = 3.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.660 ns                ;
; 17.047 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.574 ns                ;
; 17.047 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.574 ns                ;
; 17.047 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.574 ns                ;
; 17.047 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.574 ns                ;
; 17.047 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.574 ns                ;
; 17.047 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.574 ns                ;
; 17.047 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.574 ns                ;
; 17.067 ns                               ; 265.53 MHz ( period = 3.766 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.502 ns                ;
; 17.074 ns                               ; 266.03 MHz ( period = 3.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.495 ns                ;
; 17.074 ns                               ; 266.03 MHz ( period = 3.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.495 ns                ;
; 17.074 ns                               ; 266.03 MHz ( period = 3.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.495 ns                ;
; 17.074 ns                               ; 266.03 MHz ( period = 3.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.495 ns                ;
; 17.074 ns                               ; 266.03 MHz ( period = 3.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.495 ns                ;
; 17.074 ns                               ; 266.03 MHz ( period = 3.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.495 ns                ;
; 17.084 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.485 ns                ;
; 17.084 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.485 ns                ;
; 17.084 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.485 ns                ;
; 17.084 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.485 ns                ;
; 17.084 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.485 ns                ;
; 17.084 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.485 ns                ;
; 17.085 ns                               ; 266.81 MHz ( period = 3.748 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.484 ns                ;
; 17.085 ns                               ; 266.81 MHz ( period = 3.748 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.484 ns                ;
; 17.085 ns                               ; 266.81 MHz ( period = 3.748 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.484 ns                ;
; 17.085 ns                               ; 266.81 MHz ( period = 3.748 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.484 ns                ;
; 17.085 ns                               ; 266.81 MHz ( period = 3.748 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.484 ns                ;
; 17.085 ns                               ; 266.81 MHz ( period = 3.748 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.484 ns                ;
; 17.145 ns                               ; 271.15 MHz ( period = 3.688 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.424 ns                ;
; 17.145 ns                               ; 271.15 MHz ( period = 3.688 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.424 ns                ;
; 17.153 ns                               ; 271.74 MHz ( period = 3.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.416 ns                ;
; 17.160 ns                               ; 272.26 MHz ( period = 3.673 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.409 ns                ;
; 17.160 ns                               ; 272.26 MHz ( period = 3.673 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.409 ns                ;
; 17.160 ns                               ; 272.26 MHz ( period = 3.673 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.409 ns                ;
; 17.160 ns                               ; 272.26 MHz ( period = 3.673 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.409 ns                ;
; 17.160 ns                               ; 272.26 MHz ( period = 3.673 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.409 ns                ;
; 17.160 ns                               ; 272.26 MHz ( period = 3.673 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.409 ns                ;
; 17.172 ns                               ; 273.15 MHz ( period = 3.661 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.397 ns                ;
; 17.172 ns                               ; 273.15 MHz ( period = 3.661 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.397 ns                ;
; 17.172 ns                               ; 273.15 MHz ( period = 3.661 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.397 ns                ;
; 17.172 ns                               ; 273.15 MHz ( period = 3.661 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.397 ns                ;
; 17.172 ns                               ; 273.15 MHz ( period = 3.661 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.397 ns                ;
; 17.172 ns                               ; 273.15 MHz ( period = 3.661 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.397 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.374 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.374 ns                ;
; 17.206 ns                               ; 275.71 MHz ( period = 3.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.415 ns                ;
; 17.206 ns                               ; 275.71 MHz ( period = 3.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.415 ns                ;
; 17.206 ns                               ; 275.71 MHz ( period = 3.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.415 ns                ;
; 17.206 ns                               ; 275.71 MHz ( period = 3.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.415 ns                ;
; 17.206 ns                               ; 275.71 MHz ( period = 3.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.415 ns                ;
; 17.206 ns                               ; 275.71 MHz ( period = 3.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.415 ns                ;
; 17.206 ns                               ; 275.71 MHz ( period = 3.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.415 ns                ;
; 17.260 ns                               ; 279.88 MHz ( period = 3.573 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.309 ns                ;
; 17.310 ns                               ; 283.85 MHz ( period = 3.523 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.259 ns                ;
; 17.363 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.258 ns                ;
; 17.363 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.258 ns                ;
; 17.363 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.258 ns                ;
; 17.363 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.258 ns                ;
; 17.363 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.258 ns                ;
; 17.363 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.258 ns                ;
; 17.363 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.258 ns                ;
; 17.380 ns                               ; 289.60 MHz ( period = 3.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.189 ns                ;
; 17.380 ns                               ; 289.60 MHz ( period = 3.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.189 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.179 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.179 ns                ;
; 17.391 ns                               ; 290.53 MHz ( period = 3.442 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.178 ns                ;
; 17.391 ns                               ; 290.53 MHz ( period = 3.442 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.178 ns                ;
; 17.442 ns                               ; 294.90 MHz ( period = 3.391 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.127 ns                ;
; 17.466 ns                               ; 297.00 MHz ( period = 3.367 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.103 ns                ;
; 17.466 ns                               ; 297.00 MHz ( period = 3.367 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.103 ns                ;
; 17.478 ns                               ; 298.06 MHz ( period = 3.355 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.091 ns                ;
; 17.478 ns                               ; 298.06 MHz ( period = 3.355 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.091 ns                ;
; 17.495 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.074 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.581 ns                               ; 307.50 MHz ( period = 3.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.988 ns                ;
; 17.598 ns                               ; 309.12 MHz ( period = 3.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.971 ns                ;
; 17.769 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.800 ns                ;
; 17.789 ns                               ; 328.52 MHz ( period = 3.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.780 ns                ;
; 17.870 ns                               ; 337.50 MHz ( period = 2.963 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.699 ns                ;
; 17.876 ns                               ; 338.18 MHz ( period = 2.957 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.693 ns                ;
; 17.876 ns                               ; 338.18 MHz ( period = 2.957 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.693 ns                ;
; 17.971 ns                               ; 349.41 MHz ( period = 2.862 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.598 ns                ;
; 17.971 ns                               ; 349.41 MHz ( period = 2.862 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.598 ns                ;
; 17.971 ns                               ; 349.41 MHz ( period = 2.862 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.598 ns                ;
; 17.971 ns                               ; 349.41 MHz ( period = 2.862 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.598 ns                ;
; 17.971 ns                               ; 349.41 MHz ( period = 2.862 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.598 ns                ;
; 17.971 ns                               ; 349.41 MHz ( period = 2.862 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.598 ns                ;
; 18.277 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.292 ns                ;
; 18.277 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.292 ns                ;
; 18.292 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.277 ns                ;
; 18.319 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.250 ns                ;
; 18.378 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.191 ns                ;
; 18.402 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.167 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.494 ns ; 230.47 MHz ( period = 4.339 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.075 ns                ;
; 16.494 ns ; 230.47 MHz ( period = 4.339 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.075 ns                ;
; 16.494 ns ; 230.47 MHz ( period = 4.339 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.075 ns                ;
; 16.494 ns ; 230.47 MHz ( period = 4.339 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.075 ns                ;
; 16.494 ns ; 230.47 MHz ( period = 4.339 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.075 ns                ;
; 16.494 ns ; 230.47 MHz ( period = 4.339 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.075 ns                ;
; 16.494 ns ; 230.47 MHz ( period = 4.339 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.075 ns                ;
; 16.494 ns ; 230.47 MHz ( period = 4.339 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.075 ns                ;
; 16.780 ns ; 246.73 MHz ( period = 4.053 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.789 ns                ;
; 16.780 ns ; 246.73 MHz ( period = 4.053 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.789 ns                ;
; 16.780 ns ; 246.73 MHz ( period = 4.053 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.789 ns                ;
; 16.780 ns ; 246.73 MHz ( period = 4.053 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.789 ns                ;
; 16.780 ns ; 246.73 MHz ( period = 4.053 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.789 ns                ;
; 16.780 ns ; 246.73 MHz ( period = 4.053 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.789 ns                ;
; 16.780 ns ; 246.73 MHz ( period = 4.053 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.789 ns                ;
; 16.780 ns ; 246.73 MHz ( period = 4.053 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.789 ns                ;
; 17.725 ns ; 321.75 MHz ( period = 3.108 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.844 ns                ;
; 17.725 ns ; 321.75 MHz ( period = 3.108 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.844 ns                ;
; 17.725 ns ; 321.75 MHz ( period = 3.108 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.844 ns                ;
; 17.725 ns ; 321.75 MHz ( period = 3.108 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.844 ns                ;
; 17.725 ns ; 321.75 MHz ( period = 3.108 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.844 ns                ;
; 17.725 ns ; 321.75 MHz ( period = 3.108 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.844 ns                ;
; 17.725 ns ; 321.75 MHz ( period = 3.108 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.844 ns                ;
; 17.725 ns ; 321.75 MHz ( period = 3.108 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.844 ns                ;
; 18.011 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.558 ns                ;
; 18.011 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.558 ns                ;
; 18.011 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.558 ns                ;
; 18.011 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.558 ns                ;
; 18.011 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.558 ns                ;
; 18.011 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.558 ns                ;
; 18.011 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.558 ns                ;
; 18.011 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.558 ns                ;
; 19.006 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.563 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -10.577 ns                              ; halt_flag                                                                                                                       ; q[2]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.613 ns                  ; 2.036 ns                 ;
; -10.577 ns                              ; halt_flag                                                                                                                       ; q[1]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.613 ns                  ; 2.036 ns                 ;
; -10.233 ns                              ; halt_flag                                                                                                                       ; Tx_aclr                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.556 ns                  ; 2.323 ns                 ;
; -9.827 ns                               ; halt_flag                                                                                                                       ; q[0]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.613 ns                  ; 2.786 ns                 ;
; -9.822 ns                               ; halt_flag                                                                                                                       ; q[3]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.600 ns                  ; 2.778 ns                 ;
; -9.789 ns                               ; halt_flag                                                                                                                       ; Tx_fifo_enable                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.575 ns                  ; 2.786 ns                 ;
; -9.627 ns                               ; halt_flag                                                                                                                       ; AD_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.934 ns                 ;
; -9.627 ns                               ; halt_flag                                                                                                                       ; AD_state[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.934 ns                 ;
; -9.627 ns                               ; halt_flag                                                                                                                       ; AD_state[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.934 ns                 ;
; -9.627 ns                               ; halt_flag                                                                                                                       ; AD_state[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.934 ns                 ;
; -9.627 ns                               ; halt_flag                                                                                                                       ; AD_state[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.934 ns                 ;
; -9.611 ns                               ; halt_flag                                                                                                                       ; loop_counter[4]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.950 ns                 ;
; -9.611 ns                               ; halt_flag                                                                                                                       ; loop_counter[5]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.950 ns                 ;
; -9.611 ns                               ; halt_flag                                                                                                                       ; loop_counter[6]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.950 ns                 ;
; -9.611 ns                               ; halt_flag                                                                                                                       ; loop_counter[3]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.950 ns                 ;
; -9.611 ns                               ; halt_flag                                                                                                                       ; loop_counter[0]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.950 ns                 ;
; -9.611 ns                               ; halt_flag                                                                                                                       ; loop_counter[1]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.950 ns                 ;
; -9.611 ns                               ; halt_flag                                                                                                                       ; loop_counter[2]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.561 ns                  ; 2.950 ns                 ;
; -9.549 ns                               ; halt_flag                                                                                                                       ; AD_state[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.584 ns                  ; 3.035 ns                 ;
; -9.546 ns                               ; halt_flag                                                                                                                       ; AD_state[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.562 ns                  ; 3.016 ns                 ;
; -9.488 ns                               ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.531 ns                  ; 1.043 ns                 ;
; -9.297 ns                               ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.532 ns                  ; 1.235 ns                 ;
; -9.277 ns                               ; halt_flag                                                                                                                       ; q[6]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.597 ns                  ; 3.320 ns                 ;
; -9.277 ns                               ; halt_flag                                                                                                                       ; q[5]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.597 ns                  ; 3.320 ns                 ;
; -9.277 ns                               ; halt_flag                                                                                                                       ; q[4]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.597 ns                  ; 3.320 ns                 ;
; -9.144 ns                               ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.562 ns                  ; 1.418 ns                 ;
; -9.140 ns                               ; temp_Merc_serialno[3]                                                                                                           ; Merc_serialno[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.562 ns                  ; 1.422 ns                 ;
; -9.129 ns                               ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.554 ns                  ; 1.425 ns                 ;
; -9.126 ns                               ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.535 ns                  ; 1.409 ns                 ;
; -9.117 ns                               ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.535 ns                  ; 1.418 ns                 ;
; -9.057 ns                               ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.532 ns                  ; 1.475 ns                 ;
; -9.041 ns                               ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.519 ns                  ; 1.478 ns                 ;
; -9.027 ns                               ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.511 ns                  ; 1.484 ns                 ;
; -9.023 ns                               ; halt_flag                                                                                                                       ; q[10]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.579 ns                  ; 3.556 ns                 ;
; -9.023 ns                               ; halt_flag                                                                                                                       ; q[11]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.579 ns                  ; 3.556 ns                 ;
; -9.017 ns                               ; halt_flag                                                                                                                       ; q[7]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.612 ns                  ; 3.595 ns                 ;
; -8.966 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.562 ns                  ; 1.596 ns                 ;
; -8.805 ns                               ; halt_flag                                                                                                                       ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.613 ns                  ; 3.808 ns                 ;
; -8.768 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.535 ns                  ; 1.767 ns                 ;
; -8.751 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.544 ns                  ; 1.793 ns                 ;
; -8.746 ns                               ; temp_Merc_serialno[5]                                                                                                           ; Merc_serialno[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.549 ns                  ; 1.803 ns                 ;
; -8.727 ns                               ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.530 ns                  ; 1.803 ns                 ;
; -8.719 ns                               ; spectrum_data[15]                                                                                                               ; spectrum[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.536 ns                  ; 1.817 ns                 ;
; -8.703 ns                               ; temp_Penny_serialno[1]                                                                                                          ; Penny_serialno[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.537 ns                  ; 1.834 ns                 ;
; -8.680 ns                               ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.546 ns                  ; 1.866 ns                 ;
; -8.662 ns                               ; temp_Penny_serialno[2]                                                                                                          ; Penny_serialno[2]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.541 ns                  ; 1.879 ns                 ;
; -8.644 ns                               ; halt_flag                                                                                                                       ; q[12]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.588 ns                  ; 3.944 ns                 ;
; -8.644 ns                               ; halt_flag                                                                                                                       ; q[13]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.588 ns                  ; 3.944 ns                 ;
; -8.610 ns                               ; halt_flag                                                                                                                       ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.613 ns                  ; 4.003 ns                 ;
; -8.598 ns                               ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.515 ns                  ; 1.917 ns                 ;
; -8.573 ns                               ; spectrum_data[6]                                                                                                                ; spectrum[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.544 ns                  ; 1.971 ns                 ;
; -8.542 ns                               ; halt_flag                                                                                                                       ; q[15]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.589 ns                  ; 4.047 ns                 ;
; -8.542 ns                               ; halt_flag                                                                                                                       ; q[14]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.589 ns                  ; 4.047 ns                 ;
; -8.522 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.511 ns                  ; 1.989 ns                 ;
; -8.375 ns                               ; spectrum_data[2]                                                                                                                ; spectrum[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.560 ns                  ; 2.185 ns                 ;
; -8.360 ns                               ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.530 ns                  ; 2.170 ns                 ;
; -8.155 ns                               ; halt_flag                                                                                                                       ; q[8]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.580 ns                  ; 4.425 ns                 ;
; -8.155 ns                               ; halt_flag                                                                                                                       ; q[9]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.580 ns                  ; 4.425 ns                 ;
; -8.031 ns                               ; spectrum_data[5]                                                                                                                ; spectrum[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.546 ns                  ; 2.515 ns                 ;
; -8.017 ns                               ; spectrum_data[9]                                                                                                                ; spectrum[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.563 ns                  ; 2.546 ns                 ;
; -8.016 ns                               ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.563 ns                  ; 2.547 ns                 ;
; -7.977 ns                               ; spectrum_data[3]                                                                                                                ; spectrum[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.560 ns                  ; 2.583 ns                 ;
; -7.845 ns                               ; halt_flag                                                                                                                       ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.600 ns                  ; 4.755 ns                 ;
; -7.799 ns                               ; halt_flag                                                                                                                       ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.612 ns                  ; 4.813 ns                 ;
; -7.656 ns                               ; halt_flag                                                                                                                       ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.612 ns                  ; 4.956 ns                 ;
; -7.519 ns                               ; halt_flag                                                                                                                       ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.596 ns                  ; 5.077 ns                 ;
; -7.177 ns                               ; halt_flag                                                                                                                       ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.584 ns                  ; 5.407 ns                 ;
; -7.078 ns                               ; halt_flag                                                                                                                       ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.597 ns                  ; 5.519 ns                 ;
; -7.076 ns                               ; halt_flag                                                                                                                       ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.596 ns                  ; 5.520 ns                 ;
; -6.827 ns                               ; halt_flag                                                                                                                       ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.584 ns                  ; 5.757 ns                 ;
; -6.641 ns                               ; halt_flag                                                                                                                       ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.589 ns                  ; 5.948 ns                 ;
; -6.547 ns                               ; halt_flag                                                                                                                       ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.589 ns                  ; 6.042 ns                 ;
; -6.542 ns                               ; halt_flag                                                                                                                       ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.579 ns                  ; 6.037 ns                 ;
; -6.196 ns                               ; halt_flag                                                                                                                       ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.588 ns                  ; 6.392 ns                 ;
; -6.186 ns                               ; halt_flag                                                                                                                       ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.580 ns                  ; 6.394 ns                 ;
; -6.166 ns                               ; halt_flag                                                                                                                       ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.588 ns                  ; 6.422 ns                 ;
; -4.328 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[9]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.735 ns                 ;
; -4.327 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.736 ns                 ;
; -4.326 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.737 ns                 ;
; -4.325 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.738 ns                 ;
; -4.319 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.744 ns                 ;
; -4.319 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.744 ns                 ;
; -4.319 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.744 ns                 ;
; -4.319 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.744 ns                 ;
; -4.318 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[7]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.745 ns                 ;
; -4.317 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.746 ns                 ;
; -4.315 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.748 ns                 ;
; -4.311 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.752 ns                 ;
; -4.309 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.754 ns                 ;
; -4.308 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.755 ns                 ;
; -4.301 ns                               ; q[4]                                                                                                                            ; q[5]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.762 ns                 ;
; -4.194 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                               ; spectrum_state.001                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.841 ns                   ; 3.647 ns                 ;
; -4.171 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.892 ns                 ;
; -4.170 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.893 ns                 ;
; -4.167 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[8]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.896 ns                 ;
; -4.159 ns                               ; q[8]                                                                                                                            ; q[9]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.904 ns                 ;
; -4.158 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.905 ns                 ;
; -4.157 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[6]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.906 ns                 ;
; -4.156 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[7]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.907 ns                 ;
; -4.153 ns                               ; q[1]                                                                                                                            ; q[2]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.910 ns                 ;
; -4.153 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.910 ns                 ;
; -4.143 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.920 ns                 ;
; -4.137 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 0.926 ns                 ;
; -4.070 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.166 ns                   ; 1.096 ns                 ;
; -4.050 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.163 ns                   ; 1.113 ns                 ;
; -4.040 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.163 ns                   ; 1.123 ns                 ;
; -3.923 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.140 ns                 ;
; -3.888 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.175 ns                 ;
; -3.875 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.188 ns                 ;
; -3.866 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.197 ns                 ;
; -3.863 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.200 ns                 ;
; -3.837 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.226 ns                 ;
; -3.827 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.236 ns                 ;
; -3.826 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.237 ns                 ;
; -3.820 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.243 ns                 ;
; -3.817 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.246 ns                 ;
; -3.814 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.249 ns                 ;
; -3.747 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.316 ns                 ;
; -3.746 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.317 ns                 ;
; -3.746 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.317 ns                 ;
; -3.737 ns                               ; spectrum_state.011                                                                                                              ; spectrum_state.100                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.326 ns                 ;
; -3.691 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.164 ns                   ; 1.473 ns                 ;
; -3.689 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.164 ns                   ; 1.475 ns                 ;
; -3.682 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.163 ns                   ; 1.481 ns                 ;
; -3.672 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.166 ns                   ; 1.494 ns                 ;
; -3.668 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.163 ns                   ; 1.495 ns                 ;
; -3.668 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.175 ns                   ; 1.507 ns                 ;
; -3.665 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.166 ns                   ; 1.501 ns                 ;
; -3.657 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.193 ns                   ; 1.536 ns                 ;
; -3.655 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.163 ns                   ; 1.508 ns                 ;
; -3.652 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.163 ns                   ; 1.511 ns                 ;
; -3.651 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.144 ns                   ; 1.493 ns                 ;
; -3.649 ns                               ; q[13]                                                                                                                           ; q[14]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.064 ns                   ; 1.415 ns                 ;
; -3.646 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.163 ns                   ; 1.517 ns                 ;
; -3.646 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.183 ns                   ; 1.537 ns                 ;
; -3.643 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.180 ns                   ; 1.537 ns                 ;
; -3.642 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.172 ns                   ; 1.530 ns                 ;
; -3.641 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.188 ns                   ; 1.547 ns                 ;
; -3.627 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.193 ns                   ; 1.566 ns                 ;
; -3.625 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                               ; spectrum_state.001                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.841 ns                   ; 4.216 ns                 ;
; -3.615 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.448 ns                 ;
; -3.606 ns                               ; q[6]                                                                                                                            ; q[7]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.078 ns                   ; 1.472 ns                 ;
; -3.600 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.144 ns                   ; 1.544 ns                 ;
; -3.596 ns                               ; spectrum_data[14]                                                                                                               ; spectrum_data[14]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.467 ns                 ;
; -3.593 ns                               ; temp_Penny_serialno[2]                                                                                                          ; temp_Penny_serialno[2]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.470 ns                 ;
; -3.589 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.144 ns                   ; 1.555 ns                 ;
; -3.580 ns                               ; spectrum_data[12]                                                                                                               ; spectrum_data[12]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.483 ns                 ;
; -3.574 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.154 ns                   ; 1.580 ns                 ;
; -3.572 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.491 ns                 ;
; -3.567 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.173 ns                   ; 1.606 ns                 ;
; -3.567 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.496 ns                 ;
; -3.562 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.154 ns                   ; 1.592 ns                 ;
; -3.562 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.182 ns                   ; 1.620 ns                 ;
; -3.561 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.502 ns                 ;
; -3.474 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.060 ns                   ; 1.586 ns                 ;
; -3.446 ns                               ; q[11]                                                                                                                           ; q[12]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.072 ns                   ; 1.626 ns                 ;
; -3.410 ns                               ; spec.01                                                                                                                         ; spec.10                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.653 ns                 ;
; -3.410 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.653 ns                 ;
; -3.403 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.660 ns                 ;
; -3.395 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.668 ns                 ;
; -3.394 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.669 ns                 ;
; -3.388 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.675 ns                 ;
; -3.371 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                               ; spectrum_state.001                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.841 ns                   ; 4.470 ns                 ;
; -3.350 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.713 ns                 ;
; -3.341 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.722 ns                 ;
; -3.338 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.725 ns                 ;
; -3.324 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.739 ns                 ;
; -3.317 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.746 ns                 ;
; -3.315 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.748 ns                 ;
; -3.307 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.756 ns                 ;
; -3.292 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.181 ns                   ; 1.889 ns                 ;
; -3.291 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.193 ns                   ; 1.902 ns                 ;
; -3.291 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.194 ns                   ; 1.903 ns                 ;
; -3.288 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.172 ns                   ; 1.884 ns                 ;
; -3.287 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.181 ns                   ; 1.894 ns                 ;
; -3.286 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.180 ns                   ; 1.894 ns                 ;
; -3.284 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.188 ns                   ; 1.904 ns                 ;
; -3.268 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.183 ns                   ; 1.915 ns                 ;
; -3.265 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.194 ns                   ; 1.929 ns                 ;
; -3.264 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.174 ns                   ; 1.910 ns                 ;
; -3.264 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.193 ns                   ; 1.929 ns                 ;
; -3.264 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.172 ns                   ; 1.908 ns                 ;
; -3.264 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.799 ns                 ;
; -3.258 ns                               ; spectrum[0]                                                                                                                     ; EP4_data[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.994 ns                   ; 0.736 ns                 ;
; -3.257 ns                               ; spectrum[8]                                                                                                                     ; EP4_data[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.994 ns                   ; 0.737 ns                 ;
; -3.256 ns                               ; spectrum[2]                                                                                                                     ; EP4_data[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.994 ns                   ; 0.738 ns                 ;
; -3.256 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.180 ns                   ; 1.924 ns                 ;
; -3.256 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.180 ns                   ; 1.924 ns                 ;
; -3.256 ns                               ; spectrum[1]                                                                                                                     ; EP4_data[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.994 ns                   ; 0.738 ns                 ;
; -3.254 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.154 ns                   ; 1.900 ns                 ;
; -3.253 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.193 ns                   ; 1.940 ns                 ;
; -3.252 ns                               ; Merc_serialno[1]                                                                                                                ; Tx_control_2[1]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.994 ns                   ; 0.742 ns                 ;
; -3.252 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.175 ns                   ; 1.923 ns                 ;
; -3.252 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.182 ns                   ; 1.930 ns                 ;
; -3.252 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.063 ns                   ; 1.811 ns                 ;
; -3.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.193 ns                   ; 1.943 ns                 ;
; -3.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.193 ns                   ; 1.943 ns                 ;
; -3.247 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.197 ns                   ; 1.950 ns                 ;
; -3.246 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.175 ns                   ; 1.929 ns                 ;
; -3.245 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.145 ns                   ; 1.900 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -8.224 ns                               ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.267 ns                   ; 1.043 ns                 ;
; -8.033 ns                               ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.268 ns                   ; 1.235 ns                 ;
; -7.880 ns                               ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.298 ns                   ; 1.418 ns                 ;
; -7.876 ns                               ; temp_Merc_serialno[3]                                                                                                           ; Merc_serialno[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.298 ns                   ; 1.422 ns                 ;
; -7.865 ns                               ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.290 ns                   ; 1.425 ns                 ;
; -7.862 ns                               ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.271 ns                   ; 1.409 ns                 ;
; -7.853 ns                               ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.271 ns                   ; 1.418 ns                 ;
; -7.793 ns                               ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.268 ns                   ; 1.475 ns                 ;
; -7.777 ns                               ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.255 ns                   ; 1.478 ns                 ;
; -7.763 ns                               ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.247 ns                   ; 1.484 ns                 ;
; -7.702 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.298 ns                   ; 1.596 ns                 ;
; -7.504 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.271 ns                   ; 1.767 ns                 ;
; -7.487 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.280 ns                   ; 1.793 ns                 ;
; -7.482 ns                               ; temp_Merc_serialno[5]                                                                                                           ; Merc_serialno[5]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.285 ns                   ; 1.803 ns                 ;
; -7.463 ns                               ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.266 ns                   ; 1.803 ns                 ;
; -7.455 ns                               ; spectrum_data[15]                                                                                                               ; spectrum[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.272 ns                   ; 1.817 ns                 ;
; -7.439 ns                               ; temp_Penny_serialno[1]                                                                                                          ; Penny_serialno[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.273 ns                   ; 1.834 ns                 ;
; -7.416 ns                               ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.282 ns                   ; 1.866 ns                 ;
; -7.398 ns                               ; temp_Penny_serialno[2]                                                                                                          ; Penny_serialno[2]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.277 ns                   ; 1.879 ns                 ;
; -7.334 ns                               ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.251 ns                   ; 1.917 ns                 ;
; -7.309 ns                               ; spectrum_data[6]                                                                                                                ; spectrum[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.280 ns                   ; 1.971 ns                 ;
; -7.258 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.247 ns                   ; 1.989 ns                 ;
; -7.111 ns                               ; spectrum_data[2]                                                                                                                ; spectrum[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.296 ns                   ; 2.185 ns                 ;
; -7.096 ns                               ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.266 ns                   ; 2.170 ns                 ;
; -6.767 ns                               ; spectrum_data[5]                                                                                                                ; spectrum[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.282 ns                   ; 2.515 ns                 ;
; -6.753 ns                               ; spectrum_data[9]                                                                                                                ; spectrum[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.299 ns                   ; 2.546 ns                 ;
; -6.752 ns                               ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.299 ns                   ; 2.547 ns                 ;
; -6.713 ns                               ; spectrum_data[3]                                                                                                                ; spectrum[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 9.296 ns                   ; 2.583 ns                 ;
; -3.064 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[9]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.735 ns                 ;
; -3.063 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.736 ns                 ;
; -3.062 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.737 ns                 ;
; -3.061 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.738 ns                 ;
; -3.055 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.744 ns                 ;
; -3.055 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.744 ns                 ;
; -3.055 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.744 ns                 ;
; -3.055 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.744 ns                 ;
; -3.054 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[7]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.745 ns                 ;
; -3.053 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.746 ns                 ;
; -3.051 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.748 ns                 ;
; -3.047 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.752 ns                 ;
; -3.045 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.754 ns                 ;
; -3.044 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.755 ns                 ;
; -3.037 ns                               ; q[4]                                                                                                                            ; q[5]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.762 ns                 ;
; -2.930 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                               ; spectrum_state.001                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.577 ns                   ; 3.647 ns                 ;
; -2.907 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.892 ns                 ;
; -2.906 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.893 ns                 ;
; -2.903 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[8]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.896 ns                 ;
; -2.895 ns                               ; q[8]                                                                                                                            ; q[9]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.904 ns                 ;
; -2.894 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.905 ns                 ;
; -2.893 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.906 ns                 ;
; -2.892 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.907 ns                 ;
; -2.889 ns                               ; q[1]                                                                                                                            ; q[2]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.910 ns                 ;
; -2.889 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.910 ns                 ;
; -2.879 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.920 ns                 ;
; -2.873 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 0.926 ns                 ;
; -2.806 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.902 ns                   ; 1.096 ns                 ;
; -2.786 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.899 ns                   ; 1.113 ns                 ;
; -2.776 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.899 ns                   ; 1.123 ns                 ;
; -2.659 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.140 ns                 ;
; -2.624 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.175 ns                 ;
; -2.611 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.188 ns                 ;
; -2.602 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.197 ns                 ;
; -2.599 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.200 ns                 ;
; -2.573 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.226 ns                 ;
; -2.563 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.236 ns                 ;
; -2.562 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.237 ns                 ;
; -2.556 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.243 ns                 ;
; -2.553 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.246 ns                 ;
; -2.550 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.249 ns                 ;
; -2.483 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.316 ns                 ;
; -2.482 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.317 ns                 ;
; -2.482 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.317 ns                 ;
; -2.473 ns                               ; spectrum_state.011                                                                                                              ; spectrum_state.100                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.326 ns                 ;
; -2.427 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.900 ns                   ; 1.473 ns                 ;
; -2.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.900 ns                   ; 1.475 ns                 ;
; -2.418 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.899 ns                   ; 1.481 ns                 ;
; -2.408 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.902 ns                   ; 1.494 ns                 ;
; -2.404 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.899 ns                   ; 1.495 ns                 ;
; -2.404 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.911 ns                   ; 1.507 ns                 ;
; -2.401 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.902 ns                   ; 1.501 ns                 ;
; -2.393 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.929 ns                   ; 1.536 ns                 ;
; -2.391 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.899 ns                   ; 1.508 ns                 ;
; -2.388 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.899 ns                   ; 1.511 ns                 ;
; -2.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.880 ns                   ; 1.493 ns                 ;
; -2.385 ns                               ; q[13]                                                                                                                           ; q[14]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.800 ns                   ; 1.415 ns                 ;
; -2.382 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.899 ns                   ; 1.517 ns                 ;
; -2.382 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.919 ns                   ; 1.537 ns                 ;
; -2.379 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.916 ns                   ; 1.537 ns                 ;
; -2.378 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.908 ns                   ; 1.530 ns                 ;
; -2.377 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.924 ns                   ; 1.547 ns                 ;
; -2.363 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.929 ns                   ; 1.566 ns                 ;
; -2.361 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                               ; spectrum_state.001                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.577 ns                   ; 4.216 ns                 ;
; -2.351 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.448 ns                 ;
; -2.342 ns                               ; q[6]                                                                                                                            ; q[7]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.814 ns                   ; 1.472 ns                 ;
; -2.336 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.880 ns                   ; 1.544 ns                 ;
; -2.332 ns                               ; spectrum_data[14]                                                                                                               ; spectrum_data[14]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.467 ns                 ;
; -2.329 ns                               ; temp_Penny_serialno[2]                                                                                                          ; temp_Penny_serialno[2]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.470 ns                 ;
; -2.325 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.880 ns                   ; 1.555 ns                 ;
; -2.316 ns                               ; spectrum_data[12]                                                                                                               ; spectrum_data[12]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.483 ns                 ;
; -2.310 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.890 ns                   ; 1.580 ns                 ;
; -2.308 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.491 ns                 ;
; -2.303 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.909 ns                   ; 1.606 ns                 ;
; -2.303 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.496 ns                 ;
; -2.298 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.890 ns                   ; 1.592 ns                 ;
; -2.298 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.918 ns                   ; 1.620 ns                 ;
; -2.297 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.502 ns                 ;
; -2.210 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.796 ns                   ; 1.586 ns                 ;
; -2.182 ns                               ; q[11]                                                                                                                           ; q[12]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.808 ns                   ; 1.626 ns                 ;
; -2.146 ns                               ; spec.01                                                                                                                         ; spec.10                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.653 ns                 ;
; -2.146 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.653 ns                 ;
; -2.139 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.660 ns                 ;
; -2.131 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.668 ns                 ;
; -2.130 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.669 ns                 ;
; -2.124 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.675 ns                 ;
; -2.107 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                               ; spectrum_state.001                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.577 ns                   ; 4.470 ns                 ;
; -2.086 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.713 ns                 ;
; -2.077 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.722 ns                 ;
; -2.074 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.725 ns                 ;
; -2.060 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.739 ns                 ;
; -2.053 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.746 ns                 ;
; -2.051 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.748 ns                 ;
; -2.043 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.756 ns                 ;
; -2.028 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.917 ns                   ; 1.889 ns                 ;
; -2.027 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.929 ns                   ; 1.902 ns                 ;
; -2.027 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.930 ns                   ; 1.903 ns                 ;
; -2.024 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.908 ns                   ; 1.884 ns                 ;
; -2.023 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.917 ns                   ; 1.894 ns                 ;
; -2.022 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.916 ns                   ; 1.894 ns                 ;
; -2.020 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.924 ns                   ; 1.904 ns                 ;
; -2.004 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.919 ns                   ; 1.915 ns                 ;
; -2.001 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.930 ns                   ; 1.929 ns                 ;
; -2.000 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.910 ns                   ; 1.910 ns                 ;
; -2.000 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.929 ns                   ; 1.929 ns                 ;
; -2.000 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.908 ns                   ; 1.908 ns                 ;
; -2.000 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.799 ns                 ;
; -1.994 ns                               ; spectrum[0]                                                                                                                     ; EP4_data[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.736 ns                 ;
; -1.993 ns                               ; spectrum[8]                                                                                                                     ; EP4_data[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.737 ns                 ;
; -1.992 ns                               ; spectrum[2]                                                                                                                     ; EP4_data[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.738 ns                 ;
; -1.992 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.916 ns                   ; 1.924 ns                 ;
; -1.992 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.916 ns                   ; 1.924 ns                 ;
; -1.992 ns                               ; spectrum[1]                                                                                                                     ; EP4_data[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.738 ns                 ;
; -1.990 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.890 ns                   ; 1.900 ns                 ;
; -1.989 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.929 ns                   ; 1.940 ns                 ;
; -1.988 ns                               ; Merc_serialno[1]                                                                                                                ; Tx_control_2[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.742 ns                 ;
; -1.988 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.911 ns                   ; 1.923 ns                 ;
; -1.988 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.918 ns                   ; 1.930 ns                 ;
; -1.988 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.811 ns                 ;
; -1.986 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.929 ns                   ; 1.943 ns                 ;
; -1.986 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.929 ns                   ; 1.943 ns                 ;
; -1.983 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.933 ns                   ; 1.950 ns                 ;
; -1.982 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.911 ns                   ; 1.929 ns                 ;
; -1.981 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.881 ns                   ; 1.900 ns                 ;
; -1.980 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.891 ns                   ; 1.911 ns                 ;
; -1.978 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.908 ns                   ; 1.930 ns                 ;
; -1.977 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.909 ns                   ; 1.932 ns                 ;
; -1.972 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.890 ns                   ; 1.918 ns                 ;
; -1.972 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.827 ns                 ;
; -1.967 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.909 ns                   ; 1.942 ns                 ;
; -1.965 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.910 ns                   ; 1.945 ns                 ;
; -1.964 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.924 ns                   ; 1.960 ns                 ;
; -1.964 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.929 ns                   ; 1.965 ns                 ;
; -1.963 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.919 ns                   ; 1.956 ns                 ;
; -1.962 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.918 ns                   ; 1.956 ns                 ;
; -1.957 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.890 ns                   ; 1.933 ns                 ;
; -1.954 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.845 ns                 ;
; -1.953 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.909 ns                   ; 1.956 ns                 ;
; -1.952 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.880 ns                   ; 1.928 ns                 ;
; -1.952 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.929 ns                   ; 1.977 ns                 ;
; -1.949 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg4 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.918 ns                   ; 1.969 ns                 ;
; -1.946 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.890 ns                   ; 1.944 ns                 ;
; -1.945 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.909 ns                   ; 1.964 ns                 ;
; -1.944 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.881 ns                   ; 1.937 ns                 ;
; -1.941 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.858 ns                 ;
; -1.938 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.890 ns                   ; 1.952 ns                 ;
; -1.937 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.890 ns                   ; 1.953 ns                 ;
; -1.933 ns                               ; AK_reset~reg0                                                                                                                   ; spectrum_state.001                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.577 ns                   ; 4.644 ns                 ;
; -1.933 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.916 ns                   ; 1.983 ns                 ;
; -1.922 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.877 ns                 ;
; -1.903 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.896 ns                 ;
; -1.902 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.897 ns                 ;
; -1.886 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.913 ns                 ;
; -1.868 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.931 ns                 ;
; -1.863 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.936 ns                 ;
; -1.855 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.944 ns                 ;
; -1.851 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.948 ns                 ;
; -1.838 ns                               ; spectrum[9]                                                                                                                     ; EP4_data[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.892 ns                 ;
; -1.838 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.961 ns                 ;
; -1.837 ns                               ; spectrum[3]                                                                                                                     ; EP4_data[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.893 ns                 ;
; -1.836 ns                               ; Penny_serialno[0]                                                                                                               ; Tx_control_3[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.894 ns                 ;
; -1.836 ns                               ; Penny_serialno[1]                                                                                                               ; Tx_control_3[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.894 ns                 ;
; -1.833 ns                               ; spectrum[4]                                                                                                                     ; EP4_data[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.897 ns                 ;
; -1.827 ns                               ; Merc_serialno[5]                                                                                                                ; Tx_control_2[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.730 ns                   ; 0.903 ns                 ;
; -1.800 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 1.999 ns                 ;
; -1.777 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 2.022 ns                 ;
; -1.769 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 2.030 ns                 ;
; -1.757 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[9]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.793 ns                   ; 2.036 ns                 ;
; -1.749 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 2.050 ns                 ;
; -1.745 ns                               ; AD_state[1]                                                                                                                     ; loop_counter[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.799 ns                   ; 2.054 ns                 ;
; -1.733 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.800 ns                   ; 2.067 ns                 ;
; -1.722 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.798 ns                   ; 2.076 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -9.611 ns                               ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.654 ns                  ; 1.043 ns                 ;
; -9.420 ns                               ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.655 ns                  ; 1.235 ns                 ;
; -9.267 ns                               ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.685 ns                  ; 1.418 ns                 ;
; -9.263 ns                               ; temp_Merc_serialno[3]                                                                                                           ; Merc_serialno[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.685 ns                  ; 1.422 ns                 ;
; -9.252 ns                               ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.677 ns                  ; 1.425 ns                 ;
; -9.249 ns                               ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.658 ns                  ; 1.409 ns                 ;
; -9.240 ns                               ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.658 ns                  ; 1.418 ns                 ;
; -9.180 ns                               ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.655 ns                  ; 1.475 ns                 ;
; -9.164 ns                               ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.642 ns                  ; 1.478 ns                 ;
; -9.150 ns                               ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.634 ns                  ; 1.484 ns                 ;
; -9.089 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.685 ns                  ; 1.596 ns                 ;
; -8.891 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.658 ns                  ; 1.767 ns                 ;
; -8.874 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.667 ns                  ; 1.793 ns                 ;
; -8.869 ns                               ; temp_Merc_serialno[5]                                                                                                           ; Merc_serialno[5]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.672 ns                  ; 1.803 ns                 ;
; -8.850 ns                               ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.653 ns                  ; 1.803 ns                 ;
; -8.842 ns                               ; spectrum_data[15]                                                                                                               ; spectrum[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.659 ns                  ; 1.817 ns                 ;
; -8.826 ns                               ; temp_Penny_serialno[1]                                                                                                          ; Penny_serialno[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.660 ns                  ; 1.834 ns                 ;
; -8.803 ns                               ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.669 ns                  ; 1.866 ns                 ;
; -8.785 ns                               ; temp_Penny_serialno[2]                                                                                                          ; Penny_serialno[2]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.664 ns                  ; 1.879 ns                 ;
; -8.721 ns                               ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.638 ns                  ; 1.917 ns                 ;
; -8.696 ns                               ; spectrum_data[6]                                                                                                                ; spectrum[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.667 ns                  ; 1.971 ns                 ;
; -8.645 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.634 ns                  ; 1.989 ns                 ;
; -8.498 ns                               ; spectrum_data[2]                                                                                                                ; spectrum[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.683 ns                  ; 2.185 ns                 ;
; -8.483 ns                               ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.653 ns                  ; 2.170 ns                 ;
; -8.154 ns                               ; spectrum_data[5]                                                                                                                ; spectrum[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.669 ns                  ; 2.515 ns                 ;
; -8.140 ns                               ; spectrum_data[9]                                                                                                                ; spectrum[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.686 ns                  ; 2.546 ns                 ;
; -8.139 ns                               ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.686 ns                  ; 2.547 ns                 ;
; -8.100 ns                               ; spectrum_data[3]                                                                                                                ; spectrum[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.683 ns                  ; 2.583 ns                 ;
; -4.451 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[9]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.735 ns                 ;
; -4.450 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.736 ns                 ;
; -4.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.737 ns                 ;
; -4.448 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.738 ns                 ;
; -4.442 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.744 ns                 ;
; -4.442 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.744 ns                 ;
; -4.442 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.744 ns                 ;
; -4.442 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.744 ns                 ;
; -4.441 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[7]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.745 ns                 ;
; -4.440 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.746 ns                 ;
; -4.438 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.748 ns                 ;
; -4.434 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.752 ns                 ;
; -4.432 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.754 ns                 ;
; -4.431 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.755 ns                 ;
; -4.424 ns                               ; q[4]                                                                                                                            ; q[5]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.762 ns                 ;
; -4.317 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                               ; spectrum_state.001                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.964 ns                   ; 3.647 ns                 ;
; -4.294 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.892 ns                 ;
; -4.293 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.893 ns                 ;
; -4.290 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[8]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.896 ns                 ;
; -4.282 ns                               ; q[8]                                                                                                                            ; q[9]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.904 ns                 ;
; -4.281 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.905 ns                 ;
; -4.280 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.906 ns                 ;
; -4.279 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.907 ns                 ;
; -4.276 ns                               ; q[1]                                                                                                                            ; q[2]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.910 ns                 ;
; -4.276 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.910 ns                 ;
; -4.266 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.920 ns                 ;
; -4.260 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 0.926 ns                 ;
; -4.193 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.289 ns                   ; 1.096 ns                 ;
; -4.173 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.286 ns                   ; 1.113 ns                 ;
; -4.163 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.286 ns                   ; 1.123 ns                 ;
; -4.046 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.140 ns                 ;
; -4.011 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.175 ns                 ;
; -3.998 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.188 ns                 ;
; -3.989 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.197 ns                 ;
; -3.986 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.200 ns                 ;
; -3.960 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.226 ns                 ;
; -3.950 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.236 ns                 ;
; -3.949 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.237 ns                 ;
; -3.943 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.243 ns                 ;
; -3.940 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.246 ns                 ;
; -3.937 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.249 ns                 ;
; -3.870 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.316 ns                 ;
; -3.869 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.317 ns                 ;
; -3.869 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.317 ns                 ;
; -3.860 ns                               ; spectrum_state.011                                                                                                              ; spectrum_state.100                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.326 ns                 ;
; -3.814 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.287 ns                   ; 1.473 ns                 ;
; -3.812 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.287 ns                   ; 1.475 ns                 ;
; -3.805 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.286 ns                   ; 1.481 ns                 ;
; -3.795 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.289 ns                   ; 1.494 ns                 ;
; -3.791 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.286 ns                   ; 1.495 ns                 ;
; -3.791 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.298 ns                   ; 1.507 ns                 ;
; -3.788 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.289 ns                   ; 1.501 ns                 ;
; -3.780 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.316 ns                   ; 1.536 ns                 ;
; -3.778 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.286 ns                   ; 1.508 ns                 ;
; -3.775 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.286 ns                   ; 1.511 ns                 ;
; -3.774 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.267 ns                   ; 1.493 ns                 ;
; -3.772 ns                               ; q[13]                                                                                                                           ; q[14]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.187 ns                   ; 1.415 ns                 ;
; -3.769 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.286 ns                   ; 1.517 ns                 ;
; -3.769 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.306 ns                   ; 1.537 ns                 ;
; -3.766 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.303 ns                   ; 1.537 ns                 ;
; -3.765 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 1.530 ns                 ;
; -3.764 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.311 ns                   ; 1.547 ns                 ;
; -3.750 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.316 ns                   ; 1.566 ns                 ;
; -3.748 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                               ; spectrum_state.001                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.964 ns                   ; 4.216 ns                 ;
; -3.738 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.448 ns                 ;
; -3.729 ns                               ; q[6]                                                                                                                            ; q[7]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.201 ns                   ; 1.472 ns                 ;
; -3.723 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.267 ns                   ; 1.544 ns                 ;
; -3.719 ns                               ; spectrum_data[14]                                                                                                               ; spectrum_data[14]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.467 ns                 ;
; -3.716 ns                               ; temp_Penny_serialno[2]                                                                                                          ; temp_Penny_serialno[2]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.470 ns                 ;
; -3.712 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.267 ns                   ; 1.555 ns                 ;
; -3.703 ns                               ; spectrum_data[12]                                                                                                               ; spectrum_data[12]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.483 ns                 ;
; -3.697 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.277 ns                   ; 1.580 ns                 ;
; -3.695 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.491 ns                 ;
; -3.690 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.296 ns                   ; 1.606 ns                 ;
; -3.690 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.496 ns                 ;
; -3.685 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.277 ns                   ; 1.592 ns                 ;
; -3.685 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.305 ns                   ; 1.620 ns                 ;
; -3.684 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.502 ns                 ;
; -3.597 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.183 ns                   ; 1.586 ns                 ;
; -3.569 ns                               ; q[11]                                                                                                                           ; q[12]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.626 ns                 ;
; -3.533 ns                               ; spec.01                                                                                                                         ; spec.10                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.653 ns                 ;
; -3.533 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.653 ns                 ;
; -3.526 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.660 ns                 ;
; -3.518 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.668 ns                 ;
; -3.517 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.669 ns                 ;
; -3.511 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.675 ns                 ;
; -3.494 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                               ; spectrum_state.001                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.964 ns                   ; 4.470 ns                 ;
; -3.473 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.713 ns                 ;
; -3.464 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.722 ns                 ;
; -3.461 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.725 ns                 ;
; -3.447 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.739 ns                 ;
; -3.440 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.746 ns                 ;
; -3.438 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.748 ns                 ;
; -3.430 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.756 ns                 ;
; -3.415 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.304 ns                   ; 1.889 ns                 ;
; -3.414 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.316 ns                   ; 1.902 ns                 ;
; -3.414 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.317 ns                   ; 1.903 ns                 ;
; -3.411 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 1.884 ns                 ;
; -3.410 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.304 ns                   ; 1.894 ns                 ;
; -3.409 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.303 ns                   ; 1.894 ns                 ;
; -3.407 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.311 ns                   ; 1.904 ns                 ;
; -3.391 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.306 ns                   ; 1.915 ns                 ;
; -3.388 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.317 ns                   ; 1.929 ns                 ;
; -3.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.297 ns                   ; 1.910 ns                 ;
; -3.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.316 ns                   ; 1.929 ns                 ;
; -3.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 1.908 ns                 ;
; -3.387 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.799 ns                 ;
; -3.381 ns                               ; spectrum[0]                                                                                                                     ; EP4_data[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.736 ns                 ;
; -3.380 ns                               ; spectrum[8]                                                                                                                     ; EP4_data[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.737 ns                 ;
; -3.379 ns                               ; spectrum[2]                                                                                                                     ; EP4_data[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.738 ns                 ;
; -3.379 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.303 ns                   ; 1.924 ns                 ;
; -3.379 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.303 ns                   ; 1.924 ns                 ;
; -3.379 ns                               ; spectrum[1]                                                                                                                     ; EP4_data[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.738 ns                 ;
; -3.377 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.277 ns                   ; 1.900 ns                 ;
; -3.376 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.316 ns                   ; 1.940 ns                 ;
; -3.375 ns                               ; Merc_serialno[1]                                                                                                                ; Tx_control_2[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.742 ns                 ;
; -3.375 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.298 ns                   ; 1.923 ns                 ;
; -3.375 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.305 ns                   ; 1.930 ns                 ;
; -3.375 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.811 ns                 ;
; -3.373 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.316 ns                   ; 1.943 ns                 ;
; -3.373 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.316 ns                   ; 1.943 ns                 ;
; -3.370 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.320 ns                   ; 1.950 ns                 ;
; -3.369 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.298 ns                   ; 1.929 ns                 ;
; -3.368 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.268 ns                   ; 1.900 ns                 ;
; -3.367 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.278 ns                   ; 1.911 ns                 ;
; -3.365 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 1.930 ns                 ;
; -3.364 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.296 ns                   ; 1.932 ns                 ;
; -3.359 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.277 ns                   ; 1.918 ns                 ;
; -3.359 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.827 ns                 ;
; -3.354 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.296 ns                   ; 1.942 ns                 ;
; -3.352 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.297 ns                   ; 1.945 ns                 ;
; -3.351 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.311 ns                   ; 1.960 ns                 ;
; -3.351 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.316 ns                   ; 1.965 ns                 ;
; -3.350 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.306 ns                   ; 1.956 ns                 ;
; -3.349 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.305 ns                   ; 1.956 ns                 ;
; -3.344 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.277 ns                   ; 1.933 ns                 ;
; -3.341 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.845 ns                 ;
; -3.340 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.296 ns                   ; 1.956 ns                 ;
; -3.339 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.267 ns                   ; 1.928 ns                 ;
; -3.339 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.316 ns                   ; 1.977 ns                 ;
; -3.336 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg4 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.305 ns                   ; 1.969 ns                 ;
; -3.333 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.277 ns                   ; 1.944 ns                 ;
; -3.332 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.296 ns                   ; 1.964 ns                 ;
; -3.331 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.268 ns                   ; 1.937 ns                 ;
; -3.328 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.858 ns                 ;
; -3.325 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.277 ns                   ; 1.952 ns                 ;
; -3.324 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.277 ns                   ; 1.953 ns                 ;
; -3.320 ns                               ; AK_reset~reg0                                                                                                                   ; spectrum_state.001                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.964 ns                   ; 4.644 ns                 ;
; -3.320 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.303 ns                   ; 1.983 ns                 ;
; -3.309 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.877 ns                 ;
; -3.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.896 ns                 ;
; -3.289 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.897 ns                 ;
; -3.273 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.913 ns                 ;
; -3.255 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.931 ns                 ;
; -3.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.936 ns                 ;
; -3.242 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.944 ns                 ;
; -3.238 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.948 ns                 ;
; -3.225 ns                               ; spectrum[9]                                                                                                                     ; EP4_data[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.892 ns                 ;
; -3.225 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.961 ns                 ;
; -3.224 ns                               ; spectrum[3]                                                                                                                     ; EP4_data[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.893 ns                 ;
; -3.223 ns                               ; Penny_serialno[0]                                                                                                               ; Tx_control_3[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.894 ns                 ;
; -3.223 ns                               ; Penny_serialno[1]                                                                                                               ; Tx_control_3[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.894 ns                 ;
; -3.220 ns                               ; spectrum[4]                                                                                                                     ; EP4_data[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.897 ns                 ;
; -3.214 ns                               ; Merc_serialno[5]                                                                                                                ; Tx_control_2[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.117 ns                   ; 0.903 ns                 ;
; -3.187 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.999 ns                 ;
; -3.164 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 2.022 ns                 ;
; -3.156 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 2.030 ns                 ;
; -3.144 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.180 ns                   ; 2.036 ns                 ;
; -3.136 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 2.050 ns                 ;
; -3.132 ns                               ; AD_state[1]                                                                                                                     ; loop_counter[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 2.054 ns                 ;
; -3.120 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.187 ns                   ; 2.067 ns                 ;
; -3.109 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.185 ns                   ; 2.076 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -9.595 ns                               ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.638 ns                  ; 1.043 ns                 ;
; -9.404 ns                               ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.639 ns                  ; 1.235 ns                 ;
; -9.251 ns                               ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.669 ns                  ; 1.418 ns                 ;
; -9.247 ns                               ; temp_Merc_serialno[3]                                                                                                           ; Merc_serialno[3]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.669 ns                  ; 1.422 ns                 ;
; -9.236 ns                               ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.661 ns                  ; 1.425 ns                 ;
; -9.233 ns                               ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.642 ns                  ; 1.409 ns                 ;
; -9.224 ns                               ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.642 ns                  ; 1.418 ns                 ;
; -9.164 ns                               ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.639 ns                  ; 1.475 ns                 ;
; -9.148 ns                               ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.626 ns                  ; 1.478 ns                 ;
; -9.134 ns                               ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.618 ns                  ; 1.484 ns                 ;
; -9.073 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.669 ns                  ; 1.596 ns                 ;
; -8.875 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.642 ns                  ; 1.767 ns                 ;
; -8.858 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.651 ns                  ; 1.793 ns                 ;
; -8.853 ns                               ; temp_Merc_serialno[5]                                                                                                           ; Merc_serialno[5]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.656 ns                  ; 1.803 ns                 ;
; -8.834 ns                               ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.637 ns                  ; 1.803 ns                 ;
; -8.826 ns                               ; spectrum_data[15]                                                                                                               ; spectrum[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.643 ns                  ; 1.817 ns                 ;
; -8.810 ns                               ; temp_Penny_serialno[1]                                                                                                          ; Penny_serialno[1]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.644 ns                  ; 1.834 ns                 ;
; -8.787 ns                               ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.653 ns                  ; 1.866 ns                 ;
; -8.769 ns                               ; temp_Penny_serialno[2]                                                                                                          ; Penny_serialno[2]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.648 ns                  ; 1.879 ns                 ;
; -8.705 ns                               ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.622 ns                  ; 1.917 ns                 ;
; -8.680 ns                               ; spectrum_data[6]                                                                                                                ; spectrum[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.651 ns                  ; 1.971 ns                 ;
; -8.629 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.618 ns                  ; 1.989 ns                 ;
; -8.482 ns                               ; spectrum_data[2]                                                                                                                ; spectrum[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.667 ns                  ; 2.185 ns                 ;
; -8.467 ns                               ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.637 ns                  ; 2.170 ns                 ;
; -8.138 ns                               ; spectrum_data[5]                                                                                                                ; spectrum[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.653 ns                  ; 2.515 ns                 ;
; -8.124 ns                               ; spectrum_data[9]                                                                                                                ; spectrum[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.670 ns                  ; 2.546 ns                 ;
; -8.123 ns                               ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.670 ns                  ; 2.547 ns                 ;
; -8.084 ns                               ; spectrum_data[3]                                                                                                                ; spectrum[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 10.667 ns                  ; 2.583 ns                 ;
; -4.435 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[9]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.735 ns                 ;
; -4.434 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.736 ns                 ;
; -4.433 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.737 ns                 ;
; -4.432 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.738 ns                 ;
; -4.426 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.744 ns                 ;
; -4.426 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.744 ns                 ;
; -4.426 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.744 ns                 ;
; -4.426 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.744 ns                 ;
; -4.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[7]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.745 ns                 ;
; -4.424 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.746 ns                 ;
; -4.422 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.748 ns                 ;
; -4.418 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.752 ns                 ;
; -4.416 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.754 ns                 ;
; -4.415 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.755 ns                 ;
; -4.408 ns                               ; q[4]                                                                                                                            ; q[5]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.762 ns                 ;
; -4.301 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                               ; spectrum_state.001                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.948 ns                   ; 3.647 ns                 ;
; -4.278 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.892 ns                 ;
; -4.277 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.893 ns                 ;
; -4.274 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[8]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.896 ns                 ;
; -4.266 ns                               ; q[8]                                                                                                                            ; q[9]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.904 ns                 ;
; -4.265 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.905 ns                 ;
; -4.264 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.906 ns                 ;
; -4.263 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.907 ns                 ;
; -4.260 ns                               ; q[1]                                                                                                                            ; q[2]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.910 ns                 ;
; -4.260 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.910 ns                 ;
; -4.250 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.920 ns                 ;
; -4.244 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 0.926 ns                 ;
; -4.177 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.273 ns                   ; 1.096 ns                 ;
; -4.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.270 ns                   ; 1.113 ns                 ;
; -4.147 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.270 ns                   ; 1.123 ns                 ;
; -4.030 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.140 ns                 ;
; -3.995 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.175 ns                 ;
; -3.982 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.188 ns                 ;
; -3.973 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.197 ns                 ;
; -3.970 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.200 ns                 ;
; -3.944 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.226 ns                 ;
; -3.934 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.236 ns                 ;
; -3.933 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.237 ns                 ;
; -3.927 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.243 ns                 ;
; -3.924 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.246 ns                 ;
; -3.921 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.249 ns                 ;
; -3.854 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.316 ns                 ;
; -3.853 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.317 ns                 ;
; -3.853 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.317 ns                 ;
; -3.844 ns                               ; spectrum_state.011                                                                                                              ; spectrum_state.100                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.326 ns                 ;
; -3.798 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.271 ns                   ; 1.473 ns                 ;
; -3.796 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.271 ns                   ; 1.475 ns                 ;
; -3.789 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.270 ns                   ; 1.481 ns                 ;
; -3.779 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.273 ns                   ; 1.494 ns                 ;
; -3.775 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.270 ns                   ; 1.495 ns                 ;
; -3.775 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.282 ns                   ; 1.507 ns                 ;
; -3.772 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.273 ns                   ; 1.501 ns                 ;
; -3.764 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.300 ns                   ; 1.536 ns                 ;
; -3.762 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.270 ns                   ; 1.508 ns                 ;
; -3.759 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.270 ns                   ; 1.511 ns                 ;
; -3.758 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.251 ns                   ; 1.493 ns                 ;
; -3.756 ns                               ; q[13]                                                                                                                           ; q[14]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.171 ns                   ; 1.415 ns                 ;
; -3.753 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.270 ns                   ; 1.517 ns                 ;
; -3.753 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.290 ns                   ; 1.537 ns                 ;
; -3.750 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.287 ns                   ; 1.537 ns                 ;
; -3.749 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.279 ns                   ; 1.530 ns                 ;
; -3.748 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 1.547 ns                 ;
; -3.734 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.300 ns                   ; 1.566 ns                 ;
; -3.732 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                               ; spectrum_state.001                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.948 ns                   ; 4.216 ns                 ;
; -3.722 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.448 ns                 ;
; -3.713 ns                               ; q[6]                                                                                                                            ; q[7]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.185 ns                   ; 1.472 ns                 ;
; -3.707 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.251 ns                   ; 1.544 ns                 ;
; -3.703 ns                               ; spectrum_data[14]                                                                                                               ; spectrum_data[14]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.467 ns                 ;
; -3.700 ns                               ; temp_Penny_serialno[2]                                                                                                          ; temp_Penny_serialno[2]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.470 ns                 ;
; -3.696 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.251 ns                   ; 1.555 ns                 ;
; -3.687 ns                               ; spectrum_data[12]                                                                                                               ; spectrum_data[12]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.483 ns                 ;
; -3.681 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.261 ns                   ; 1.580 ns                 ;
; -3.679 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.491 ns                 ;
; -3.674 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.280 ns                   ; 1.606 ns                 ;
; -3.674 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.496 ns                 ;
; -3.669 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.261 ns                   ; 1.592 ns                 ;
; -3.669 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.289 ns                   ; 1.620 ns                 ;
; -3.668 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.502 ns                 ;
; -3.581 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.167 ns                   ; 1.586 ns                 ;
; -3.553 ns                               ; q[11]                                                                                                                           ; q[12]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.179 ns                   ; 1.626 ns                 ;
; -3.517 ns                               ; spec.01                                                                                                                         ; spec.10                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.653 ns                 ;
; -3.517 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.653 ns                 ;
; -3.510 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.660 ns                 ;
; -3.502 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.668 ns                 ;
; -3.501 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.669 ns                 ;
; -3.495 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.675 ns                 ;
; -3.478 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                               ; spectrum_state.001                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.948 ns                   ; 4.470 ns                 ;
; -3.457 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.713 ns                 ;
; -3.448 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.722 ns                 ;
; -3.445 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.725 ns                 ;
; -3.431 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.739 ns                 ;
; -3.424 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.746 ns                 ;
; -3.422 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.748 ns                 ;
; -3.414 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.756 ns                 ;
; -3.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.288 ns                   ; 1.889 ns                 ;
; -3.398 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.300 ns                   ; 1.902 ns                 ;
; -3.398 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.301 ns                   ; 1.903 ns                 ;
; -3.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.279 ns                   ; 1.884 ns                 ;
; -3.394 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.288 ns                   ; 1.894 ns                 ;
; -3.393 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.287 ns                   ; 1.894 ns                 ;
; -3.391 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 1.904 ns                 ;
; -3.375 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.290 ns                   ; 1.915 ns                 ;
; -3.372 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.301 ns                   ; 1.929 ns                 ;
; -3.371 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.281 ns                   ; 1.910 ns                 ;
; -3.371 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.300 ns                   ; 1.929 ns                 ;
; -3.371 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.279 ns                   ; 1.908 ns                 ;
; -3.371 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.799 ns                 ;
; -3.365 ns                               ; spectrum[0]                                                                                                                     ; EP4_data[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.736 ns                 ;
; -3.364 ns                               ; spectrum[8]                                                                                                                     ; EP4_data[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.737 ns                 ;
; -3.363 ns                               ; spectrum[2]                                                                                                                     ; EP4_data[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.738 ns                 ;
; -3.363 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.287 ns                   ; 1.924 ns                 ;
; -3.363 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.287 ns                   ; 1.924 ns                 ;
; -3.363 ns                               ; spectrum[1]                                                                                                                     ; EP4_data[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.738 ns                 ;
; -3.361 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.261 ns                   ; 1.900 ns                 ;
; -3.360 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.300 ns                   ; 1.940 ns                 ;
; -3.359 ns                               ; Merc_serialno[1]                                                                                                                ; Tx_control_2[1]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.742 ns                 ;
; -3.359 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.282 ns                   ; 1.923 ns                 ;
; -3.359 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.289 ns                   ; 1.930 ns                 ;
; -3.359 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.811 ns                 ;
; -3.357 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.300 ns                   ; 1.943 ns                 ;
; -3.357 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.300 ns                   ; 1.943 ns                 ;
; -3.354 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.304 ns                   ; 1.950 ns                 ;
; -3.353 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.282 ns                   ; 1.929 ns                 ;
; -3.352 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.252 ns                   ; 1.900 ns                 ;
; -3.351 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.262 ns                   ; 1.911 ns                 ;
; -3.349 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.279 ns                   ; 1.930 ns                 ;
; -3.348 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.280 ns                   ; 1.932 ns                 ;
; -3.343 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.261 ns                   ; 1.918 ns                 ;
; -3.343 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.827 ns                 ;
; -3.338 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.280 ns                   ; 1.942 ns                 ;
; -3.336 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.281 ns                   ; 1.945 ns                 ;
; -3.335 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 1.960 ns                 ;
; -3.335 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.300 ns                   ; 1.965 ns                 ;
; -3.334 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.290 ns                   ; 1.956 ns                 ;
; -3.333 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg1 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.289 ns                   ; 1.956 ns                 ;
; -3.328 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.261 ns                   ; 1.933 ns                 ;
; -3.325 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.845 ns                 ;
; -3.324 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.280 ns                   ; 1.956 ns                 ;
; -3.323 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.251 ns                   ; 1.928 ns                 ;
; -3.323 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.300 ns                   ; 1.977 ns                 ;
; -3.320 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg4 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.289 ns                   ; 1.969 ns                 ;
; -3.317 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.261 ns                   ; 1.944 ns                 ;
; -3.316 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.280 ns                   ; 1.964 ns                 ;
; -3.315 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.252 ns                   ; 1.937 ns                 ;
; -3.312 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.858 ns                 ;
; -3.309 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.261 ns                   ; 1.952 ns                 ;
; -3.308 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.261 ns                   ; 1.953 ns                 ;
; -3.304 ns                               ; AK_reset~reg0                                                                                                                   ; spectrum_state.001                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.948 ns                   ; 4.644 ns                 ;
; -3.304 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.287 ns                   ; 1.983 ns                 ;
; -3.293 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.877 ns                 ;
; -3.274 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.896 ns                 ;
; -3.273 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.897 ns                 ;
; -3.257 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.913 ns                 ;
; -3.239 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.931 ns                 ;
; -3.234 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.936 ns                 ;
; -3.226 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.944 ns                 ;
; -3.222 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.948 ns                 ;
; -3.209 ns                               ; spectrum[9]                                                                                                                     ; EP4_data[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.892 ns                 ;
; -3.209 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.961 ns                 ;
; -3.208 ns                               ; spectrum[3]                                                                                                                     ; EP4_data[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.893 ns                 ;
; -3.207 ns                               ; Penny_serialno[0]                                                                                                               ; Tx_control_3[0]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.894 ns                 ;
; -3.207 ns                               ; Penny_serialno[1]                                                                                                               ; Tx_control_3[1]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.894 ns                 ;
; -3.204 ns                               ; spectrum[4]                                                                                                                     ; EP4_data[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.897 ns                 ;
; -3.198 ns                               ; Merc_serialno[5]                                                                                                                ; Tx_control_2[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.101 ns                   ; 0.903 ns                 ;
; -3.171 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 1.999 ns                 ;
; -3.148 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 2.022 ns                 ;
; -3.140 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                     ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 2.030 ns                 ;
; -3.128 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[9]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.164 ns                   ; 2.036 ns                 ;
; -3.120 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 2.050 ns                 ;
; -3.116 ns                               ; AD_state[1]                                                                                                                     ; loop_counter[0]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.170 ns                   ; 2.054 ns                 ;
; -3.104 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.171 ns                   ; 2.067 ns                 ;
; -3.093 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.169 ns                   ; 2.076 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.747 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.758 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.762 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.765 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.773 ns                 ;
; 1.174 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.229 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.242 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.556 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.558 ns                 ;
; 1.655 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.657 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.659 ns                 ;
; 1.700 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.714 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.741 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.766 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.768 ns                 ;
; 1.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.802 ns                 ;
; 1.808 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.810 ns                 ;
; 1.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.829 ns                 ;
; 1.828 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.847 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.849 ns                 ;
; 1.852 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.854 ns                 ;
; 1.916 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 1.866 ns                 ;
; 1.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.935 ns                 ;
; 1.972 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.974 ns                 ;
; 1.997 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.999 ns                 ;
; 1.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.000 ns                 ;
; 1.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.001 ns                 ;
; 2.018 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.020 ns                 ;
; 2.084 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.086 ns                 ;
; 2.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.106 ns                 ;
; 2.151 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.153 ns                 ;
; 2.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.164 ns                 ;
; 2.165 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.167 ns                 ;
; 2.189 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.191 ns                 ;
; 2.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.236 ns                 ;
; 2.248 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.250 ns                 ;
; 2.275 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.277 ns                 ;
; 2.290 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.292 ns                 ;
; 2.290 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.292 ns                 ;
; 2.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.391 ns                 ;
; 2.425 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.427 ns                 ;
; 2.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.438 ns                 ;
; 2.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.438 ns                 ;
; 2.437 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.439 ns                 ;
; 2.437 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.439 ns                 ;
; 2.437 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.439 ns                 ;
; 2.437 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.439 ns                 ;
; 2.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.477 ns                 ;
; 2.542 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.544 ns                 ;
; 2.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.595 ns                 ;
; 2.596 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.598 ns                 ;
; 2.596 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.598 ns                 ;
; 2.596 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.598 ns                 ;
; 2.596 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.598 ns                 ;
; 2.596 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.598 ns                 ;
; 2.596 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.598 ns                 ;
; 2.660 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.662 ns                 ;
; 2.674 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.676 ns                 ;
; 2.674 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.676 ns                 ;
; 2.675 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.677 ns                 ;
; 2.675 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.677 ns                 ;
; 2.675 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.677 ns                 ;
; 2.675 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.677 ns                 ;
; 2.691 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.693 ns                 ;
; 2.691 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.693 ns                 ;
; 2.697 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.699 ns                 ;
; 2.710 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.712 ns                 ;
; 2.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.762 ns                 ;
; 2.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.762 ns                 ;
; 2.761 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.763 ns                 ;
; 2.761 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.763 ns                 ;
; 2.761 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.763 ns                 ;
; 2.761 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.763 ns                 ;
; 2.780 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.782 ns                 ;
; 2.866 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.868 ns                 ;
; 2.942 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.944 ns                 ;
; 2.945 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.947 ns                 ;
; 2.945 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.947 ns                 ;
; 2.946 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.948 ns                 ;
; 2.946 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.948 ns                 ;
; 2.946 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.948 ns                 ;
; 2.946 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.948 ns                 ;
; 2.986 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.988 ns                 ;
; 2.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.997 ns                 ;
; 2.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.997 ns                 ;
; 2.996 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.998 ns                 ;
; 2.996 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.998 ns                 ;
; 2.996 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.998 ns                 ;
; 2.996 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.998 ns                 ;
; 2.997 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.999 ns                 ;
; 2.997 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.999 ns                 ;
; 2.997 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.999 ns                 ;
; 2.997 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.999 ns                 ;
; 2.997 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.999 ns                 ;
; 2.997 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.999 ns                 ;
; 3.051 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.053 ns                 ;
; 3.072 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.074 ns                 ;
; 3.089 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.091 ns                 ;
; 3.089 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.091 ns                 ;
; 3.101 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.103 ns                 ;
; 3.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.221 ns                 ;
; 3.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.221 ns                 ;
; 3.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.221 ns                 ;
; 3.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.221 ns                 ;
; 3.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.221 ns                 ;
; 3.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.221 ns                 ;
; 3.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.221 ns                 ;
; 3.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.178 ns                 ;
; 3.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.178 ns                 ;
; 3.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.258 ns                 ;
; 3.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.258 ns                 ;
; 3.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.258 ns                 ;
; 3.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.258 ns                 ;
; 3.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.258 ns                 ;
; 3.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.258 ns                 ;
; 3.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.258 ns                 ;
; 3.257 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.259 ns                 ;
; 3.307 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.309 ns                 ;
; 3.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.415 ns                 ;
; 3.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.415 ns                 ;
; 3.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.415 ns                 ;
; 3.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.415 ns                 ;
; 3.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.415 ns                 ;
; 3.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.415 ns                 ;
; 3.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.415 ns                 ;
; 3.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.397 ns                 ;
; 3.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.397 ns                 ;
; 3.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.397 ns                 ;
; 3.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.397 ns                 ;
; 3.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.397 ns                 ;
; 3.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.397 ns                 ;
; 3.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.416 ns                 ;
; 3.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.484 ns                 ;
; 3.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.484 ns                 ;
; 3.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.484 ns                 ;
; 3.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.484 ns                 ;
; 3.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.484 ns                 ;
; 3.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.484 ns                 ;
; 3.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.574 ns                 ;
; 3.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.574 ns                 ;
; 3.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.574 ns                 ;
; 3.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.574 ns                 ;
; 3.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.574 ns                 ;
; 3.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.574 ns                 ;
; 3.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.574 ns                 ;
; 3.606 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.660 ns                 ;
; 3.606 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.660 ns                 ;
; 3.606 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.660 ns                 ;
; 3.606 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.660 ns                 ;
; 3.606 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.660 ns                 ;
; 3.606 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.660 ns                 ;
; 3.606 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.660 ns                 ;
; 3.685 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.687 ns                 ;
; 3.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.737 ns                 ;
; 3.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.813 ns                 ;
; 3.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.813 ns                 ;
; 3.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.813 ns                 ;
; 3.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.813 ns                 ;
; 3.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.813 ns                 ;
; 3.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.813 ns                 ;
; 3.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.813 ns                 ;
; 3.791 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.845 ns                 ;
; 3.791 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.845 ns                 ;
; 3.791 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.845 ns                 ;
; 3.791 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.845 ns                 ;
; 3.791 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.845 ns                 ;
; 3.791 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.845 ns                 ;
; 3.791 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.845 ns                 ;
; 3.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.895 ns                 ;
; 3.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.895 ns                 ;
; 3.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.895 ns                 ;
; 3.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.895 ns                 ;
; 3.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.895 ns                 ;
; 3.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.895 ns                 ;
; 3.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.895 ns                 ;
; 3.846 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.900 ns                 ;
; 3.846 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.900 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.561 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.563 ns                 ;
; 2.556 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.558 ns                 ;
; 2.556 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.558 ns                 ;
; 2.556 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.558 ns                 ;
; 2.556 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.558 ns                 ;
; 2.556 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.558 ns                 ;
; 2.556 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.558 ns                 ;
; 2.556 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.558 ns                 ;
; 2.556 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.558 ns                 ;
; 2.842 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.844 ns                 ;
; 2.842 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.844 ns                 ;
; 2.842 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.844 ns                 ;
; 2.842 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.844 ns                 ;
; 2.842 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.844 ns                 ;
; 2.842 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.844 ns                 ;
; 2.842 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.844 ns                 ;
; 2.842 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.844 ns                 ;
; 3.787 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.789 ns                 ;
; 3.787 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.789 ns                 ;
; 3.787 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.789 ns                 ;
; 3.787 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.789 ns                 ;
; 3.787 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.789 ns                 ;
; 3.787 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.789 ns                 ;
; 3.787 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.789 ns                 ;
; 3.787 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.789 ns                 ;
; 4.073 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.075 ns                 ;
; 4.073 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.075 ns                 ;
; 4.073 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.075 ns                 ;
; 4.073 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.075 ns                 ;
; 4.073 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.075 ns                 ;
; 4.073 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.075 ns                 ;
; 4.073 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.075 ns                 ;
; 4.073 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.075 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------+------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From         ; To                                                      ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 9.678 ns   ; GPIO[23]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 9.166 ns   ; GPIO[19]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 9.117 ns   ; GPIO[17]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 9.071 ns   ; FLAGA        ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 9.049 ns   ; FLAGB        ; state_FX[3]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.995 ns   ; GPIO[21]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.988 ns   ; FLAGC        ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.871 ns   ; GPIO[20]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.779 ns   ; FLAGC        ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 8.543 ns   ; GPIO[16]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.455 ns   ; FLAGA        ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.392 ns   ; GPIO[18]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.313 ns   ; GPIO[22]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.139 ns   ; FLAGB        ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.399 ns   ; FLAGB        ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.316 ns   ; FLAGC        ; Tx_read_clock                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 7.224 ns   ; FX2_FD[2]    ; Rx_register[10]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 7.203 ns   ; FLAGB        ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 7.073 ns   ; FX2_FD[1]    ; Rx_register[9]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 7.069 ns   ; FLAGB        ; Tx_read_clock_2                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.637 ns   ; FX2_FD[3]    ; Rx_register[11]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.540 ns   ; FX2_FD[4]    ; Rx_register[12]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.472 ns   ; FX2_FD[13]   ; Rx_register[5]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.442 ns   ; GPIO[22]     ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.441 ns   ; FLAGC        ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 6.417 ns   ; FX2_FD[14]   ; Rx_register[6]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.410 ns   ; FX2_FD[5]    ; Rx_register[13]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.013 ns   ; FX2_FD[10]   ; Rx_register[2]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.901 ns   ; FX2_FD[9]    ; Rx_register[1]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.851 ns   ; FLAGC        ; SLEN                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 5.836 ns   ; FX2_FD[11]   ; Rx_register[3]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.753 ns   ; FX2_FD[0]    ; Rx_register[8]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.734 ns   ; FLAGA        ; SLOE~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 5.578 ns   ; FX2_FD[7]    ; Rx_register[15]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.551 ns   ; FX2_FD[15]   ; Rx_register[7]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.448 ns   ; MCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 5.446 ns   ; GPIO[21]     ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.441 ns   ; FX2_FD[12]   ; Rx_register[4]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.410 ns   ; FX2_FD[6]    ; Rx_register[14]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.353 ns   ; FLAGB        ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 5.313 ns   ; FX2_FD[8]    ; Rx_register[0]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.188 ns   ; PTT_in       ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.152 ns   ; serno        ; temp_Penny_serialno[5]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 5.100 ns   ; serno        ; temp_Merc_serialno[5]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 5.094 ns   ; serno        ; temp_Merc_serialno[6]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 5.055 ns   ; spectrum_in  ; spectrum_data[11]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.994 ns   ; spectrum_in  ; spectrum_data[8]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.941 ns   ; FLAGC        ; halt_count[7]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.941 ns   ; FLAGC        ; halt_count[4]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.941 ns   ; FLAGC        ; halt_count[6]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.941 ns   ; FLAGC        ; halt_count[5]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.941 ns   ; FLAGC        ; halt_count[0]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.941 ns   ; FLAGC        ; halt_count[3]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.941 ns   ; FLAGC        ; halt_count[1]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.941 ns   ; FLAGC        ; halt_count[2]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.759 ns   ; serno        ; temp_Penny_serialno[4]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.723 ns   ; serno        ; temp_Merc_serialno[3]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.703 ns   ; serno        ; temp_Penny_serialno[3]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.687 ns   ; SPI_CS       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 4.684 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.684 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.684 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.684 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.684 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.684 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.684 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.684 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.684 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.684 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.681 ns   ; serno        ; temp_Penny_serialno[1]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.679 ns   ; serno        ; temp_Penny_serialno[6]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.660 ns   ; spectrum_in  ; spectrum_data[7]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.637 ns   ; spectrum_in  ; spectrum_data[13]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.633 ns   ; FLAGC        ; halt_flag                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.628 ns   ; serno        ; temp_Merc_serialno[4]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.597 ns   ; spectrum_in  ; spectrum_data[15]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.585 ns   ; serno        ; temp_Merc_serialno[2]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.582 ns   ; spectrum_in  ; spectrum_data[5]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.563 ns   ; serno        ; temp_Merc_serialno[0]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.455 ns   ; PCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 4.445 ns   ; serno        ; temp_Merc_serialno[1]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.445 ns   ; serno        ; temp_Penny_serialno[0]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.351 ns   ; serno        ; temp_Penny_serialno[7]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.244 ns   ; serno        ; temp_Penny_serialno[5]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.244 ns   ; spectrum_in  ; spectrum_data[3]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.229 ns   ; spectrum_in  ; spectrum_data[6]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.192 ns   ; serno        ; temp_Merc_serialno[5]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.186 ns   ; serno        ; temp_Merc_serialno[6]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.147 ns   ; spectrum_in  ; spectrum_data[11]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.142 ns   ; spectrum_in  ; spectrum_data[1]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.092 ns   ; spectrum_in  ; spectrum_data[2]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.086 ns   ; spectrum_in  ; spectrum_data[8]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.014 ns   ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 3.938 ns   ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 3.851 ns   ; serno        ; temp_Penny_serialno[4]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.815 ns   ; serno        ; temp_Merc_serialno[3]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.795 ns   ; serno        ; temp_Penny_serialno[3]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.773 ns   ; serno        ; temp_Penny_serialno[1]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.771 ns   ; serno        ; temp_Penny_serialno[6]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.752 ns   ; spectrum_in  ; spectrum_data[7]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.729 ns   ; spectrum_in  ; spectrum_data[13]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.720 ns   ; serno        ; temp_Merc_serialno[4]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.691 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.691 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.691 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.691 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.691 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.691 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.691 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.691 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.691 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.691 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.689 ns   ; spectrum_in  ; spectrum_data[15]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.677 ns   ; serno        ; temp_Merc_serialno[2]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.674 ns   ; spectrum_in  ; spectrum_data[5]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.655 ns   ; serno        ; temp_Merc_serialno[0]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.651 ns   ; DOUT         ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.636 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.636 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.636 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.636 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.636 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.636 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.636 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.636 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.636 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.636 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.547 ns   ; CLK_12MHZ    ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 3.537 ns   ; serno        ; temp_Merc_serialno[1]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.537 ns   ; serno        ; temp_Penny_serialno[0]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.443 ns   ; serno        ; temp_Penny_serialno[7]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.336 ns   ; spectrum_in  ; spectrum_data[3]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.321 ns   ; spectrum_in  ; spectrum_data[6]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.251 ns   ; serno        ; temp_Penny_serialno[5]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.234 ns   ; spectrum_in  ; spectrum_data[1]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.199 ns   ; serno        ; temp_Merc_serialno[5]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.193 ns   ; serno        ; temp_Merc_serialno[6]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.184 ns   ; spectrum_in  ; spectrum_data[2]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.154 ns   ; spectrum_in  ; spectrum_data[11]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.139 ns   ; MDOUT        ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.093 ns   ; spectrum_in  ; spectrum_data[8]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.894 ns   ; FLAGB        ; spec.10                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.858 ns   ; serno        ; temp_Penny_serialno[4]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.822 ns   ; serno        ; temp_Merc_serialno[3]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.802 ns   ; serno        ; temp_Penny_serialno[3]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.783 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.783 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.783 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.783 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.783 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.783 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.783 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.783 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.783 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.783 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.780 ns   ; serno        ; temp_Penny_serialno[1]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.778 ns   ; serno        ; temp_Penny_serialno[6]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.759 ns   ; spectrum_in  ; spectrum_data[7]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.743 ns   ; DOUT         ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.736 ns   ; spectrum_in  ; spectrum_data[13]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.728 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.728 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.728 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.728 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.728 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.728 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.728 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.728 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.728 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.728 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.727 ns   ; serno        ; temp_Merc_serialno[4]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.723 ns   ; spectrum_in  ; spectrum_data[12]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.696 ns   ; spectrum_in  ; spectrum_data[15]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.684 ns   ; serno        ; temp_Merc_serialno[2]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.681 ns   ; spectrum_in  ; spectrum_data[5]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.672 ns   ; serno        ; temp_Merc_serialno[7]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.662 ns   ; serno        ; temp_Merc_serialno[0]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.544 ns   ; serno        ; temp_Merc_serialno[1]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.544 ns   ; serno        ; temp_Penny_serialno[0]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.450 ns   ; serno        ; temp_Penny_serialno[7]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.343 ns   ; spectrum_in  ; spectrum_data[3]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.328 ns   ; spectrum_in  ; spectrum_data[6]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.321 ns   ; spectrum_in  ; spectrum_data[10]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.263 ns   ; spectrum_in  ; spectrum_data[9]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.241 ns   ; spectrum_in  ; spectrum_data[1]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.231 ns   ; MDOUT        ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.191 ns   ; spectrum_in  ; spectrum_data[2]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.101 ns   ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.986 ns   ; FLAGB        ; spec.10                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.937 ns   ; spectrum_in  ; spectrum_data[14]                                       ; CLK_12MHZ  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;                                                         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 22.727 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 21.951 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 21.668 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.627 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.568 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.444 ns  ; CC~reg0                                                                                                                         ; CC          ; IFCLK      ;
; N/A   ; None         ; 21.413 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.268 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.150 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 21.136 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.936 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.793 ns  ; got_sync                                                                                                                        ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.733 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 20.709 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.688 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.658 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.512 ns  ; Rx_control_0[0]                                                                                                                 ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 20.374 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 20.173 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 20.091 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.050 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.991 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.867 ns  ; CC~reg0                                                                                                                         ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 19.836 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.691 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.559 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.397 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 19.359 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.156 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 19.132 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.114 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.111 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.081 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.073 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.014 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.985 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 18.890 ns  ; CC~reg0                                                                                                                         ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 18.859 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.714 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.582 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.382 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.179 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 18.155 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.134 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.104 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.878 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 17.408 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.102 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.819 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.778 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.719 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.595 ns  ; CC~reg0                                                                                                                         ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 16.564 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.431 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 16.419 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.287 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.087 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 15.884 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.860 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 15.839 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 15.809 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 15.505 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 15.327 ns  ; clock_s[2]                                                                                                                      ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.194 ns  ; IFCLK_4                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.136 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 13.928 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.750 ns  ; clock_det:mercury_clock|flag                                                                                                    ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.685 ns  ; conf[0]                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 13.392 ns  ; conf[1]                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 12.951 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 12.946 ns  ; SLRD~reg0                                                                                                                       ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 12.773 ns  ; clock_det:penny_clock|flag                                                                                                      ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 12.660 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[13]  ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 12.625 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[12]  ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 12.502 ns  ; flash:flash_LED|LED                                                                                                             ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 12.419 ns  ; SLEN                                                                                                                            ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 12.326 ns  ; SLEN                                                                                                                            ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 12.316 ns  ; SLEN                                                                                                                            ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.266 ns  ; SLEN_2                                                                                                                          ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.132 ns  ; SLEN                                                                                                                            ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 12.017 ns  ; SLEN                                                                                                                            ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 12.009 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[1]   ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.999 ns  ; SLEN                                                                                                                            ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 11.999 ns  ; SLEN                                                                                                                            ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.999 ns  ; SLEN                                                                                                                            ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.975 ns  ; SLEN                                                                                                                            ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.965 ns  ; SLEN                                                                                                                            ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.956 ns  ; SLEN_2                                                                                                                          ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 11.955 ns  ; SLEN                                                                                                                            ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.953 ns  ; SLEN                                                                                                                            ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.953 ns  ; SLEN                                                                                                                            ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.953 ns  ; SLEN                                                                                                                            ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.945 ns  ; SLEN                                                                                                                            ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.934 ns  ; SLEN_2                                                                                                                          ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.933 ns  ; SLEN                                                                                                                            ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.908 ns  ; SLEN_2                                                                                                                          ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.793 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.784 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[6]   ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.731 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[14]  ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.714 ns  ; SLEN_2                                                                                                                          ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 11.686 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[10]  ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.680 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[11]  ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.662 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[4]   ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.549 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[15]  ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 11.547 ns  ; SLEN_2                                                                                                                          ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.536 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 11.436 ns  ; SLEN_2                                                                                                                          ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.434 ns  ; SLEN_2                                                                                                                          ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.378 ns  ; SLEN_2                                                                                                                          ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.354 ns  ; SLEN_2                                                                                                                          ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.344 ns  ; SLEN_2                                                                                                                          ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.342 ns  ; SLEN_2                                                                                                                          ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.342 ns  ; SLEN_2                                                                                                                          ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.342 ns  ; SLEN_2                                                                                                                          ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.334 ns  ; SLEN_2                                                                                                                          ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.322 ns  ; SLEN_2                                                                                                                          ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.286 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[5]   ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.248 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[7]   ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.180 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[8]   ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 11.069 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.067 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.006 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.921 ns  ; conf[1]                                                                                                                         ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 10.880 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[0]   ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 10.834 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.763 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 10.762 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[9]   ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.735 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 10.664 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.656 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 10.620 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 10.610 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 10.601 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.570 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 10.478 ns  ; clock_det:janus_clock|flag                                                                                                      ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 10.237 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.026 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                          ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 9.901 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 9.899 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                          ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 9.873 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 9.719 ns   ; SLWR~reg0                                                                                                                       ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 9.650 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                          ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 9.626 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                          ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 9.577 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                          ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 9.557 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                          ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 9.435 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                          ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 9.391 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                          ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 9.261 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                          ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 9.247 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                          ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 9.205 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                          ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 9.180 ns   ; FIFO_ADR[0]~reg0                                                                                                                ; FIFO_ADR[0] ; IFCLK      ;
; N/A   ; None         ; 9.148 ns   ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 9.085 ns   ; halt_flag                                                                                                                       ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 9.062 ns   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[2]   ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 9.056 ns   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[3]   ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.939 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                          ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 8.935 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                          ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 8.932 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                          ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 8.893 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                          ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 8.714 ns   ; SLOE~reg0                                                                                                                       ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.542 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                          ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 7.786 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                         ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.687 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                              ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 11.946 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.672 ns       ; FLAGB      ; full      ;
; N/A   ; None              ; 11.319 ns       ; FX2_PE0    ; TDO       ;
; N/A   ; None              ; 11.144 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 10.915 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 10.277 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 9.284 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 8.380 ns        ; IFCLK      ; CLK_48MHZ ;
; N/A   ; None              ; 8.376 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
+-------+-------------------+-----------------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------------------------------+------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From         ; To                                                      ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 7.363 ns  ; spectrum_in  ; spectrum_data[4]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.321 ns  ; serno        ; temp_Penny_serialno[2]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 7.130 ns  ; spectrum_in  ; spectrum_data[0]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 6.975 ns  ; spectrum_in  ; spectrum_data[14]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 6.811 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.649 ns  ; spectrum_in  ; spectrum_data[9]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 6.591 ns  ; spectrum_in  ; spectrum_data[10]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 6.240 ns  ; serno        ; temp_Merc_serialno[7]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 6.189 ns  ; spectrum_in  ; spectrum_data[12]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 6.018 ns  ; FLAGB        ; spec.10                                                 ; IFCLK      ;
; N/A                                     ; None                                                ; 5.786 ns  ; spectrum_in  ; spectrum_data[4]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.773 ns  ; MDOUT        ; q[0]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 5.744 ns  ; serno        ; temp_Penny_serialno[2]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.589 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A                                     ; None                                                ; 5.553 ns  ; spectrum_in  ; spectrum_data[0]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.398 ns  ; spectrum_in  ; spectrum_data[14]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.311 ns  ; CDOUT        ; Tx_q[0]                                                 ; IFCLK      ;
; N/A                                     ; None                                                ; 5.261 ns  ; DOUT         ; q[0]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 5.234 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.072 ns  ; spectrum_in  ; spectrum_data[9]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.014 ns  ; spectrum_in  ; spectrum_data[10]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.820 ns  ; spectrum_in  ; spectrum_data[2]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 4.809 ns  ; spectrum_in  ; spectrum_data[4]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.770 ns  ; spectrum_in  ; spectrum_data[1]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 4.767 ns  ; serno        ; temp_Penny_serialno[2]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.683 ns  ; spectrum_in  ; spectrum_data[6]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 4.668 ns  ; spectrum_in  ; spectrum_data[3]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 4.663 ns  ; serno        ; temp_Merc_serialno[7]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.612 ns  ; spectrum_in  ; spectrum_data[12]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.576 ns  ; spectrum_in  ; spectrum_data[0]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.561 ns  ; serno        ; temp_Penny_serialno[7]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 4.467 ns  ; serno        ; temp_Merc_serialno[1]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 4.467 ns  ; serno        ; temp_Penny_serialno[0]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 4.441 ns  ; FLAGB        ; spec.10                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.421 ns  ; spectrum_in  ; spectrum_data[14]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.349 ns  ; serno        ; temp_Merc_serialno[0]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 4.330 ns  ; spectrum_in  ; spectrum_data[5]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 4.327 ns  ; serno        ; temp_Merc_serialno[2]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 4.315 ns  ; spectrum_in  ; spectrum_data[15]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 4.284 ns  ; serno        ; temp_Merc_serialno[4]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 4.275 ns  ; spectrum_in  ; spectrum_data[13]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 4.257 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.252 ns  ; spectrum_in  ; spectrum_data[7]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 4.233 ns  ; serno        ; temp_Penny_serialno[6]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 4.231 ns  ; serno        ; temp_Penny_serialno[1]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 4.209 ns  ; serno        ; temp_Penny_serialno[3]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 4.196 ns  ; MDOUT        ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.189 ns  ; serno        ; temp_Merc_serialno[3]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 4.153 ns  ; serno        ; temp_Penny_serialno[4]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 4.095 ns  ; spectrum_in  ; spectrum_data[9]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.037 ns  ; spectrum_in  ; spectrum_data[10]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.012 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.918 ns  ; spectrum_in  ; spectrum_data[8]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 3.857 ns  ; spectrum_in  ; spectrum_data[11]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 3.818 ns  ; serno        ; temp_Merc_serialno[6]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 3.812 ns  ; serno        ; temp_Merc_serialno[5]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 3.760 ns  ; serno        ; temp_Penny_serialno[5]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 3.734 ns  ; CDOUT        ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.686 ns  ; serno        ; temp_Merc_serialno[7]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.684 ns  ; DOUT         ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.635 ns  ; spectrum_in  ; spectrum_data[12]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.464 ns  ; FLAGB        ; spec.10                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.243 ns  ; spectrum_in  ; spectrum_data[2]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.219 ns  ; MDOUT        ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.193 ns  ; spectrum_in  ; spectrum_data[1]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.106 ns  ; spectrum_in  ; spectrum_data[6]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.091 ns  ; spectrum_in  ; spectrum_data[3]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.035 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.984 ns  ; serno        ; temp_Penny_serialno[7]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.890 ns  ; serno        ; temp_Merc_serialno[1]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.890 ns  ; serno        ; temp_Penny_serialno[0]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.772 ns  ; serno        ; temp_Merc_serialno[0]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.757 ns  ; CDOUT        ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.753 ns  ; spectrum_in  ; spectrum_data[5]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.750 ns  ; serno        ; temp_Merc_serialno[2]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.738 ns  ; spectrum_in  ; spectrum_data[15]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.707 ns  ; serno        ; temp_Merc_serialno[4]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.707 ns  ; DOUT         ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.698 ns  ; spectrum_in  ; spectrum_data[13]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.675 ns  ; spectrum_in  ; spectrum_data[7]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.656 ns  ; serno        ; temp_Penny_serialno[6]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.654 ns  ; serno        ; temp_Penny_serialno[1]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.632 ns  ; serno        ; temp_Penny_serialno[3]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.612 ns  ; serno        ; temp_Merc_serialno[3]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.576 ns  ; serno        ; temp_Penny_serialno[4]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.514 ns  ; spectrum_in  ; spectrum_data[4]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.472 ns  ; serno        ; temp_Penny_serialno[2]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.341 ns  ; spectrum_in  ; spectrum_data[8]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.281 ns  ; spectrum_in  ; spectrum_data[0]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.280 ns  ; spectrum_in  ; spectrum_data[11]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.266 ns  ; spectrum_in  ; spectrum_data[2]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.241 ns  ; serno        ; temp_Merc_serialno[6]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.235 ns  ; serno        ; temp_Merc_serialno[5]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.216 ns  ; spectrum_in  ; spectrum_data[1]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.183 ns  ; serno        ; temp_Penny_serialno[5]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.129 ns  ; spectrum_in  ; spectrum_data[6]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.126 ns  ; spectrum_in  ; spectrum_data[14]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.114 ns  ; spectrum_in  ; spectrum_data[3]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.007 ns  ; serno        ; temp_Penny_serialno[7]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.962 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.913 ns  ; serno        ; temp_Merc_serialno[1]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.913 ns  ; serno        ; temp_Penny_serialno[0]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.800 ns  ; spectrum_in  ; spectrum_data[9]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.795 ns  ; serno        ; temp_Merc_serialno[0]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.776 ns  ; spectrum_in  ; spectrum_data[5]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.773 ns  ; serno        ; temp_Merc_serialno[2]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.761 ns  ; spectrum_in  ; spectrum_data[15]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.742 ns  ; spectrum_in  ; spectrum_data[10]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.730 ns  ; serno        ; temp_Merc_serialno[4]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.721 ns  ; spectrum_in  ; spectrum_data[13]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.698 ns  ; spectrum_in  ; spectrum_data[7]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.679 ns  ; serno        ; temp_Penny_serialno[6]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.677 ns  ; serno        ; temp_Penny_serialno[1]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.655 ns  ; serno        ; temp_Penny_serialno[3]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.635 ns  ; serno        ; temp_Merc_serialno[3]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.599 ns  ; serno        ; temp_Penny_serialno[4]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.391 ns  ; serno        ; temp_Merc_serialno[7]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.364 ns  ; spectrum_in  ; spectrum_data[8]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.340 ns  ; spectrum_in  ; spectrum_data[12]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.303 ns  ; spectrum_in  ; spectrum_data[11]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.264 ns  ; serno        ; temp_Merc_serialno[6]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.258 ns  ; serno        ; temp_Merc_serialno[5]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.206 ns  ; serno        ; temp_Penny_serialno[5]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.169 ns  ; FLAGB        ; spec.10                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.924 ns  ; MDOUT        ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.740 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.462 ns  ; CDOUT        ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.412 ns  ; DOUT         ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.029 ns ; spectrum_in  ; spectrum_data[2]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.079 ns ; spectrum_in  ; spectrum_data[1]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.166 ns ; spectrum_in  ; spectrum_data[6]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.181 ns ; spectrum_in  ; spectrum_data[3]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.288 ns ; serno        ; temp_Penny_serialno[7]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.382 ns ; serno        ; temp_Merc_serialno[1]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.382 ns ; serno        ; temp_Penny_serialno[0]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.500 ns ; serno        ; temp_Merc_serialno[0]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.519 ns ; spectrum_in  ; spectrum_data[5]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.522 ns ; serno        ; temp_Merc_serialno[2]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.534 ns ; spectrum_in  ; spectrum_data[15]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.565 ns ; serno        ; temp_Merc_serialno[4]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.574 ns ; spectrum_in  ; spectrum_data[13]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.597 ns ; spectrum_in  ; spectrum_data[7]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.616 ns ; serno        ; temp_Penny_serialno[6]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.618 ns ; serno        ; temp_Penny_serialno[1]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.640 ns ; serno        ; temp_Penny_serialno[3]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.660 ns ; serno        ; temp_Merc_serialno[3]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.696 ns ; serno        ; temp_Penny_serialno[4]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.931 ns ; spectrum_in  ; spectrum_data[8]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.992 ns ; spectrum_in  ; spectrum_data[11]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.031 ns ; serno        ; temp_Merc_serialno[6]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.037 ns ; serno        ; temp_Merc_serialno[5]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.089 ns ; serno        ; temp_Penny_serialno[5]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -2.462 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.462 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.462 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.462 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.462 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.462 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.462 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.462 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.462 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.462 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.517 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.517 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.517 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.517 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.517 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.517 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.517 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.517 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.517 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.517 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.281 ns ; CLK_12MHZ    ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; -3.370 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.370 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.370 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.370 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.370 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.370 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.370 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.370 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.370 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.370 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.425 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.425 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.425 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.425 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.425 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.425 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.425 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.425 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.425 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.425 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.672 ns ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; -3.748 ns ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; -4.189 ns ; PCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; -4.363 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -4.363 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -4.363 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -4.363 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;              ;                                                         ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Feb 03 21:20:14 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "LRCLK~2" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "LRCLK~3" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "LRCLK~1" as buffer
    Info: Detected gated clock "LRCLK~4" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected gated clock "Equal0~80" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 1.602 ns for clock "IFCLK" between source register "Tx_fifo_enable_2" and destination memory "Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1"
    Info: Fmax is 56.73 MHz (period= 17.628 ns)
    Info: + Largest register to memory requirement is 5.160 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.906 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 10.532 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.523 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 3: + IC(2.954 ns) + CELL(0.370 ns) = 5.847 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.377 ns) + CELL(0.370 ns) = 6.594 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.406 ns) + CELL(0.624 ns) = 7.624 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.197 ns) + CELL(0.000 ns) = 8.821 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.853 ns) + CELL(0.858 ns) = 10.532 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1'
                Info: Total cell delay = 4.322 ns ( 41.04 % )
                Info: Total interconnect delay = 6.210 ns ( 58.96 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 15.438 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(2.151 ns) + CELL(0.970 ns) = 4.251 ns; Loc. = LCFF_X32_Y13_N13; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.409 ns) + CELL(0.970 ns) = 5.630 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.441 ns) + CELL(0.206 ns) = 6.277 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.588 ns) + CELL(0.366 ns) = 7.231 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.363 ns) + CELL(0.624 ns) = 8.218 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.372 ns) + CELL(0.623 ns) = 9.213 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(0.377 ns) + CELL(0.370 ns) = 9.960 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.356 ns) + CELL(0.970 ns) = 11.286 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 10: + IC(0.463 ns) + CELL(0.370 ns) = 12.119 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 11: + IC(0.360 ns) + CELL(0.206 ns) = 12.685 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 12: + IC(1.197 ns) + CELL(0.000 ns) = 13.882 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 13: + IC(0.890 ns) + CELL(0.666 ns) = 15.438 ns; Loc. = LCFF_X26_Y11_N31; Fanout = 125; REG Node = 'Tx_fifo_enable_2'
                Info: Total cell delay = 7.471 ns ( 48.39 % )
                Info: Total interconnect delay = 7.967 ns ( 51.61 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.558 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N31; Fanout = 125; REG Node = 'Tx_fifo_enable_2'
        Info: 2: + IC(2.753 ns) + CELL(0.805 ns) = 3.558 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1'
        Info: Total cell delay = 0.805 ns ( 22.63 % )
        Info: Total interconnect delay = 2.753 ns ( 77.37 % )
Info: Slack time is 33.14 ns for clock "CLK_12MHZ" between source register "Tx_fifo_enable_2" and destination memory "Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1"
    Info: Fmax is 66.23 MHz (period= 15.1 ns)
    Info: + Largest register to memory requirement is 36.698 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.642 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination memory is 6.947 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.401 ns) + CELL(0.623 ns) = 3.009 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.406 ns) + CELL(0.624 ns) = 4.039 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(1.197 ns) + CELL(0.000 ns) = 5.236 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.853 ns) + CELL(0.858 ns) = 6.947 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1'
                Info: Total cell delay = 3.090 ns ( 44.48 % )
                Info: Total interconnect delay = 3.857 ns ( 55.52 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 10.589 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.940 ns) + CELL(0.970 ns) = 2.895 ns; Loc. = LCFF_X33_Y17_N5; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.154 ns) + CELL(0.206 ns) = 4.255 ns; Loc. = LCCOMB_X32_Y13_N16; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(0.650 ns) + CELL(0.206 ns) = 5.111 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.356 ns) + CELL(0.970 ns) = 6.437 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.463 ns) + CELL(0.370 ns) = 7.270 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 7: + IC(0.360 ns) + CELL(0.206 ns) = 7.836 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 8: + IC(1.197 ns) + CELL(0.000 ns) = 9.033 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.890 ns) + CELL(0.666 ns) = 10.589 ns; Loc. = LCFF_X26_Y11_N31; Fanout = 125; REG Node = 'Tx_fifo_enable_2'
                Info: Total cell delay = 4.579 ns ( 43.24 % )
                Info: Total interconnect delay = 6.010 ns ( 56.76 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.558 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N31; Fanout = 125; REG Node = 'Tx_fifo_enable_2'
        Info: 2: + IC(2.753 ns) + CELL(0.805 ns) = 3.558 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1'
        Info: Total cell delay = 0.805 ns ( 22.63 % )
        Info: Total interconnect delay = 2.753 ns ( 77.37 % )
Info: Slack time is 31.063 ns for clock "PCLK_12MHZ" between source register "Tx_fifo_enable_2" and destination memory "Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1"
    Info: Fmax is 55.95 MHz (period= 17.874 ns)
    Info: + Largest register to memory requirement is 34.621 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -5.029 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination memory is 7.855 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.974 ns) + CELL(0.206 ns) = 2.175 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.372 ns) + CELL(0.623 ns) = 3.170 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.377 ns) + CELL(0.370 ns) = 3.917 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.406 ns) + CELL(0.624 ns) = 4.947 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.197 ns) + CELL(0.000 ns) = 6.144 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.853 ns) + CELL(0.858 ns) = 7.855 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1'
                Info: Total cell delay = 3.676 ns ( 46.80 % )
                Info: Total interconnect delay = 4.179 ns ( 53.20 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 12.884 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.300 ns) + CELL(0.970 ns) = 3.265 ns; Loc. = LCFF_X31_Y13_N29; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.739 ns) + CELL(0.624 ns) = 4.628 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.666 ns) + CELL(0.370 ns) = 5.664 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.372 ns) + CELL(0.623 ns) = 6.659 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(0.377 ns) + CELL(0.370 ns) = 7.406 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.356 ns) + CELL(0.970 ns) = 8.732 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.463 ns) + CELL(0.370 ns) = 9.565 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 10.131 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 10: + IC(1.197 ns) + CELL(0.000 ns) = 11.328 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.890 ns) + CELL(0.666 ns) = 12.884 ns; Loc. = LCFF_X26_Y11_N31; Fanout = 125; REG Node = 'Tx_fifo_enable_2'
                Info: Total cell delay = 6.164 ns ( 47.84 % )
                Info: Total interconnect delay = 6.720 ns ( 52.16 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.558 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N31; Fanout = 125; REG Node = 'Tx_fifo_enable_2'
        Info: 2: + IC(2.753 ns) + CELL(0.805 ns) = 3.558 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1'
        Info: Total cell delay = 0.805 ns ( 22.63 % )
        Info: Total interconnect delay = 2.753 ns ( 77.37 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 1.495 ns for clock "MCLK_12MHZ" between source register "Tx_fifo_enable_2" and destination memory "Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1"
    Info: Fmax is 56.05 MHz (period= 17.842 ns)
    Info: + Largest register to memory requirement is 5.053 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -5.013 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination memory is 8.848 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.980 ns) + CELL(0.206 ns) = 2.181 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.363 ns) + CELL(0.624 ns) = 3.168 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.372 ns) + CELL(0.623 ns) = 4.163 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(0.377 ns) + CELL(0.370 ns) = 4.910 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.406 ns) + CELL(0.624 ns) = 5.940 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(1.197 ns) + CELL(0.000 ns) = 7.137 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.853 ns) + CELL(0.858 ns) = 8.848 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1'
                Info: Total cell delay = 4.300 ns ( 48.60 % )
                Info: Total interconnect delay = 4.548 ns ( 51.40 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 13.861 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.289 ns) + CELL(0.970 ns) = 3.254 ns; Loc. = LCFF_X30_Y13_N5; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(1.080 ns) + CELL(0.366 ns) = 4.700 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.588 ns) + CELL(0.366 ns) = 5.654 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.363 ns) + CELL(0.624 ns) = 6.641 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.372 ns) + CELL(0.623 ns) = 7.636 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(0.377 ns) + CELL(0.370 ns) = 8.383 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.356 ns) + CELL(0.970 ns) = 9.709 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.463 ns) + CELL(0.370 ns) = 10.542 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 10: + IC(0.360 ns) + CELL(0.206 ns) = 11.108 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 11: + IC(1.197 ns) + CELL(0.000 ns) = 12.305 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.890 ns) + CELL(0.666 ns) = 13.861 ns; Loc. = LCFF_X26_Y11_N31; Fanout = 125; REG Node = 'Tx_fifo_enable_2'
                Info: Total cell delay = 6.526 ns ( 47.08 % )
                Info: Total interconnect delay = 7.335 ns ( 52.92 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.558 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N31; Fanout = 125; REG Node = 'Tx_fifo_enable_2'
        Info: 2: + IC(2.753 ns) + CELL(0.805 ns) = 3.558 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1'
        Info: Total cell delay = 0.805 ns ( 22.63 % )
        Info: Total interconnect delay = 2.753 ns ( 77.37 % )
Info: Slack time is 14.849 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]"
    Info: Fmax is 167.11 MHz (period= 5.984 ns)
    Info: + Largest register to register requirement is 20.517 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.052 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.942 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.281 ns) + CELL(0.666 ns) = 2.942 ns; Loc. = LCFF_X1_Y14_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
                Info: Total cell delay = 1.661 ns ( 56.46 % )
                Info: Total interconnect delay = 1.281 ns ( 43.54 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.994 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.333 ns) + CELL(0.666 ns) = 2.994 ns; Loc. = LCFF_X1_Y15_N27; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
                Info: Total cell delay = 1.661 ns ( 55.48 % )
                Info: Total interconnect delay = 1.333 ns ( 44.52 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.668 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y15_N27; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
        Info: 2: + IC(1.564 ns) + CELL(0.651 ns) = 2.215 ns; Loc. = LCCOMB_X2_Y8_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector3~224'
        Info: 3: + IC(1.040 ns) + CELL(0.615 ns) = 3.870 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector3~225'
        Info: 4: + IC(1.338 ns) + CELL(0.460 ns) = 5.668 ns; Loc. = LCFF_X1_Y14_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
        Info: Total cell delay = 1.726 ns ( 30.45 % )
        Info: Total interconnect delay = 3.942 ns ( 69.55 % )
Info: Slack time is 16.494 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]"
    Info: Fmax is 230.47 MHz (period= 4.339 ns)
    Info: + Largest register to register requirement is 20.569 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X2_Y8_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X1_Y8_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.075 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(1.125 ns) + CELL(0.499 ns) = 1.624 ns; Loc. = LCCOMB_X1_Y8_N14; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.623 ns) + CELL(0.651 ns) = 2.898 ns; Loc. = LCCOMB_X2_Y8_N6; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.322 ns) + CELL(0.855 ns) = 4.075 ns; Loc. = LCFF_X2_Y8_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
        Info: Total cell delay = 2.005 ns ( 49.20 % )
        Info: Total interconnect delay = 2.070 ns ( 50.80 % )
Info: Minimum slack time is -10.577 ns for clock "IFCLK" between source register "halt_flag" and destination register "q[2]"
    Info: + Shortest register to register delay is 2.036 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y15_N29; Fanout = 51; REG Node = 'halt_flag'
        Info: 2: + IC(1.181 ns) + CELL(0.855 ns) = 2.036 ns; Loc. = LCFF_X13_Y14_N13; Fanout = 4; REG Node = 'q[2]'
        Info: Total cell delay = 0.855 ns ( 41.99 % )
        Info: Total interconnect delay = 1.181 ns ( 58.01 % )
    Info: - Smallest register to register requirement is 12.613 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 12.611 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 15.474 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(2.151 ns) + CELL(0.970 ns) = 4.251 ns; Loc. = LCFF_X32_Y13_N13; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.409 ns) + CELL(0.970 ns) = 5.630 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.441 ns) + CELL(0.206 ns) = 6.277 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.588 ns) + CELL(0.366 ns) = 7.231 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.363 ns) + CELL(0.624 ns) = 8.218 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.372 ns) + CELL(0.623 ns) = 9.213 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(0.377 ns) + CELL(0.370 ns) = 9.960 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.356 ns) + CELL(0.970 ns) = 11.286 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 10: + IC(0.463 ns) + CELL(0.370 ns) = 12.119 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 11: + IC(0.360 ns) + CELL(0.206 ns) = 12.685 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 12: + IC(1.197 ns) + CELL(0.000 ns) = 13.882 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 13: + IC(0.926 ns) + CELL(0.666 ns) = 15.474 ns; Loc. = LCFF_X13_Y14_N13; Fanout = 4; REG Node = 'q[2]'
                Info: Total cell delay = 7.471 ns ( 48.28 % )
                Info: Total interconnect delay = 8.003 ns ( 51.72 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.863 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 377; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X13_Y15_N29; Fanout = 51; REG Node = 'halt_flag'
                Info: Total cell delay = 1.796 ns ( 62.73 % )
                Info: Total interconnect delay = 1.067 ns ( 37.27 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 638 path(s). See Report window for details.
Info: Minimum slack time is -8.224 ns for clock "CLK_12MHZ" between source register "temp_Penny_serialno[0]" and destination register "Penny_serialno[0]"
    Info: + Shortest register to register delay is 1.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
        Info: 2: + IC(0.729 ns) + CELL(0.206 ns) = 0.935 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 1; COMB Node = 'Penny_serialno[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.043 ns; Loc. = LCFF_X18_Y14_N21; Fanout = 1; REG Node = 'Penny_serialno[0]'
        Info: Total cell delay = 0.314 ns ( 30.11 % )
        Info: Total interconnect delay = 0.729 ns ( 69.89 % )
    Info: - Smallest register to register requirement is 9.267 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 9.265 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 16.064 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.940 ns) + CELL(0.970 ns) = 2.895 ns; Loc. = LCFF_X33_Y17_N5; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.154 ns) + CELL(0.206 ns) = 4.255 ns; Loc. = LCCOMB_X32_Y13_N16; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(0.650 ns) + CELL(0.206 ns) = 5.111 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.356 ns) + CELL(0.970 ns) = 6.437 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.463 ns) + CELL(0.370 ns) = 7.270 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 7: + IC(0.360 ns) + CELL(0.206 ns) = 7.836 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 8: + IC(1.197 ns) + CELL(0.000 ns) = 9.033 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.920 ns) + CELL(0.970 ns) = 10.923 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 10: + IC(0.799 ns) + CELL(0.647 ns) = 12.369 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'LRCLK~1'
                Info: 11: + IC(0.370 ns) + CELL(0.624 ns) = 13.363 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 12: + IC(1.139 ns) + CELL(0.000 ns) = 14.502 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 13: + IC(0.896 ns) + CELL(0.666 ns) = 16.064 ns; Loc. = LCFF_X18_Y14_N21; Fanout = 1; REG Node = 'Penny_serialno[0]'
                Info: Total cell delay = 6.820 ns ( 42.46 % )
                Info: Total interconnect delay = 9.244 ns ( 57.54 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 6.799 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.401 ns) + CELL(0.623 ns) = 3.009 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.406 ns) + CELL(0.624 ns) = 4.039 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(1.197 ns) + CELL(0.000 ns) = 5.236 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.897 ns) + CELL(0.666 ns) = 6.799 ns; Loc. = LCFF_X19_Y14_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
                Info: Total cell delay = 2.898 ns ( 42.62 % )
                Info: Total interconnect delay = 3.901 ns ( 57.38 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 418 path(s). See Report window for details.
Info: Minimum slack time is -9.611 ns for clock "PCLK_12MHZ" between source register "temp_Penny_serialno[0]" and destination register "Penny_serialno[0]"
    Info: + Shortest register to register delay is 1.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
        Info: 2: + IC(0.729 ns) + CELL(0.206 ns) = 0.935 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 1; COMB Node = 'Penny_serialno[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.043 ns; Loc. = LCFF_X18_Y14_N21; Fanout = 1; REG Node = 'Penny_serialno[0]'
        Info: Total cell delay = 0.314 ns ( 30.11 % )
        Info: Total interconnect delay = 0.729 ns ( 69.89 % )
    Info: - Smallest register to register requirement is 10.654 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 10.652 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 18.359 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.300 ns) + CELL(0.970 ns) = 3.265 ns; Loc. = LCFF_X31_Y13_N29; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.739 ns) + CELL(0.624 ns) = 4.628 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.666 ns) + CELL(0.370 ns) = 5.664 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.372 ns) + CELL(0.623 ns) = 6.659 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(0.377 ns) + CELL(0.370 ns) = 7.406 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.356 ns) + CELL(0.970 ns) = 8.732 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.463 ns) + CELL(0.370 ns) = 9.565 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 10.131 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 10: + IC(1.197 ns) + CELL(0.000 ns) = 11.328 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.920 ns) + CELL(0.970 ns) = 13.218 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 12: + IC(0.799 ns) + CELL(0.647 ns) = 14.664 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'LRCLK~1'
                Info: 13: + IC(0.370 ns) + CELL(0.624 ns) = 15.658 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 14: + IC(1.139 ns) + CELL(0.000 ns) = 16.797 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 15: + IC(0.896 ns) + CELL(0.666 ns) = 18.359 ns; Loc. = LCFF_X18_Y14_N21; Fanout = 1; REG Node = 'Penny_serialno[0]'
                Info: Total cell delay = 8.405 ns ( 45.78 % )
                Info: Total interconnect delay = 9.954 ns ( 54.22 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 7.707 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.974 ns) + CELL(0.206 ns) = 2.175 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.372 ns) + CELL(0.623 ns) = 3.170 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.377 ns) + CELL(0.370 ns) = 3.917 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.406 ns) + CELL(0.624 ns) = 4.947 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.197 ns) + CELL(0.000 ns) = 6.144 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.897 ns) + CELL(0.666 ns) = 7.707 ns; Loc. = LCFF_X19_Y14_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
                Info: Total cell delay = 3.484 ns ( 45.21 % )
                Info: Total interconnect delay = 4.223 ns ( 54.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 606 path(s). See Report window for details.
Info: Minimum slack time is -9.595 ns for clock "MCLK_12MHZ" between source register "temp_Penny_serialno[0]" and destination register "Penny_serialno[0]"
    Info: + Shortest register to register delay is 1.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
        Info: 2: + IC(0.729 ns) + CELL(0.206 ns) = 0.935 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 1; COMB Node = 'Penny_serialno[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.043 ns; Loc. = LCFF_X18_Y14_N21; Fanout = 1; REG Node = 'Penny_serialno[0]'
        Info: Total cell delay = 0.314 ns ( 30.11 % )
        Info: Total interconnect delay = 0.729 ns ( 69.89 % )
    Info: - Smallest register to register requirement is 10.638 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 10.636 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 19.336 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.289 ns) + CELL(0.970 ns) = 3.254 ns; Loc. = LCFF_X30_Y13_N5; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(1.080 ns) + CELL(0.366 ns) = 4.700 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.588 ns) + CELL(0.366 ns) = 5.654 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.363 ns) + CELL(0.624 ns) = 6.641 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.372 ns) + CELL(0.623 ns) = 7.636 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(0.377 ns) + CELL(0.370 ns) = 8.383 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.356 ns) + CELL(0.970 ns) = 9.709 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.463 ns) + CELL(0.370 ns) = 10.542 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 10: + IC(0.360 ns) + CELL(0.206 ns) = 11.108 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 11: + IC(1.197 ns) + CELL(0.000 ns) = 12.305 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.920 ns) + CELL(0.970 ns) = 14.195 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 13: + IC(0.799 ns) + CELL(0.647 ns) = 15.641 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'LRCLK~1'
                Info: 14: + IC(0.370 ns) + CELL(0.624 ns) = 16.635 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 15: + IC(1.139 ns) + CELL(0.000 ns) = 17.774 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 16: + IC(0.896 ns) + CELL(0.666 ns) = 19.336 ns; Loc. = LCFF_X18_Y14_N21; Fanout = 1; REG Node = 'Penny_serialno[0]'
                Info: Total cell delay = 8.767 ns ( 45.34 % )
                Info: Total interconnect delay = 10.569 ns ( 54.66 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 8.700 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.980 ns) + CELL(0.206 ns) = 2.181 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.363 ns) + CELL(0.624 ns) = 3.168 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.372 ns) + CELL(0.623 ns) = 4.163 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(0.377 ns) + CELL(0.370 ns) = 4.910 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.406 ns) + CELL(0.624 ns) = 5.940 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(1.197 ns) + CELL(0.000 ns) = 7.137 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.897 ns) + CELL(0.666 ns) = 8.700 ns; Loc. = LCFF_X19_Y14_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
                Info: Total cell delay = 4.108 ns ( 47.22 % )
                Info: Total interconnect delay = 4.592 ns ( 52.78 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 603 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.942 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.281 ns) + CELL(0.666 ns) = 2.942 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.46 % )
                Info: Total interconnect delay = 1.281 ns ( 43.54 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.942 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.281 ns) + CELL(0.666 ns) = 2.942 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.46 % )
                Info: Total interconnect delay = 1.281 ns ( 43.54 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.561 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.563 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(1.103 ns) + CELL(0.460 ns) = 1.563 ns; Loc. = LCFF_X1_Y8_N15; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 29.43 % )
        Info: Total interconnect delay = 1.103 ns ( 70.57 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X1_Y8_N15; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X1_Y8_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]" (data pin = "GPIO[23]", clock pin = "SPI_SCK") is 9.678 ns
    Info: + Longest pin to register delay is 12.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'GPIO[23]'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOC_X30_Y0_N0; Fanout = 1; COMB Node = 'GPIO[23]~0'
        Info: 3: + IC(7.705 ns) + CELL(0.650 ns) = 9.329 ns; Loc. = LCCOMB_X2_Y8_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~225'
        Info: 4: + IC(0.666 ns) + CELL(0.206 ns) = 10.201 ns; Loc. = LCCOMB_X1_Y8_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~227'
        Info: 5: + IC(1.999 ns) + CELL(0.460 ns) = 12.660 ns; Loc. = LCFF_X2_Y14_N13; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 2.290 ns ( 18.09 % )
        Info: Total interconnect delay = 10.370 ns ( 81.91 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.942 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.281 ns) + CELL(0.666 ns) = 2.942 ns; Loc. = LCFF_X2_Y14_N13; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.661 ns ( 56.46 % )
        Info: Total interconnect delay = 1.281 ns ( 43.54 % )
Info: tco from clock "IFCLK" to destination pin "LROUT" through register "I2SAudioOut:I2SIQO|outbit_o" is 22.727 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 16.155 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(2.151 ns) + CELL(0.970 ns) = 4.251 ns; Loc. = LCFF_X32_Y13_N13; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.409 ns) + CELL(0.970 ns) = 5.630 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.441 ns) + CELL(0.206 ns) = 6.277 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.588 ns) + CELL(0.366 ns) = 7.231 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.363 ns) + CELL(0.624 ns) = 8.218 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.372 ns) + CELL(0.623 ns) = 9.213 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(0.377 ns) + CELL(0.370 ns) = 9.960 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(1.000 ns) + CELL(0.970 ns) = 11.930 ns; Loc. = LCFF_X29_Y13_N1; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 10: + IC(2.659 ns) + CELL(0.000 ns) = 14.589 ns; Loc. = CLKCTRL_G1; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 11: + IC(0.900 ns) + CELL(0.666 ns) = 16.155 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|outbit_o'
        Info: Total cell delay = 6.895 ns ( 42.68 % )
        Info: Total interconnect delay = 9.260 ns ( 57.32 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|outbit_o'
        Info: 2: + IC(2.988 ns) + CELL(3.280 ns) = 6.268 ns; Loc. = PIN_151; Fanout = 0; PIN Node = 'LROUT'
        Info: Total cell delay = 3.280 ns ( 52.33 % )
        Info: Total interconnect delay = 2.988 ns ( 47.67 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.946 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.855 ns) + CELL(3.076 ns) = 11.946 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 34.25 % )
    Info: Total interconnect delay = 7.855 ns ( 65.75 % )
Info: th for register "spectrum_data[4]" (data pin = "spectrum_in", clock pin = "IFCLK") is 7.363 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 15.456 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(2.151 ns) + CELL(0.970 ns) = 4.251 ns; Loc. = LCFF_X32_Y13_N13; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.409 ns) + CELL(0.970 ns) = 5.630 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.441 ns) + CELL(0.206 ns) = 6.277 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.588 ns) + CELL(0.366 ns) = 7.231 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.363 ns) + CELL(0.624 ns) = 8.218 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.372 ns) + CELL(0.623 ns) = 9.213 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(0.377 ns) + CELL(0.370 ns) = 9.960 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 11; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.356 ns) + CELL(0.970 ns) = 11.286 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 5; REG Node = 'AK_reset~reg0'
        Info: 10: + IC(0.463 ns) + CELL(0.370 ns) = 12.119 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'BCLK~30'
        Info: 11: + IC(0.360 ns) + CELL(0.206 ns) = 12.685 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
        Info: 12: + IC(1.197 ns) + CELL(0.000 ns) = 13.882 ns; Loc. = CLKCTRL_G7; Fanout = 501; COMB Node = 'BCLK~2clkctrl'
        Info: 13: + IC(0.908 ns) + CELL(0.666 ns) = 15.456 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 2; REG Node = 'spectrum_data[4]'
        Info: Total cell delay = 7.471 ns ( 48.34 % )
        Info: Total interconnect delay = 7.985 ns ( 51.66 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 16; PIN Node = 'spectrum_in'
        Info: 2: + IC(6.376 ns) + CELL(0.206 ns) = 7.567 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 1; COMB Node = 'spectrum_data[4]~957'
        Info: 3: + IC(0.372 ns) + CELL(0.460 ns) = 8.399 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 2; REG Node = 'spectrum_data[4]'
        Info: Total cell delay = 1.651 ns ( 19.66 % )
        Info: Total interconnect delay = 6.748 ns ( 80.34 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Tue Feb 03 21:20:17 2009
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


