<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p955" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_955{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_955{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_955{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_955{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_955{left:70px;bottom:1083px;letter-spacing:0.16px;}
#t6_955{left:360px;bottom:373px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_955{left:70px;bottom:236px;letter-spacing:0.11px;}
#t8_955{left:70px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_955{left:70px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#ta_955{left:70px;bottom:178px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tb_955{left:70px;bottom:161px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_955{left:70px;bottom:144px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_955{left:70px;bottom:128px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_955{left:70px;bottom:111px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_955{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tg_955{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#th_955{left:331px;bottom:1065px;letter-spacing:-0.11px;}
#ti_955{left:331px;bottom:1050px;letter-spacing:-0.18px;}
#tj_955{left:373px;bottom:1065px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#tk_955{left:373px;bottom:1050px;letter-spacing:-0.14px;}
#tl_955{left:373px;bottom:1034px;letter-spacing:-0.14px;}
#tm_955{left:447px;bottom:1065px;letter-spacing:-0.12px;}
#tn_955{left:447px;bottom:1050px;letter-spacing:-0.11px;}
#to_955{left:447px;bottom:1034px;letter-spacing:-0.12px;}
#tp_955{left:526px;bottom:1065px;letter-spacing:-0.12px;}
#tq_955{left:75px;bottom:1011px;letter-spacing:-0.11px;}
#tr_955{left:176px;bottom:1018px;}
#ts_955{left:75px;bottom:990px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tt_955{left:71px;bottom:487px;letter-spacing:-0.14px;}
#tu_955{left:70px;bottom:468px;letter-spacing:-0.1px;word-spacing:-0.25px;}
#tv_955{left:648px;bottom:475px;}
#tw_955{left:662px;bottom:468px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#tx_955{left:85px;bottom:452px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#ty_955{left:85px;bottom:435px;letter-spacing:-0.09px;}
#tz_955{left:191px;bottom:441px;}
#t10_955{left:205px;bottom:435px;letter-spacing:-0.12px;}
#t11_955{left:331px;bottom:1011px;}
#t12_955{left:373px;bottom:1011px;letter-spacing:-0.15px;}
#t13_955{left:446px;bottom:1011px;letter-spacing:-0.13px;}
#t14_955{left:526px;bottom:1011px;letter-spacing:-0.11px;}
#t15_955{left:526px;bottom:995px;letter-spacing:-0.11px;}
#t16_955{left:526px;bottom:978px;letter-spacing:-0.11px;}
#t17_955{left:75px;bottom:955px;letter-spacing:-0.11px;}
#t18_955{left:75px;bottom:933px;letter-spacing:-0.14px;}
#t19_955{left:331px;bottom:955px;}
#t1a_955{left:373px;bottom:955px;letter-spacing:-0.15px;}
#t1b_955{left:446px;bottom:955px;letter-spacing:-0.13px;}
#t1c_955{left:526px;bottom:955px;letter-spacing:-0.11px;}
#t1d_955{left:526px;bottom:938px;letter-spacing:-0.11px;}
#t1e_955{left:526px;bottom:921px;letter-spacing:-0.12px;}
#t1f_955{left:75px;bottom:898px;letter-spacing:-0.12px;}
#t1g_955{left:75px;bottom:877px;letter-spacing:-0.14px;}
#t1h_955{left:75px;bottom:860px;letter-spacing:-0.14px;}
#t1i_955{left:331px;bottom:898px;}
#t1j_955{left:373px;bottom:898px;letter-spacing:-0.13px;}
#t1k_955{left:447px;bottom:898px;letter-spacing:-0.16px;}
#t1l_955{left:526px;bottom:898px;letter-spacing:-0.13px;}
#t1m_955{left:526px;bottom:881px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_955{left:526px;bottom:865px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_955{left:75px;bottom:837px;letter-spacing:-0.12px;}
#t1p_955{left:75px;bottom:816px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1q_955{left:75px;bottom:799px;letter-spacing:-0.14px;}
#t1r_955{left:331px;bottom:837px;}
#t1s_955{left:373px;bottom:837px;letter-spacing:-0.13px;}
#t1t_955{left:447px;bottom:837px;letter-spacing:-0.17px;}
#t1u_955{left:526px;bottom:837px;letter-spacing:-0.12px;}
#t1v_955{left:526px;bottom:820px;letter-spacing:-0.12px;}
#t1w_955{left:526px;bottom:804px;letter-spacing:-0.11px;}
#t1x_955{left:526px;bottom:787px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1y_955{left:526px;bottom:770px;letter-spacing:-0.12px;}
#t1z_955{left:75px;bottom:747px;letter-spacing:-0.12px;}
#t20_955{left:75px;bottom:730px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_955{left:75px;bottom:713px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t22_955{left:331px;bottom:747px;}
#t23_955{left:373px;bottom:747px;letter-spacing:-0.15px;}
#t24_955{left:446px;bottom:747px;letter-spacing:-0.14px;}
#t25_955{left:447px;bottom:730px;letter-spacing:-0.16px;}
#t26_955{left:526px;bottom:747px;letter-spacing:-0.13px;}
#t27_955{left:526px;bottom:730px;letter-spacing:-0.11px;}
#t28_955{left:526px;bottom:713px;letter-spacing:-0.11px;}
#t29_955{left:526px;bottom:697px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_955{left:75px;bottom:674px;letter-spacing:-0.12px;}
#t2b_955{left:75px;bottom:657px;letter-spacing:-0.12px;}
#t2c_955{left:75px;bottom:640px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2d_955{left:331px;bottom:674px;}
#t2e_955{left:373px;bottom:674px;letter-spacing:-0.15px;}
#t2f_955{left:446px;bottom:674px;letter-spacing:-0.14px;}
#t2g_955{left:447px;bottom:657px;letter-spacing:-0.16px;}
#t2h_955{left:526px;bottom:674px;letter-spacing:-0.12px;}
#t2i_955{left:526px;bottom:657px;letter-spacing:-0.12px;}
#t2j_955{left:526px;bottom:640px;letter-spacing:-0.11px;}
#t2k_955{left:526px;bottom:623px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t2l_955{left:526px;bottom:606px;letter-spacing:-0.12px;}
#t2m_955{left:75px;bottom:583px;letter-spacing:-0.12px;}
#t2n_955{left:75px;bottom:567px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2o_955{left:75px;bottom:550px;letter-spacing:-0.15px;}
#t2p_955{left:331px;bottom:583px;}
#t2q_955{left:373px;bottom:583px;letter-spacing:-0.15px;}
#t2r_955{left:446px;bottom:583px;letter-spacing:-0.16px;}
#t2s_955{left:526px;bottom:583px;letter-spacing:-0.11px;}
#t2t_955{left:526px;bottom:567px;letter-spacing:-0.12px;}
#t2u_955{left:526px;bottom:550px;letter-spacing:-0.11px;}
#t2v_955{left:526px;bottom:533px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t2w_955{left:526px;bottom:516px;letter-spacing:-0.11px;}
#t2x_955{left:86px;bottom:352px;letter-spacing:-0.13px;}
#t2y_955{left:149px;bottom:352px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2z_955{left:270px;bottom:352px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t30_955{left:426px;bottom:352px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t31_955{left:586px;bottom:352px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t32_955{left:741px;bottom:352px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t33_955{left:100px;bottom:328px;}
#t34_955{left:172px;bottom:328px;letter-spacing:-0.15px;}
#t35_955{left:253px;bottom:328px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t36_955{left:418px;bottom:328px;letter-spacing:-0.12px;}
#t37_955{left:602px;bottom:328px;letter-spacing:-0.18px;}
#t38_955{left:762px;bottom:328px;letter-spacing:-0.1px;}
#t39_955{left:100px;bottom:303px;}
#t3a_955{left:172px;bottom:303px;letter-spacing:-0.17px;}
#t3b_955{left:259px;bottom:303px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3c_955{left:423px;bottom:303px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3d_955{left:577px;bottom:303px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3e_955{left:757px;bottom:303px;letter-spacing:-0.15px;}
#t3f_955{left:101px;bottom:279px;}
#t3g_955{left:157px;bottom:279px;letter-spacing:-0.12px;}
#t3h_955{left:259px;bottom:279px;letter-spacing:-0.13px;}
#t3i_955{left:419px;bottom:279px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3j_955{left:577px;bottom:279px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3k_955{left:757px;bottom:279px;letter-spacing:-0.15px;}

.s1_955{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_955{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_955{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_955{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_955{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_955{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_955{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_955{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_955{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sa_955{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts955" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg955Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg955" style="-webkit-user-select: none;"><object width="935" height="1210" data="955/955.svg" type="image/svg+xml" id="pdf955" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_955" class="t s1_955">PALIGNR—Packed Align Right </span>
<span id="t2_955" class="t s2_955">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_955" class="t s1_955">Vol. 2B </span><span id="t4_955" class="t s1_955">4-221 </span>
<span id="t5_955" class="t s3_955">PALIGNR—Packed Align Right </span>
<span id="t6_955" class="t s4_955">Instruction Operand Encoding </span>
<span id="t7_955" class="t s4_955">Description </span>
<span id="t8_955" class="t s5_955">(V)PALIGNR concatenates the destination operand (the first operand) and the source operand (the second </span>
<span id="t9_955" class="t s5_955">operand) into an intermediate composite, shifts the composite at byte granularity to the right by a constant imme- </span>
<span id="ta_955" class="t s5_955">diate, and extracts the right-aligned result into the destination. The first and the second operands can be an MMX, </span>
<span id="tb_955" class="t s5_955">XMM or a YMM register. The immediate value is considered unsigned. Immediate shift counts larger than the 2L </span>
<span id="tc_955" class="t s5_955">(i.e., 32 for 128-bit operands, or 16 for 64-bit operands) produce a zero result. Both operands can be MMX regis- </span>
<span id="td_955" class="t s5_955">ters, XMM registers or YMM registers. When the source operand is a 128-bit memory operand, the operand must </span>
<span id="te_955" class="t s5_955">be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. </span>
<span id="tf_955" class="t s6_955">Opcode/ </span>
<span id="tg_955" class="t s6_955">Instruction </span>
<span id="th_955" class="t s6_955">Op/ </span>
<span id="ti_955" class="t s6_955">En </span>
<span id="tj_955" class="t s6_955">64/32 bit </span>
<span id="tk_955" class="t s6_955">Mode </span>
<span id="tl_955" class="t s6_955">Support </span>
<span id="tm_955" class="t s6_955">CPUID </span>
<span id="tn_955" class="t s6_955">Feature </span>
<span id="to_955" class="t s6_955">Flag </span>
<span id="tp_955" class="t s6_955">Description </span>
<span id="tq_955" class="t s7_955">NP 0F 3A 0F /r ib </span>
<span id="tr_955" class="t s8_955">1 </span>
<span id="ts_955" class="t s7_955">PALIGNR mm1, mm2/m64, imm8 </span>
<span id="tt_955" class="t s9_955">NOTES: </span>
<span id="tu_955" class="t s7_955">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="tv_955" class="t sa_955">® </span>
<span id="tw_955" class="t s7_955">64 and IA-32 Architectures Soft- </span>
<span id="tx_955" class="t s7_955">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="ty_955" class="t s7_955">isters,” in the Intel </span>
<span id="tz_955" class="t sa_955">® </span>
<span id="t10_955" class="t s7_955">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t11_955" class="t s7_955">A </span><span id="t12_955" class="t s7_955">V/V </span><span id="t13_955" class="t s7_955">SSSE3 </span><span id="t14_955" class="t s7_955">Concatenate destination and source operands, extract </span>
<span id="t15_955" class="t s7_955">byte-aligned result shifted to the right by constant </span>
<span id="t16_955" class="t s7_955">value in imm8 into mm1. </span>
<span id="t17_955" class="t s7_955">66 0F 3A 0F /r ib </span>
<span id="t18_955" class="t s7_955">PALIGNR xmm1, xmm2/m128, imm8 </span>
<span id="t19_955" class="t s7_955">A </span><span id="t1a_955" class="t s7_955">V/V </span><span id="t1b_955" class="t s7_955">SSSE3 </span><span id="t1c_955" class="t s7_955">Concatenate destination and source operands, extract </span>
<span id="t1d_955" class="t s7_955">byte-aligned result shifted to the right by constant </span>
<span id="t1e_955" class="t s7_955">value in imm8 into xmm1. </span>
<span id="t1f_955" class="t s7_955">VEX.128.66.0F3A.WIG 0F /r ib </span>
<span id="t1g_955" class="t s7_955">VPALIGNR xmm1, xmm2, xmm3/m128, </span>
<span id="t1h_955" class="t s7_955">imm8 </span>
<span id="t1i_955" class="t s7_955">B </span><span id="t1j_955" class="t s7_955">V/V </span><span id="t1k_955" class="t s7_955">AVX </span><span id="t1l_955" class="t s7_955">Concatenate xmm2 and xmm3/m128, extract byte </span>
<span id="t1m_955" class="t s7_955">aligned result shifted to the right by constant value in </span>
<span id="t1n_955" class="t s7_955">imm8 and result is stored in xmm1. </span>
<span id="t1o_955" class="t s7_955">VEX.256.66.0F3A.WIG 0F /r ib </span>
<span id="t1p_955" class="t s7_955">VPALIGNR ymm1, ymm2, ymm3/m256, </span>
<span id="t1q_955" class="t s7_955">imm8 </span>
<span id="t1r_955" class="t s7_955">B </span><span id="t1s_955" class="t s7_955">V/V </span><span id="t1t_955" class="t s7_955">AVX2 </span><span id="t1u_955" class="t s7_955">Concatenate pairs of 16 bytes in ymm2 and </span>
<span id="t1v_955" class="t s7_955">ymm3/m256 into 32-byte intermediate result, extract </span>
<span id="t1w_955" class="t s7_955">byte-aligned, 16-byte result shifted to the right by </span>
<span id="t1x_955" class="t s7_955">constant values in imm8 from each intermediate result, </span>
<span id="t1y_955" class="t s7_955">and two 16-byte results are stored in ymm1. </span>
<span id="t1z_955" class="t s7_955">EVEX.128.66.0F3A.WIG 0F /r ib </span>
<span id="t20_955" class="t s7_955">VPALIGNR xmm1 {k1}{z}, xmm2, </span>
<span id="t21_955" class="t s7_955">xmm3/m128, imm8 </span>
<span id="t22_955" class="t s7_955">C </span><span id="t23_955" class="t s7_955">V/V </span><span id="t24_955" class="t s7_955">AVX512VL </span>
<span id="t25_955" class="t s7_955">AVX512BW </span>
<span id="t26_955" class="t s7_955">Concatenate xmm2 and xmm3/m128 into a 32-byte </span>
<span id="t27_955" class="t s7_955">intermediate result, extract byte aligned result shifted </span>
<span id="t28_955" class="t s7_955">to the right by constant value in imm8 and result is </span>
<span id="t29_955" class="t s7_955">stored in xmm1. </span>
<span id="t2a_955" class="t s7_955">EVEX.256.66.0F3A.WIG 0F /r ib </span>
<span id="t2b_955" class="t s7_955">VPALIGNR ymm1 {k1}{z}, ymm2, </span>
<span id="t2c_955" class="t s7_955">ymm3/m256, imm8 </span>
<span id="t2d_955" class="t s7_955">C </span><span id="t2e_955" class="t s7_955">V/V </span><span id="t2f_955" class="t s7_955">AVX512VL </span>
<span id="t2g_955" class="t s7_955">AVX512BW </span>
<span id="t2h_955" class="t s7_955">Concatenate pairs of 16 bytes in ymm2 and </span>
<span id="t2i_955" class="t s7_955">ymm3/m256 into 32-byte intermediate result, extract </span>
<span id="t2j_955" class="t s7_955">byte-aligned, 16-byte result shifted to the right by </span>
<span id="t2k_955" class="t s7_955">constant values in imm8 from each intermediate result, </span>
<span id="t2l_955" class="t s7_955">and two 16-byte results are stored in ymm1. </span>
<span id="t2m_955" class="t s7_955">EVEX.512.66.0F3A.WIG 0F /r ib </span>
<span id="t2n_955" class="t s7_955">VPALIGNR zmm1 {k1}{z}, zmm2, </span>
<span id="t2o_955" class="t s7_955">zmm3/m512, imm8 </span>
<span id="t2p_955" class="t s7_955">C </span><span id="t2q_955" class="t s7_955">V/V </span><span id="t2r_955" class="t s7_955">AVX512BW </span><span id="t2s_955" class="t s7_955">Concatenate pairs of 16 bytes in zmm2 and </span>
<span id="t2t_955" class="t s7_955">zmm3/m512 into 32-byte intermediate result, extract </span>
<span id="t2u_955" class="t s7_955">byte-aligned, 16-byte result shifted to the right by </span>
<span id="t2v_955" class="t s7_955">constant values in imm8 from each intermediate result, </span>
<span id="t2w_955" class="t s7_955">and four 16-byte results are stored in zmm1. </span>
<span id="t2x_955" class="t s6_955">Op/En </span><span id="t2y_955" class="t s6_955">Tuple Type </span><span id="t2z_955" class="t s6_955">Operand 1 </span><span id="t30_955" class="t s6_955">Operand 2 </span><span id="t31_955" class="t s6_955">Operand 3 </span><span id="t32_955" class="t s6_955">Operand 4 </span>
<span id="t33_955" class="t s7_955">A </span><span id="t34_955" class="t s7_955">N/A </span><span id="t35_955" class="t s7_955">ModRM:reg (r, w) </span><span id="t36_955" class="t s7_955">ModRM:r/m (r) </span><span id="t37_955" class="t s7_955">imm8 </span><span id="t38_955" class="t s7_955">N/A </span>
<span id="t39_955" class="t s7_955">B </span><span id="t3a_955" class="t s7_955">N/A </span><span id="t3b_955" class="t s7_955">ModRM:reg (w) </span><span id="t3c_955" class="t s7_955">VEX.vvvv (r) </span><span id="t3d_955" class="t s7_955">ModRM:r/m (r) </span><span id="t3e_955" class="t s7_955">imm8 </span>
<span id="t3f_955" class="t s7_955">C </span><span id="t3g_955" class="t s7_955">Full Mem </span><span id="t3h_955" class="t s7_955">ModRM:reg (w) </span><span id="t3i_955" class="t s7_955">EVEX.vvvv (r) </span><span id="t3j_955" class="t s7_955">ModRM:r/m (r) </span><span id="t3k_955" class="t s7_955">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
