0.7
2020.2
Oct 14 2022
05:20:55
C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.sim/sim_1/behav/xsim/glbl.v,1746555253,verilog,,,,glbl,,,,,,,,
C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sim_1/new/testbench2.v,1747217012,verilog,,,,testbench2,,,,,,,,
C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/SevenSegmentLED.v,1746555253,verilog,,C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/clk_divider.v,,SevenSegmentLED,,,,,,,,
C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/clk_divider.v,1746555253,verilog,,C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v,,clk_divider,,,,,,,,
C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v,1746555253,verilog,,C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/dtrigger.v,,count,,,,,,,,
C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/dtrigger.v,1746555253,verilog,,C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v,,dtrigger,,,,,,,,
C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v,1746555253,verilog,,C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v,,filtercon,,,,,,,,
C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v,1747217012,verilog,,C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v,,fsm,,,,,,,,
C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v,1747822397,verilog,,C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/synchro.v,,main,,,,,,,,
C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/synchro.v,1746555253,verilog,,C:/Uni/Files/frth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sim_1/new/testbench2.v,,synchro,,,,,,,,
