module RAM (
    input        clk,
    input        rst_n,
    input        write_en,
    input [3:0]  write_addr,
    input [5:0]  write_data,
    input        read_en,
    input [3:0]  read_addr,
    output reg [5:0] read_data
);

    parameter WIDTH = 6;
    parameter DEPTH = 8;

    // RAM array: 8 locations, each 6 bits wide
    reg [WIDTH-1:0] RAM [0:DEPTH-1];

    // Write operation
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            integer i;
            for (i = 0; i < DEPTH; i = i + 1) begin
                RAM[i] <= {WIDTH{1'b0}};
            end
        end else begin
            if (write_en) begin
                RAM[write_addr] <= write_data;
            end
        end
    end

    // Read operation
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            read_data <= {WIDTH{1'b0}};
        end else begin
            if (read_en) begin
                read_data <= RAM[read_addr];
            end else begin
                read_data <= {WIDTH{1'b0}};
            end
        end
    end

endmodule