{"Source Block": ["hdl/projects/fmcjesdadc1/zc706/system_top.v@172:213@HdlStmProcess", "  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_0_enable_b, adc_0_enable_a})\n      2'b11: begin\n        dma_0_wr <= 1'b1;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[31:16];\n        dma_0_data[31:16] <= adc_0_data_b[15: 0];\n        dma_0_data[15: 0] <= adc_0_data_a[15: 0];\n      end\n      2'b10: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_b[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      2'b01: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_a[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      default: begin\n        dma_0_wr <= 1'b0;\n        dma_0_data[63:48] <= 16'd0;\n        dma_0_data[47:32] <= 16'd0;\n        dma_0_data[31:16] <= 16'd0;\n        dma_0_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_1_enable_b, adc_1_enable_a})\n      2'b11: begin\n        dma_1_wr <= 1'b1;\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/kc705/system_top.v@204:245", "  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_0_enable_b, adc_0_enable_a})\n      2'b11: begin\n        dma_0_wr <= 1'b1;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[31:16];\n        dma_0_data[31:16] <= adc_0_data_b[15: 0];\n        dma_0_data[15: 0] <= adc_0_data_a[15: 0];\n      end\n      2'b10: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_b[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      2'b01: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_a[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      default: begin\n        dma_0_wr <= 1'b0;\n        dma_0_data[63:48] <= 16'd0;\n        dma_0_data[47:32] <= 16'd0;\n        dma_0_data[31:16] <= 16'd0;\n        dma_0_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_1_enable_b, adc_1_enable_a})\n      2'b11: begin\n        dma_1_wr <= 1'b1;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@198:239", "  assign fan_pwm = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_0_enable_b, adc_0_enable_a})\n      2'b11: begin\n        dma_0_wr <= 1'b1;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[31:16];\n        dma_0_data[31:16] <= adc_0_data_b[15: 0];\n        dma_0_data[15: 0] <= adc_0_data_a[15: 0];\n      end\n      2'b10: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_b[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      2'b01: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_a[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      default: begin\n        dma_0_wr <= 1'b0;\n        dma_0_data[63:48] <= 16'd0;\n        dma_0_data[47:32] <= 16'd0;\n        dma_0_data[31:16] <= 16'd0;\n        dma_0_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_1_enable_b, adc_1_enable_a})\n      2'b11: begin\n        dma_1_wr <= 1'b1;\n"]], "Diff Content": {"Delete": [[177, "  always @(posedge adc_clk) begin\n"], [178, "    case ({adc_0_enable_b, adc_0_enable_a})\n"], [179, "      2'b11: begin\n"], [180, "        dma_0_wr <= 1'b1;\n"], [181, "        dma_0_data[63:48] <= adc_0_data_b[31:16];\n"], [182, "        dma_0_data[47:32] <= adc_0_data_a[31:16];\n"], [183, "        dma_0_data[31:16] <= adc_0_data_b[15: 0];\n"], [184, "        dma_0_data[15: 0] <= adc_0_data_a[15: 0];\n"], [185, "      end\n"], [186, "      2'b10: begin\n"], [187, "        dma_0_wr <= ~dma_0_wr;\n"], [188, "        dma_0_data[63:48] <= adc_0_data_b[31:16];\n"], [189, "        dma_0_data[47:32] <= adc_0_data_b[15: 0];\n"], [190, "        dma_0_data[31:16] <= dma_0_data[63:48];\n"], [191, "        dma_0_data[15: 0] <= dma_0_data[47:32];\n"], [192, "      end\n"], [193, "      2'b01: begin\n"], [194, "        dma_0_wr <= ~dma_0_wr;\n"], [195, "        dma_0_data[63:48] <= adc_0_data_a[31:16];\n"], [196, "        dma_0_data[47:32] <= adc_0_data_a[15: 0];\n"], [197, "        dma_0_data[31:16] <= dma_0_data[63:48];\n"], [198, "        dma_0_data[15: 0] <= dma_0_data[47:32];\n"], [199, "      end\n"], [200, "      default: begin\n"], [201, "        dma_0_wr <= 1'b0;\n"], [202, "        dma_0_data[63:48] <= 16'd0;\n"], [203, "        dma_0_data[47:32] <= 16'd0;\n"], [204, "        dma_0_data[31:16] <= 16'd0;\n"], [205, "        dma_0_data[15: 0] <= 16'd0;\n"], [206, "      end\n"], [207, "    endcase\n"], [208, "  end\n"]], "Add": []}}