--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o
glib_gbt_example_design.twr glib_gbt_example_design.pcf

Design file:              glib_gbt_example_design.ncd
Physical constraint file: glib_gbt_example_design.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "usr/gbtExmplDsgn/mgtTxReset_from_gbtBankRst" MAXDELAY = 
3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.337ns.
--------------------------------------------------------------------------------
Slack:                  1.663ns usr/gbtExmplDsgn/mgtTxReset_from_gbtBankRst
Report:    1.337ns delay meets   3.000ns timing constraint by 1.663ns
From                              To                                Delay(ns)
SLICE_X85Y6.B                     GTXE1_X0Y0.GTXTXRESET                 1.337  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "usr/gbtExmplDsgn/mgtRxReset_from_gbtBankRst" MAXDELAY = 
3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.774ns.
--------------------------------------------------------------------------------
Slack:                  1.226ns usr/gbtExmplDsgn/mgtRxReset_from_gbtBankRst
Report:    1.774ns delay meets   3.000ns timing constraint by 1.226ns
From                              To                                Delay(ns)
SLICE_X90Y21.A                    GTXE1_X0Y0.GTXRXRESET                 1.774  
SLICE_X90Y21.A                    SLICE_X86Y26.SR                       0.669  
SLICE_X90Y21.A                    SLICE_X90Y20.SR                       0.378  
SLICE_X90Y21.A                    SLICE_X91Y20.SR                       0.378  
SLICE_X90Y21.A                    SLICE_X91Y22.SR                       0.368  
SLICE_X90Y21.A                    SLICE_X94Y23.SR                       0.673  
SLICE_X90Y21.A                    SLICE_X95Y24.SR                       0.792  
SLICE_X90Y21.A                    SLICE_X96Y24.SR                       0.806  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10062 paths analyzed, 1512 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.684ns.
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_TDO_reg (SLICE_X67Y34.A6), 324 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          usr/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.649ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to usr/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y21.DOADO2  Trcko_DO              2.073   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X73Y107.D1     net (fanout=1)        0.905   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<20>
    SLICE_X73Y107.D      Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X82Y107.C1     net (fanout=1)        1.078   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X82Y107.CMUX   Tilo                  0.358   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X77Y107.C3     net (fanout=1)        0.610   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X77Y107.C      Tilo                  0.068   usr/ila/N2
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X67Y39.D5      net (fanout=1)        2.790   usr/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X67Y39.D       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       usr/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X67Y34.B6      net (fanout=1)        0.380   usr/IlaControl_from_icon<3>
    SLICE_X67Y34.B       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X67Y34.A6      net (fanout=1)        0.110   usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X67Y34.CLK     Tas                   0.073   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       usr/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.649ns (2.776ns logic, 5.873ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          usr/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.498ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to usr/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y58.AQ      Tcko                  0.337   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X73Y107.D2     net (fanout=9)        2.490   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X73Y107.D      Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X82Y107.C1     net (fanout=1)        1.078   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X82Y107.CMUX   Tilo                  0.358   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X77Y107.C3     net (fanout=1)        0.610   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X77Y107.C      Tilo                  0.068   usr/ila/N2
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X67Y39.D5      net (fanout=1)        2.790   usr/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X67Y39.D       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       usr/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X67Y34.B6      net (fanout=1)        0.380   usr/IlaControl_from_icon<3>
    SLICE_X67Y34.B       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X67Y34.A6      net (fanout=1)        0.110   usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X67Y34.CLK     Tas                   0.073   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       usr/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.498ns (1.040ns logic, 7.458ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          usr/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.460ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to usr/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y21.DOADO4  Trcko_DO              2.073   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X73Y107.D4     net (fanout=1)        0.716   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<22>
    SLICE_X73Y107.D      Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X82Y107.C1     net (fanout=1)        1.078   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X82Y107.CMUX   Tilo                  0.358   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X77Y107.C3     net (fanout=1)        0.610   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X77Y107.C      Tilo                  0.068   usr/ila/N2
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X67Y39.D5      net (fanout=1)        2.790   usr/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X67Y39.D       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       usr/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X67Y34.B6      net (fanout=1)        0.380   usr/IlaControl_from_icon<3>
    SLICE_X67Y34.B       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X67Y34.A6      net (fanout=1)        0.110   usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X67Y34.CLK     Tas                   0.073   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       usr/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.460ns (2.776ns logic, 5.684ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE (SLICE_X79Y107.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y33.CMUX    Tshcko                0.420   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X63Y33.D1      net (fanout=7)        1.240   usr/icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X63Y33.D       Tilo                  0.068   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X76Y39.A6      net (fanout=3)        1.678   usr/icon/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X76Y39.A       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[10].U_LCE
    SLICE_X79Y107.SR     net (fanout=7)        3.747   usr/IlaControl_from_icon<14>
    SLICE_X79Y107.CLK    Tsrck                 0.513   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (1.069ns logic, 6.665ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.590ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y34.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y34.D5      net (fanout=1)        0.746   usr/icon/U0/U_ICON/iSYNC
    SLICE_X62Y34.D       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X76Y39.A1      net (fanout=28)       2.067   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X76Y39.A       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[10].U_LCE
    SLICE_X79Y107.SR     net (fanout=7)        3.747   usr/IlaControl_from_icon<14>
    SLICE_X79Y107.CLK    Tsrck                 0.513   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.590ns (1.030ns logic, 6.560ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.455ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y33.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X67Y33.A1      net (fanout=2)        0.983   usr/icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X67Y33.AMUX    Tilo                  0.194   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X76Y39.A5      net (fanout=28)       1.613   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X76Y39.A       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[10].U_LCE
    SLICE_X79Y107.SR     net (fanout=7)        3.747   usr/IlaControl_from_icon<14>
    SLICE_X79Y107.CLK    Tsrck                 0.513   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.455ns (1.112ns logic, 6.343ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (SLICE_X79Y107.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y33.CMUX    Tshcko                0.420   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X63Y33.D1      net (fanout=7)        1.240   usr/icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X63Y33.D       Tilo                  0.068   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X76Y39.A6      net (fanout=3)        1.678   usr/icon/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X76Y39.A       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[10].U_LCE
    SLICE_X79Y107.SR     net (fanout=7)        3.747   usr/IlaControl_from_icon<14>
    SLICE_X79Y107.CLK    Tsrck                 0.513   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (1.069ns logic, 6.665ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.590ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y34.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y34.D5      net (fanout=1)        0.746   usr/icon/U0/U_ICON/iSYNC
    SLICE_X62Y34.D       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X76Y39.A1      net (fanout=28)       2.067   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X76Y39.A       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[10].U_LCE
    SLICE_X79Y107.SR     net (fanout=7)        3.747   usr/IlaControl_from_icon<14>
    SLICE_X79Y107.CLK    Tsrck                 0.513   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.590ns (1.030ns logic, 6.560ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.455ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y33.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X67Y33.A1      net (fanout=2)        0.983   usr/icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X67Y33.AMUX    Tilo                  0.194   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X76Y39.A5      net (fanout=28)       1.613   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X76Y39.A       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[10].U_LCE
    SLICE_X79Y107.SR     net (fanout=7)        3.747   usr/IlaControl_from_icon<14>
    SLICE_X79Y107.CLK    Tsrck                 0.513   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.455ns (1.112ns logic, 6.343ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X67Y24.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_USER_REG (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 30.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_USER_REG to usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y24.AQ      Tcko                  0.098   usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/fd3_out
                                                       usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_USER_REG
    SLICE_X67Y24.D5      net (fanout=1)        0.068   usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/fd1_out
    SLICE_X67Y24.CLK     Tah         (-Th)     0.083   usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/fd3_out
                                                       usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/ASYNC_R_MUX
                                                       usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.015ns logic, 0.068ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X63Y33.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          usr/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 30.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to usr/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y33.AQ      Tcko                  0.098   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X63Y33.D5      net (fanout=6)        0.077   usr/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X63Y33.CLK     Tah         (-Th)     0.083   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/iCORE_ID<0>_rt
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (0.015ns logic, 0.077ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X60Y44.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 30.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE to usr/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y44.AQ      Tcko                  0.115   usr/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    SLICE_X60Y44.A5      net (fanout=1)        0.067   usr/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
    SLICE_X60Y44.CLK     Tah         (-Th)     0.076   usr/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       usr/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.039ns logic, 0.067ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X5Y7.CLKARDCLKL
  Clock network: usr/IlaControl_from_icon<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X4Y4.CLKARDCLKL
  Clock network: usr/IlaControl_from_icon<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X4Y21.CLKARDCLKL
  Clock network: usr/IlaControl_from_icon<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.810ns.
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X75Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X61Y34.D5      net (fanout=3)        0.481   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X61Y34.D       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       usr/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X75Y28.SR      net (fanout=3)        1.332   usr/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X75Y28.CLK     Tsrck                 0.513   usr/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.962ns logic, 1.813ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X75Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X61Y34.D5      net (fanout=3)        0.481   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X61Y34.D       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       usr/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X75Y28.SR      net (fanout=3)        1.332   usr/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X75Y28.CLK     Tsrck                 0.513   usr/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.962ns logic, 1.813ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X75Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X61Y34.D5      net (fanout=3)        0.481   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X61Y34.D       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       usr/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X75Y28.SR      net (fanout=3)        1.332   usr/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X75Y28.CLK     Tsrck                 0.513   usr/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.962ns logic, 1.813ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X59Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.115   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X60Y34.A5      net (fanout=3)        0.187   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X60Y34.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X59Y33.CE      net (fanout=2)        0.146   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X59Y33.CLK     Tckce       (-Th)    -0.005   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.154ns logic, 0.333ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X59Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.115   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X60Y34.A5      net (fanout=3)        0.187   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X60Y34.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X59Y33.CE      net (fanout=2)        0.146   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X59Y33.CLK     Tckce       (-Th)    -0.005   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.154ns logic, 0.333ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X63Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.115   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X60Y34.A5      net (fanout=3)        0.187   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X60Y34.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X63Y33.CE      net (fanout=2)        0.147   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X63Y33.CLK     Tckce       (-Th)    -0.005   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.154ns logic, 0.334ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.642ns.
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X56Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y37.A5      net (fanout=3)        0.196   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y37.CLK     Tas                   0.030   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.411ns logic, 0.196ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X56Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.115   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y37.A5      net (fanout=3)        0.073   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y37.CLK     Tah         (-Th)     0.076   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 5853 paths analyzed, 653 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/vio/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X84Y19.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.621ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      5.586ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/vio/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y34.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y34.D5      net (fanout=1)        0.746   usr/icon/U0/U_ICON/iSYNC
    SLICE_X62Y34.D       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X69Y31.B1      net (fanout=28)       1.461   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X69Y31.B       Tilo                  0.068   usr/vio/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X84Y19.SR      net (fanout=35)       2.407   usr/vioControl_from_icon<5>
    SLICE_X84Y19.CLK     Tsrck                 0.455   usr/vio/U0/I_VIO/UPDATE<7>
                                                       usr/vio/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (0.972ns logic, 4.614ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.527ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      5.492ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to usr/vio/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y33.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X67Y33.A1      net (fanout=2)        0.983   usr/icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X67Y33.AMUX    Tilo                  0.194   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X69Y31.B2      net (fanout=28)       1.048   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X69Y31.B       Tilo                  0.068   usr/vio/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X84Y19.SR      net (fanout=35)       2.407   usr/vioControl_from_icon<5>
    SLICE_X84Y19.CLK     Tsrck                 0.455   usr/vio/U0/I_VIO/UPDATE<7>
                                                       usr/vio/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      5.492ns (1.054ns logic, 4.438ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.425ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      5.390ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/vio/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y33.DQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X66Y33.B1      net (fanout=5)        1.112   usr/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X66Y33.BMUX    Tilo                  0.197   usr/vio/U0/I_VIO/INPUT_SHIFT<4>
                                                       usr/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X69Y31.B4      net (fanout=4)        0.814   usr/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X69Y31.B       Tilo                  0.068   usr/vio/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X84Y19.SR      net (fanout=35)       2.407   usr/vioControl_from_icon<5>
    SLICE_X84Y19.CLK     Tsrck                 0.455   usr/vio/U0/I_VIO/UPDATE<7>
                                                       usr/vio/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (1.057ns logic, 4.333ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/vio/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X84Y19.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.621ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      5.586ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/vio/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y34.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y34.D5      net (fanout=1)        0.746   usr/icon/U0/U_ICON/iSYNC
    SLICE_X62Y34.D       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X69Y31.B1      net (fanout=28)       1.461   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X69Y31.B       Tilo                  0.068   usr/vio/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X84Y19.SR      net (fanout=35)       2.407   usr/vioControl_from_icon<5>
    SLICE_X84Y19.CLK     Tsrck                 0.455   usr/vio/U0/I_VIO/UPDATE<7>
                                                       usr/vio/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (0.972ns logic, 4.614ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.527ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      5.492ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to usr/vio/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y33.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X67Y33.A1      net (fanout=2)        0.983   usr/icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X67Y33.AMUX    Tilo                  0.194   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X69Y31.B2      net (fanout=28)       1.048   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X69Y31.B       Tilo                  0.068   usr/vio/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X84Y19.SR      net (fanout=35)       2.407   usr/vioControl_from_icon<5>
    SLICE_X84Y19.CLK     Tsrck                 0.455   usr/vio/U0/I_VIO/UPDATE<7>
                                                       usr/vio/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      5.492ns (1.054ns logic, 4.438ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.425ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      5.390ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/vio/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y33.DQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X66Y33.B1      net (fanout=5)        1.112   usr/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X66Y33.BMUX    Tilo                  0.197   usr/vio/U0/I_VIO/INPUT_SHIFT<4>
                                                       usr/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X69Y31.B4      net (fanout=4)        0.814   usr/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X69Y31.B       Tilo                  0.068   usr/vio/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X84Y19.SR      net (fanout=35)       2.407   usr/vioControl_from_icon<5>
    SLICE_X84Y19.CLK     Tsrck                 0.455   usr/vio/U0/I_VIO/UPDATE<7>
                                                       usr/vio/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (1.057ns logic, 4.333ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/vio/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X84Y19.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.621ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      5.586ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/vio/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y34.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y34.D5      net (fanout=1)        0.746   usr/icon/U0/U_ICON/iSYNC
    SLICE_X62Y34.D       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X69Y31.B1      net (fanout=28)       1.461   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X69Y31.B       Tilo                  0.068   usr/vio/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X84Y19.SR      net (fanout=35)       2.407   usr/vioControl_from_icon<5>
    SLICE_X84Y19.CLK     Tsrck                 0.455   usr/vio/U0/I_VIO/UPDATE<7>
                                                       usr/vio/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (0.972ns logic, 4.614ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.527ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      5.492ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to usr/vio/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y33.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X67Y33.A1      net (fanout=2)        0.983   usr/icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X67Y33.AMUX    Tilo                  0.194   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X69Y31.B2      net (fanout=28)       1.048   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X69Y31.B       Tilo                  0.068   usr/vio/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X84Y19.SR      net (fanout=35)       2.407   usr/vioControl_from_icon<5>
    SLICE_X84Y19.CLK     Tsrck                 0.455   usr/vio/U0/I_VIO/UPDATE<7>
                                                       usr/vio/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      5.492ns (1.054ns logic, 4.438ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.425ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      5.390ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/vio/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y33.DQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X66Y33.B1      net (fanout=5)        1.112   usr/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X66Y33.BMUX    Tilo                  0.197   usr/vio/U0/I_VIO/INPUT_SHIFT<4>
                                                       usr/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X69Y31.B4      net (fanout=4)        0.814   usr/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X69Y31.B       Tilo                  0.068   usr/vio/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X84Y19.SR      net (fanout=35)       2.407   usr/vioControl_from_icon<5>
    SLICE_X84Y19.CLK     Tsrck                 0.455   usr/vio/U0/I_VIO/UPDATE<7>
                                                       usr/vio/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (1.057ns logic, 4.333ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X59Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.081ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y33.AQ      Tcko                  0.098   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X59Y32.AX      net (fanout=1)        0.094   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X59Y32.CLK     Tckdi       (-Th)     0.076   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X64Y33.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.069ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y33.AQ      Tcko                  0.098   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X64Y33.AX      net (fanout=1)        0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X64Y33.CLK     Tckdi       (-Th)     0.089   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.009ns logic, 0.095ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X60Y34.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.070ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y34.AQ      Tcko                  0.098   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X60Y34.AX      net (fanout=1)        0.096   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X60Y34.CLK     Tckdi       (-Th)     0.089   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 825 paths analyzed, 793 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X71Y30.C6), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.073ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.038ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y34.CQ      Tcko                  0.337   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X78Y33.A1      net (fanout=1)        0.865   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X78Y33.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[11].errLocPolyEval/ZERO_O<3>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X72Y33.A2      net (fanout=1)        0.948   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X72Y33.A       Tilo                  0.068   usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly<0>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X71Y30.D6      net (fanout=1)        0.501   usr/txIla/N16
    SLICE_X71Y30.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X71Y30.C6      net (fanout=1)        0.110   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X71Y30.CLK     Tas                   0.073   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (0.614ns logic, 2.424ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.784ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.749ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y36.DQ      Tcko                  0.381   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X75Y36.B2      net (fanout=2)        1.041   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X75Y36.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X75Y36.A6      net (fanout=1)        0.110   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X75Y36.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X71Y30.D5      net (fanout=1)        0.830   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X71Y30.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X71Y30.C6      net (fanout=1)        0.110   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X71Y30.CLK     Tas                   0.073   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.658ns logic, 2.091ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.714ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.679ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y32.CQ      Tcko                  0.381   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X77Y32.D1      net (fanout=1)        0.721   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X77Y32.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X72Y33.A3      net (fanout=1)        0.689   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X72Y33.A       Tilo                  0.068   usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly<0>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X71Y30.D6      net (fanout=1)        0.501   usr/txIla/N16
    SLICE_X71Y30.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X71Y30.C6      net (fanout=1)        0.110   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X71Y30.CLK     Tas                   0.073   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.658ns logic, 2.021ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X63Y32.A2), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.065ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.030ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y28.CQ      Tcko                  0.337   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X59Y28.C1      net (fanout=1)        0.580   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X59Y28.C       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO_VEC<15>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X58Y30.B4      net (fanout=1)        0.512   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X58Y30.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X63Y32.B2      net (fanout=1)        0.859   usr/rxIla/N16
    SLICE_X63Y32.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X63Y32.A2      net (fanout=1)        0.465   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X63Y32.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (0.614ns logic, 2.416ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.036ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.001ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y30.DQ      Tcko                  0.337   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X58Y30.C3      net (fanout=1)        0.600   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X58Y30.C       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X58Y30.B3      net (fanout=1)        0.463   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X58Y30.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X63Y32.B2      net (fanout=1)        0.859   usr/rxIla/N16
    SLICE_X63Y32.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X63Y32.A2      net (fanout=1)        0.465   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X63Y32.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.001ns (0.614ns logic, 2.387ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.950ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.915ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y28.DQ      Tcko                  0.337   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X59Y28.C2      net (fanout=1)        0.465   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X59Y28.C       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO_VEC<15>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X58Y30.B4      net (fanout=1)        0.512   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X58Y30.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X63Y32.B2      net (fanout=1)        0.859   usr/rxIla/N16
    SLICE_X63Y32.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X63Y32.A2      net (fanout=1)        0.465   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X63Y32.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.614ns logic, 2.301ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (SLICE_X83Y27.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.398ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Data Path Delay:      2.363ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y25.CMUX    Tshcko                0.420   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD
    SLICE_X75Y28.C3      net (fanout=1)        0.855   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<1>
    SLICE_X75Y28.C       Tilo                  0.068   usr/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X83Y27.SR      net (fanout=3)        0.725   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X83Y27.CLK     Trck                  0.295   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.783ns logic, 1.580ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X71Y30.C6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.107ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.072ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y25.AQ      Tcklo                 0.355   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X69Y25.A5      net (fanout=1)        0.178   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X69Y25.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X75Y36.A1      net (fanout=3)        1.322   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X75Y36.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X71Y30.D5      net (fanout=1)        0.830   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X71Y30.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X71Y30.C6      net (fanout=1)        0.110   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X71Y30.CLK     Tas                   0.073   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.632ns logic, 2.440ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X63Y32.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.025ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.990ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y33.AQ      Tcklo                 0.355   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X59Y33.D2      net (fanout=1)        0.601   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X59Y33.D       Tilo                  0.068   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X63Y32.C1      net (fanout=3)        0.836   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X63Y32.C       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X63Y32.B3      net (fanout=1)        0.456   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X63Y32.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X63Y32.A2      net (fanout=1)        0.465   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X63Y32.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (0.632ns logic, 2.358ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X59Y34.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.459ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y33.AQ      Tcklo                 0.355   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X59Y33.D2      net (fanout=1)        0.601   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X59Y33.D       Tilo                  0.068   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X59Y34.AX      net (fanout=3)        0.366   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X59Y34.CLK     Tdick                 0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.457ns logic, 0.967ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X71Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.312ns (datapath - clock path skew - uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y25.AQ      Tcklo                 0.095   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X69Y25.A5      net (fanout=1)        0.062   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X69Y25.A       Tilo                  0.034   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X71Y32.AX      net (fanout=3)        0.232   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X71Y32.CLK     Tckdi       (-Th)     0.076   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.053ns logic, 0.294ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X59Y34.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.371ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y33.AQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X59Y33.D2      net (fanout=1)        0.213   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X59Y33.D       Tilo                  0.034   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X59Y34.AX      net (fanout=3)        0.140   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X59Y34.CLK     Tckdi       (-Th)     0.076   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.053ns logic, 0.353ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X60Y33.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.363ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y33.AQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X59Y33.D2      net (fanout=1)        0.213   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X59Y33.D       Tilo                  0.034   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X60Y33.AX      net (fanout=3)        0.145   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X60Y33.CLK     Tckdi       (-Th)     0.089   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.040ns logic, 0.358ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X69Y25.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.869ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.259ns (Levels of Logic = 0)
  Clock Path Skew:      -4.031ns (1.763 - 5.794)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y28.AQ      Tcko                  0.337   usr/txIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X69Y25.SR      net (fanout=10)       0.625   usr/txIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X69Y25.CLK     Trck                  0.297   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.634ns logic, 0.625ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X57Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.581ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.098ns (Levels of Logic = 0)
  Clock Path Skew:      -2.881ns (1.640 - 4.521)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y31.AMUX    Tshcko                0.422   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X57Y33.SR      net (fanout=10)       0.379   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X57Y33.CLK     Trck                  0.297   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.098ns (0.719ns logic, 0.379ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X69Y25.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.242ns (data path)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.242ns (Levels of Logic = 2)
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y34.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y34.D5      net (fanout=1)        0.746   usr/icon/U0/U_ICON/iSYNC
    SLICE_X62Y34.D       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X67Y25.C3      net (fanout=28)       1.575   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X67Y25.C       Tilo                  0.068   usr/vio/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/fd3_out
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X69Y25.CLK     net (fanout=5)        0.404   usr/txIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (0.517ns logic, 2.725ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.129ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.129ns (Levels of Logic = 2)
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y33.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X67Y33.A1      net (fanout=2)        0.983   usr/icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X67Y33.AMUX    Tilo                  0.194   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X67Y25.C2      net (fanout=28)       1.143   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X67Y25.C       Tilo                  0.068   usr/vio/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/fd3_out
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X69Y25.CLK     net (fanout=5)        0.404   usr/txIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.599ns logic, 2.530ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.861ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.861ns (Levels of Logic = 2)
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y33.DQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X66Y33.B1      net (fanout=5)        1.112   usr/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X66Y33.B       Tilo                  0.068   usr/vio/U0/I_VIO/INPUT_SHIFT<4>
                                                       usr/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X67Y25.C5      net (fanout=8)        0.872   usr/icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X67Y25.C       Tilo                  0.068   usr/vio/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/fd3_out
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X69Y25.CLK     net (fanout=5)        0.404   usr/txIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (0.473ns logic, 2.388ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X57Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.622ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.863ns (1.463 - 2.326)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y31.AMUX    Tshcko                0.130   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X57Y33.SR      net (fanout=10)       0.156   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X57Y33.CLK     Tremck      (-Th)    -0.075   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.205ns logic, 0.156ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y89.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y89.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" 
TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2334 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.197ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_20 (SLICE_X37Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_20 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.925 - 0.946)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X27Y89.D4      net (fanout=1)        0.272   system/rst/rst_powerup_b
    SLICE_X27Y89.D       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X37Y106.SR     net (fanout=5)        1.806   system/rst/rst_from_orGate
    SLICE_X37Y106.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (2.063ns logic, 2.078ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_21 (SLICE_X37Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.925 - 0.946)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X27Y89.D4      net (fanout=1)        0.272   system/rst/rst_powerup_b
    SLICE_X27Y89.D       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X37Y106.SR     net (fanout=5)        1.806   system/rst/rst_from_orGate
    SLICE_X37Y106.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (2.063ns logic, 2.078ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_22 (SLICE_X37Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.925 - 0.946)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X27Y89.D4      net (fanout=1)        0.272   system/rst/rst_powerup_b
    SLICE_X27Y89.D       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X37Y106.SR     net (fanout=5)        1.806   system/rst/rst_from_orGate
    SLICE_X37Y106.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_22
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (2.063ns logic, 2.078ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_10 (SLICE_X37Y103.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_10 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_10 to system/rst/dlyRstCtrl.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y103.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/dlyRstCtrl.timer_10
    SLICE_X37Y103.C5     net (fanout=4)        0.070   system/rst/dlyRstCtrl.timer_10
    SLICE_X37Y103.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT21
                                                       system/rst/dlyRstCtrl.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_24 (SLICE_X37Y106.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_24 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_24 to system/rst/dlyRstCtrl.timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y106.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_24
    SLICE_X37Y106.C5     net (fanout=4)        0.070   system/rst/dlyRstCtrl.timer_24
    SLICE_X37Y106.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT171
                                                       system/rst/dlyRstCtrl.timer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_17 (SLICE_X37Y105.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_17 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_17 to system/rst/dlyRstCtrl.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y105.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/dlyRstCtrl.timer_17
    SLICE_X37Y105.C5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_17
    SLICE_X37Y105.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT91
                                                       system/rst/dlyRstCtrl.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y89.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y89.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkdiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkdiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkdiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" 
TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkdiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkdiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkdiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p 
PHASE 2.0833 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51 paths analyzed, 46 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X55Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.765ns (Levels of Logic = 0)
  Clock Path Skew:      -0.206ns (1.609 - 1.815)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y30.AQ      Tcko                  0.337   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X55Y45.AX      net (fanout=1)        1.394   usr/sync_from_vio<12>
    SLICE_X55Y45.CLK     Tdick                 0.034   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.371ns logic, 1.394ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y1.PSEN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Destination:          usr/txpll/mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Requirement:          4.166ns
  Data Path Delay:      2.155ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (1.536 - 1.516)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM to usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y45.AMUX    Tshcko                0.422   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    MMCM_ADV_X0Y1.PSEN   net (fanout=2)        0.693   usr/txpll/phaseShift_to_pll
    MMCM_ADV_X0Y1.PSCLK  Tmmcmdck_PSEN         1.040   usr/txpll/mmcm_inst/pll/mmcm_adv_inst
                                                       usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.462ns logic, 0.693ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y45.B5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.981ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1
    SLICE_X54Y46.A2      net (fanout=2)        0.477   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<1>
    SLICE_X54Y46.COUT    Topcya                0.409   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y47.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y47.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y45.B5      net (fanout=1)        0.431   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y45.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (1.073ns logic, 0.908ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.859ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X54Y46.A3      net (fanout=2)        0.355   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X54Y46.COUT    Topcya                0.409   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y47.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y47.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y45.B5      net (fanout=1)        0.431   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y45.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.859ns (1.073ns logic, 0.786ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X54Y46.A3      net (fanout=2)        0.355   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X54Y46.COUT    Topcya                0.369   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lutdi1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y47.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y47.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y45.B5      net (fanout=1)        0.431   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y45.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.819ns (1.033ns logic, 0.786ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (SLICE_X54Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y45.AQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y45.A5      net (fanout=3)        0.084   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y45.CLK     Tah         (-Th)     0.082   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_rstpot
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (0.016ns logic, 0.084ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (SLICE_X54Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y45.AQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y45.A5      net (fanout=3)        0.084   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y45.CLK     Tah         (-Th)     0.055   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.043ns logic, 0.084ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X55Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.728ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.781 - 0.772)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Minimum Data Path at Fast Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y30.AQ      Tcko                  0.098   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X55Y45.AX      net (fanout=1)        0.706   usr/sync_from_vio<12>
    SLICE_X55Y45.CLK     Tckdi       (-Th)     0.076   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      0.728ns (0.022ns logic, 0.706ns route)
                                                       (3.0% logic, 97.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_
rx_wordclk_nobuff_sig         = PERIOD TIMEGRP         
"usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/
mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"         4.1667 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2902 paths analyzed, 1438 endpoints analyzed, 13 failing endpoints
 13 timing errors detected. (13 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.355ns.
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y9.PSEN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Requirement:          4.166ns
  Data Path Delay:      6.111ns (Levels of Logic = 0)
  Clock Path Skew:      -0.209ns (1.536 - 1.745)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.AQ      Tcko                  0.337   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/phaseShift_to_pll
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    MMCM_ADV_X0Y9.PSEN   net (fanout=1)        4.734   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/phaseShift_to_pll
    MMCM_ADV_X0Y9.PSCLK  Tmmcmdck_PSEN         1.040   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    -------------------------------------------------  ---------------------------
    Total                                      6.111ns (1.377ns logic, 4.734ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (SLICE_X59Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (1.641 - 1.632)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y9.PSDONE Tmmcmcko_PSDONE       0.374   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    SLICE_X59Y38.B5      net (fanout=2)        4.994   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/shiftDone_from_pll
    SLICE_X59Y38.CLK     Tas                   0.070   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.438ns (0.444ns logic, 4.994ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X59Y38.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (1.641 - 1.632)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y9.PSDONE Tmmcmcko_PSDONE       0.374   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    SLICE_X59Y38.C5      net (fanout=2)        4.988   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/shiftDone_from_pll
    SLICE_X59Y38.CLK     Tas                   0.073   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.435ns (0.447ns logic, 4.988ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        = PERIOD TIMEGRP
        "usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"
        4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (SLICE_X58Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y38.BQ      Tcko                  0.098   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X58Y38.A6      net (fanout=4)        0.065   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X58Y38.CLK     Tah         (-Th)     0.055   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/phaseShift_to_pll
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM<1>_inv1_INV_0
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.043ns logic, 0.065ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2 (SLICE_X94Y12.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y12.CQ      Tcko                  0.098   usr/rxBitSlipNbr_from_gbtExmplDsgn<4>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4
    SLICE_X94Y12.C5      net (fanout=36)       0.088   usr/rxBitSlipNbr_from_gbtExmplDsgn<4>
    SLICE_X94Y12.CLK     Tah         (-Th)     0.082   usr/rxBitSlipNbr_from_gbtExmplDsgn<4>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/Mcount_RX_BITSLIP_NBR_O21
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.016ns logic, 0.088ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_3 (SLICE_X96Y13.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/falseHeader_0 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.425 - 0.392)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/falseHeader_0 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y13.AQ      Tcko                  0.098   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/falseHeader<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/falseHeader_0
    SLICE_X96Y13.C6      net (fanout=8)        0.117   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/falseHeader<0>
    SLICE_X96Y13.CLK     Tah         (-Th)     0.076   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader<5>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/Mmux_checkedHeader[6]_GND_291_o_mux_23_OUT41
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_3
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.022ns logic, 0.117ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        = PERIOD TIMEGRP
        "usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"
        4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.166ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout1 = PERIOD TIMEGRP "usr_clkdiv_clkout1" 
TS_XPOINT1_CLK3_P         / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout1 = PERIOD TIMEGRP "usr_clkdiv_clkout1" TS_XPOINT1_CLK3_P
        / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y66.RDCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X3Y66.WRCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y54.RDCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout0 = PERIOD TIMEGRP "usr_clkdiv_clkout0" 
TS_XPOINT1_CLK3_P         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout0 = PERIOD TIMEGRP "usr_clkdiv_clkout0" TS_XPOINT1_CLK3_P
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkdiv/clkout1_buf/I0
  Logical resource: usr/clkdiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: usr/clkdiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X64Y50.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X64Y50.CLK
  Clock network: usr/fabricClk_from_xpSw1clk3Ibufgds
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout2 = PERIOD TIMEGRP "usr_clkdiv_clkout2" 
TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout2 = PERIOD TIMEGRP "usr_clkdiv_clkout2" TS_XPOINT1_CLK3_P
        PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkdiv/clkout3_buf/I0
  Logical resource: usr/clkdiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: usr/clkdiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/conn<7>/CLK
  Logical resource: usr/dtc/dtc_fe_out_4/CK
  Location pin: SLICE_X76Y84.CLK
  Clock network: usr/clk40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/conn<7>/CLK
  Logical resource: usr/dtc/dtc_fe_out_4/CK
  Location pin: SLICE_X76Y84.CLK
  Clock network: usr/clk40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout1_0 = PERIOD TIMEGRP 
"usr_clkdiv_clkout1_0"         TS_XPOINT1_CLK3_N / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2038 paths analyzed, 1060 endpoints analyzed, 44 failing endpoints
 44 timing errors detected. (44 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.391ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc/eports_trig/eport_out_16 (SLICE_X69Y128.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc/eports_trig/eport_out_16 (FF)
  Requirement:          3.125ns
  Data Path Delay:      4.982ns (Levels of Logic = 1)
  Clock Path Skew:      -0.329ns (1.397 - 1.726)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc/eports_trig/eport_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y66.DO0     Trcko_DOA             2.073   usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X69Y127.B2     net (fanout=1)        2.179   usr/dtc/dout_buff_1<0>
    SLICE_X69Y127.BMUX   Tilo                  0.197   usr/eport_out_fe<7>
                                                       usr/dtc/Mmux_cic_out11
    SLICE_X69Y128.AX     net (fanout=8)        0.499   usr/dtc/cic_out<0>
    SLICE_X69Y128.CLK    Tdick                 0.034   usr/eport_out_fe<19>
                                                       usr/dtc/eports_trig/eport_out_16
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (2.304ns logic, 2.678ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc/eports_trig/eport_out_16 (FF)
  Requirement:          3.125ns
  Data Path Delay:      4.972ns (Levels of Logic = 1)
  Clock Path Skew:      -0.173ns (1.397 - 1.570)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc/eports_trig/eport_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y54.DO0     Trcko_DOA             2.073   usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X69Y127.B5     net (fanout=1)        2.170   usr/dtc/dout_buff_0<0>
    SLICE_X69Y127.BMUX   Tilo                  0.196   usr/eport_out_fe<7>
                                                       usr/dtc/Mmux_cic_out11
    SLICE_X69Y128.AX     net (fanout=8)        0.499   usr/dtc/cic_out<0>
    SLICE_X69Y128.CLK    Tdick                 0.034   usr/eport_out_fe<19>
                                                       usr/dtc/eports_trig/eport_out_16
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (2.303ns logic, 2.669ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/cycle (FF)
  Destination:          usr/dtc/eports_trig/eport_out_16 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.230ns (1.397 - 1.627)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/cycle to usr/dtc/eports_trig/eport_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y161.DQ     Tcko                  0.381   usr/dtc/cycle
                                                       usr/dtc/cycle
    SLICE_X69Y127.B3     net (fanout=18)       2.479   usr/dtc/cycle
    SLICE_X69Y127.BMUX   Tilo                  0.186   usr/eport_out_fe<7>
                                                       usr/dtc/Mmux_cic_out11
    SLICE_X69Y128.AX     net (fanout=8)        0.499   usr/dtc/cic_out<0>
    SLICE_X69Y128.CLK    Tdick                 0.034   usr/eport_out_fe<19>
                                                       usr/dtc/eports_trig/eport_out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (0.601ns logic, 2.978ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y54.DIADI0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.125ns
  Data Path Delay:      5.095ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (1.487 - 1.702)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram to usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y66.DO0     Trcko_DOA             2.073   usr/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                                       usr/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    SLICE_X40Y161.D5     net (fanout=2)        1.091   usr/dtc/douta_0<0>
    SLICE_X40Y161.D      Tilo                  0.068   usr/dtc/cycle
                                                       usr/dtc/Mmux_din_buff_011
    RAMB18_X2Y54.DIADI0  net (fanout=1)        1.663   usr/dtc/din_buff_0<0>
    RAMB18_X2Y54.WRCLK   Trdck_DIA             0.200   usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (2.341ns logic, 2.754ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/cycle (FF)
  Destination:          usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.125ns
  Data Path Delay:      2.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (1.487 - 1.627)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/cycle to usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y161.DQ     Tcko                  0.381   usr/dtc/cycle
                                                       usr/dtc/cycle
    SLICE_X40Y161.D4     net (fanout=18)       0.301   usr/dtc/cycle
    SLICE_X40Y161.D      Tilo                  0.068   usr/dtc/cycle
                                                       usr/dtc/Mmux_din_buff_011
    RAMB18_X2Y54.DIADI0  net (fanout=1)        1.663   usr/dtc/din_buff_0<0>
    RAMB18_X2Y54.WRCLK   Trdck_DIA             0.200   usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (0.649ns logic, 1.964ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/eports_trig/eport_out_18 (SLICE_X69Y128.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      5.091ns (Levels of Logic = 1)
  Clock Path Skew:      -0.173ns (1.397 - 1.570)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y54.DO16    Trcko_DOB             2.073   usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X69Y127.D2     net (fanout=1)        2.403   usr/dtc/dout_buff_0<2>
    SLICE_X69Y127.DMUX   Tilo                  0.191   usr/eport_out_fe<7>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X69Y128.CX     net (fanout=8)        0.390   usr/dtc/cic_out<2>
    SLICE_X69Y128.CLK    Tdick                 0.034   usr/eport_out_fe<19>
                                                       usr/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (2.298ns logic, 2.793ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      4.483ns (Levels of Logic = 1)
  Clock Path Skew:      -0.329ns (1.397 - 1.726)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y66.DO16    Trcko_DOB             2.073   usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X69Y127.D5     net (fanout=1)        1.795   usr/dtc/dout_buff_1<2>
    SLICE_X69Y127.DMUX   Tilo                  0.191   usr/eport_out_fe<7>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X69Y128.CX     net (fanout=8)        0.390   usr/dtc/cic_out<2>
    SLICE_X69Y128.CLK    Tdick                 0.034   usr/eport_out_fe<19>
                                                       usr/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (2.298ns logic, 2.185ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/cycle (FF)
  Destination:          usr/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.536ns (Levels of Logic = 1)
  Clock Path Skew:      -0.230ns (1.397 - 1.627)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/cycle to usr/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y161.DQ     Tcko                  0.381   usr/dtc/cycle
                                                       usr/dtc/cycle
    SLICE_X69Y127.D3     net (fanout=18)       2.550   usr/dtc/cycle
    SLICE_X69Y127.DMUX   Tilo                  0.181   usr/eport_out_fe<7>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X69Y128.CX     net (fanout=8)        0.390   usr/dtc/cic_out<2>
    SLICE_X69Y128.CLK    Tdick                 0.034   usr/eport_out_fe<19>
                                                       usr/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (0.596ns logic, 2.940ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkdiv_clkout1_0 = PERIOD TIMEGRP "usr_clkdiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_TQ0.G_TW[16].U_TQ (SLICE_X83Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc/dtc_fe_out_16 (FF)
  Destination:          usr/ila/U0/I_TQ0.G_TW[16].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.399 - 1.313)
  Source Clock:         usr/clk40sh rising at 6.250ns
  Destination Clock:    usr/clk320 rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc/dtc_fe_out_16 to usr/ila/U0/I_TQ0.G_TW[16].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y86.AMUX    Tshcko                0.130   usr/conn<31>
                                                       usr/dtc/dtc_fe_out_16
    SLICE_X83Y83.AX      net (fanout=2)        0.271   usr/conn<16>
    SLICE_X83Y83.CLK     Tckdi       (-Th)     0.076   usr/ila/U0/iTRIG_IN<19>
                                                       usr/ila/U0/I_TQ0.G_TW[16].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.054ns logic, 0.271ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_TQ0.G_TW[9].U_TQ (SLICE_X84Y75.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc/dtc_fe_out_9 (FF)
  Destination:          usr/ila/U0/I_TQ0.G_TW[9].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.143ns (1.456 - 1.313)
  Source Clock:         usr/clk40sh rising at 6.250ns
  Destination Clock:    usr/clk320 rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc/dtc_fe_out_9 to usr/ila/U0/I_TQ0.G_TW[9].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y85.BQ      Tcko                  0.115   usr/conn<11>
                                                       usr/dtc/dtc_fe_out_9
    SLICE_X84Y75.B5      net (fanout=2)        0.367   usr/conn<9>
    SLICE_X84Y75.CLK     Tah         (-Th)     0.099   usr/ila/U0/iTRIG_IN<3>
                                                       usr/conn<9>_rt
                                                       usr/ila/U0/I_TQ0.G_TW[9].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.016ns logic, 0.367ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_TQ0.G_TW[7].U_TQ (SLICE_X84Y76.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc/dtc_fe_out_7 (FF)
  Destination:          usr/ila/U0/I_TQ0.G_TW[7].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (1.457 - 1.313)
  Source Clock:         usr/clk40sh rising at 6.250ns
  Destination Clock:    usr/clk320 rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc/dtc_fe_out_7 to usr/ila/U0/I_TQ0.G_TW[7].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y84.DQ      Tcko                  0.115   usr/conn<7>
                                                       usr/dtc/dtc_fe_out_7
    SLICE_X84Y76.D5      net (fanout=2)        0.370   usr/conn<7>
    SLICE_X84Y76.CLK     Tah         (-Th)     0.100   usr/ila/U0/iTRIG_IN<15>
                                                       usr/conn<7>_rt
                                                       usr/ila/U0/I_TQ0.G_TW[7].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.015ns logic, 0.370ns route)
                                                       (3.9% logic, 96.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout1_0 = PERIOD TIMEGRP "usr_clkdiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y66.RDCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X3Y66.WRCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y54.RDCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout0_0 = PERIOD TIMEGRP 
"usr_clkdiv_clkout0_0"         TS_XPOINT1_CLK3_N HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout0_0 = PERIOD TIMEGRP "usr_clkdiv_clkout0_0"
        TS_XPOINT1_CLK3_N HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkdiv/clkout1_buf/I0
  Logical resource: usr/clkdiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: usr/clkdiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X64Y50.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X64Y50.CLK
  Clock network: usr/fabricClk_from_xpSw1clk3Ibufgds
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout2_0 = PERIOD TIMEGRP 
"usr_clkdiv_clkout2_0"         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.192ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_17 (SLICE_X77Y86.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/eports_trig/eport_out_21 (FF)
  Destination:          usr/dtc/dtc_fe_out_17 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.711ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (2.926 - 3.136)
  Source Clock:         usr/clk320 rising at 3.125ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc/eports_trig/eport_out_21 to usr/dtc/dtc_fe_out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y128.BQ     Tcko                  0.381   usr/eport_out_fe<23>
                                                       usr/dtc/eports_trig/eport_out_21
    SLICE_X77Y86.B5      net (fanout=2)        2.284   usr/eport_out_fe<21>
    SLICE_X77Y86.CLK     Tas                   0.046   usr/conn<31>
                                                       usr/eport_out_fe<21>_rt
                                                       usr/dtc/dtc_fe_out_17
    -------------------------------------------------  ---------------------------
    Total                                      2.711ns (0.427ns logic, 2.284ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_23 (SLICE_X76Y86.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/eports_trig/eport_out_19 (FF)
  Destination:          usr/dtc/dtc_fe_out_23 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.658ns (Levels of Logic = 0)
  Clock Path Skew:      -0.210ns (2.926 - 3.136)
  Source Clock:         usr/clk320 rising at 3.125ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc/eports_trig/eport_out_19 to usr/dtc/dtc_fe_out_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y128.DQ     Tcko                  0.337   usr/eport_out_fe<19>
                                                       usr/dtc/eports_trig/eport_out_19
    SLICE_X76Y86.DX      net (fanout=2)        2.306   usr/eport_out_fe<19>
    SLICE_X76Y86.CLK     Tdick                 0.015   usr/conn<23>
                                                       usr/dtc/dtc_fe_out_23
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.352ns logic, 2.306ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_14 (SLICE_X76Y85.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/eports_trig/eport_out_26 (FF)
  Destination:          usr/dtc/dtc_fe_out_14 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.636ns (Levels of Logic = 1)
  Clock Path Skew:      -0.211ns (2.927 - 3.138)
  Source Clock:         usr/clk320 rising at 3.125ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc/eports_trig/eport_out_26 to usr/dtc/dtc_fe_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y125.CQ     Tcko                  0.337   usr/eport_out_fe<27>
                                                       usr/dtc/eports_trig/eport_out_26
    SLICE_X76Y85.C5      net (fanout=2)        2.292   usr/eport_out_fe<26>
    SLICE_X76Y85.CLK     Tas                   0.007   usr/conn<11>
                                                       usr/eport_out_fe<26>_rt
                                                       usr/dtc/dtc_fe_out_14
    -------------------------------------------------  ---------------------------
    Total                                      2.636ns (0.344ns logic, 2.292ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkdiv_clkout2_0 = PERIOD TIMEGRP "usr_clkdiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_12 (SLICE_X76Y85.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc/eports_trig/eport_out_24 (FF)
  Destination:          usr/dtc/dtc_fe_out_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (1.402 - 1.328)
  Source Clock:         usr/clk320 rising at 6.250ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc/eports_trig/eport_out_24 to usr/dtc/dtc_fe_out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y125.AQ     Tcko                  0.098   usr/eport_out_fe<27>
                                                       usr/dtc/eports_trig/eport_out_24
    SLICE_X76Y85.A5      net (fanout=2)        0.826   usr/eport_out_fe<24>
    SLICE_X76Y85.CLK     Tah         (-Th)     0.101   usr/conn<11>
                                                       usr/eport_out_fe<24>_rt
                                                       usr/dtc/dtc_fe_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (-0.003ns logic, 0.826ns route)
                                                       (-0.4% logic, 100.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_4 (SLICE_X76Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc/eports_trig/eport_out_0 (FF)
  Destination:          usr/dtc/dtc_fe_out_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.402 - 1.328)
  Source Clock:         usr/clk320 rising at 6.250ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc/eports_trig/eport_out_0 to usr/dtc/dtc_fe_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y126.AQ     Tcko                  0.098   usr/eport_out_fe<3>
                                                       usr/dtc/eports_trig/eport_out_0
    SLICE_X76Y84.AX      net (fanout=2)        0.849   usr/eport_out_fe<0>
    SLICE_X76Y84.CLK     Tckdi       (-Th)     0.089   usr/conn<7>
                                                       usr/dtc/dtc_fe_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.009ns logic, 0.849ns route)
                                                       (1.0% logic, 99.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_10 (SLICE_X76Y85.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc/eports_trig/eport_out_30 (FF)
  Destination:          usr/dtc/dtc_fe_out_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.402 - 1.328)
  Source Clock:         usr/clk320 rising at 6.250ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc/eports_trig/eport_out_30 to usr/dtc/dtc_fe_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y125.CQ     Tcko                  0.115   usr/eport_out_fe<31>
                                                       usr/dtc/eports_trig/eport_out_30
    SLICE_X76Y85.CX      net (fanout=2)        0.860   usr/eport_out_fe<30>
    SLICE_X76Y85.CLK     Tckdi       (-Th)     0.089   usr/conn<11>
                                                       usr/dtc/dtc_fe_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.026ns logic, 0.860ns route)
                                                       (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout2_0 = PERIOD TIMEGRP "usr_clkdiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkdiv/clkout3_buf/I0
  Logical resource: usr/clkdiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: usr/clkdiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/conn<7>/CLK
  Logical resource: usr/dtc/dtc_fe_out_4/CK
  Location pin: SLICE_X76Y84.CLK
  Clock network: usr/clk40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/conn<7>/CLK
  Logical resource: usr/dtc/dtc_fe_out_4/CK
  Location pin: SLICE_X76Y84.CLK
  Clock network: usr/clk40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         
"usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y7.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y6.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X6Y13.CLKBWRCLK
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP        
 "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7465 paths analyzed, 2083 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.890ns.
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (SLICE_X91Y21.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_22 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.728ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.850 - 0.907)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_22 to usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y7.AQ       Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<25>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_22
    SLICE_X81Y2.A1       net (fanout=2)        0.886   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<22>
    SLICE_X81Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<49>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D5       net (fanout=1)        0.731   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X79Y3.B4       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X79Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>12
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X86Y4.B4       net (fanout=1)        0.714   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X86Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X91Y21.A6      net (fanout=29)       1.019   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X91Y21.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.728ns (0.682ns logic, 4.046ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_21 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.850 - 0.912)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_21 to usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y6.DQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_21
    SLICE_X81Y2.A3       net (fanout=2)        0.772   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
    SLICE_X81Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<49>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D5       net (fanout=1)        0.731   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X79Y3.B4       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X79Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>12
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X86Y4.B4       net (fanout=1)        0.714   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X86Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X91Y21.A6      net (fanout=29)       1.019   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X91Y21.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (0.726ns logic, 3.932ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.500ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.850 - 0.907)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 to usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y6.AQ       Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<17>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14
    SLICE_X81Y2.A4       net (fanout=2)        0.658   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<14>
    SLICE_X81Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<49>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D5       net (fanout=1)        0.731   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X79Y3.B4       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X79Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>12
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X86Y4.B4       net (fanout=1)        0.714   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X86Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X91Y21.A6      net (fanout=29)       1.019   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X91Y21.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.500ns (0.682ns logic, 3.818ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 (SLICE_X81Y6.A2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_22 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.603ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.093 - 0.114)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_22 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y7.AQ       Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<25>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_22
    SLICE_X81Y2.A1       net (fanout=2)        0.886   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<22>
    SLICE_X81Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<49>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D5       net (fanout=1)        0.731   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X79Y3.B4       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X79Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>12
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X86Y4.B4       net (fanout=1)        0.714   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X86Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X81Y6.A2       net (fanout=29)       0.894   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X81Y6.CLK      Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<17>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n024361
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (0.682ns logic, 3.921ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_21 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.533ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.847 - 0.912)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_21 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y6.DQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_21
    SLICE_X81Y2.A3       net (fanout=2)        0.772   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
    SLICE_X81Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<49>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D5       net (fanout=1)        0.731   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X79Y3.B4       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X79Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>12
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X86Y4.B4       net (fanout=1)        0.714   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X86Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X81Y6.A2       net (fanout=29)       0.894   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X81Y6.CLK      Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<17>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n024361
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (0.726ns logic, 3.807ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.375ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y6.AQ       Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<17>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14
    SLICE_X81Y2.A4       net (fanout=2)        0.658   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<14>
    SLICE_X81Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<49>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D5       net (fanout=1)        0.731   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X79Y3.B4       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X79Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>12
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X86Y4.B4       net (fanout=1)        0.714   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X86Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X81Y6.A2       net (fanout=29)       0.894   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X81Y6.CLK      Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<17>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n024361
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (0.682ns logic, 3.693ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_25 (SLICE_X81Y7.D1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_22 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_22 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y7.AQ       Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<25>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_22
    SLICE_X81Y2.A1       net (fanout=2)        0.886   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<22>
    SLICE_X81Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<49>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D5       net (fanout=1)        0.731   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X79Y3.B4       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X79Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>12
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X86Y4.B4       net (fanout=1)        0.714   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X86Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X81Y7.D1       net (fanout=29)       0.907   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X81Y7.CLK      Tas                   0.070   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<25>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243181
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_25
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.679ns logic, 3.934ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_21 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.847 - 0.912)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_21 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y6.DQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_21
    SLICE_X81Y2.A3       net (fanout=2)        0.772   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
    SLICE_X81Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<49>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D5       net (fanout=1)        0.731   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X79Y3.B4       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X79Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>12
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X86Y4.B4       net (fanout=1)        0.714   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X86Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X81Y7.D1       net (fanout=29)       0.907   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X81Y7.CLK      Tas                   0.070   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<25>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243181
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_25
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (0.723ns logic, 3.820ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.093 - 0.114)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y6.AQ       Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<17>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14
    SLICE_X81Y2.A4       net (fanout=2)        0.658   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<14>
    SLICE_X81Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<49>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D5       net (fanout=1)        0.731   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X86Y4.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X79Y3.B4       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X79Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>12
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X86Y4.B4       net (fanout=1)        0.714   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X86Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X81Y7.D1       net (fanout=29)       0.907   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X81Y7.CLK      Tas                   0.070   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<25>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243181
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_25
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (0.679ns logic, 3.706ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X5Y7.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.544 - 0.392)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X88Y35.AMUX      Tshcko                0.146   usr/txIla/U0/I_NO_D.U_ILA/iDATA<82>
                                                         usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF
    RAMB36_X5Y7.DIBDI17    net (fanout=1)        0.229   usr/txIla/U0/I_NO_D.U_ILA/iDATA<81>
    RAMB36_X5Y7.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.177ns (-0.052ns logic, 0.229ns route)
                                                         (-29.4% logic, 129.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X5Y6.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.542 - 0.392)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X88Y32.AMUX      Tshcko                0.146   usr/txIla/U0/I_NO_D.U_ILA/iDATA<100>
                                                         usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF
    RAMB36_X5Y6.DIBDI17    net (fanout=1)        0.228   usr/txIla/U0/I_NO_D.U_ILA/iDATA<99>
    RAMB36_X5Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.176ns (-0.052ns logic, 0.228ns route)
                                                         (-29.5% logic, 129.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X5Y6.DIBDI28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.542 - 0.389)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y33.AQ        Tcko                  0.115   usr/txIla/U0/I_NO_D.U_ILA/iDATA<108>
                                                         usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF
    RAMB36_X5Y6.DIBDI28    net (fanout=1)        0.262   usr/txIla/U0/I_NO_D.U_ILA/iDATA<111>
    RAMB36_X5Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.179ns (-0.083ns logic, 0.262ns route)
                                                         (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y7.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y6.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X6Y13.CLKBWRCLK
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =  
       PERIOD TIMEGRP         
"usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"     
    
TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_
rx_wordclk_nobuff_sig         / 0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44150839076262 paths analyzed, 1852 endpoints analyzed, 503 failing endpoints
 503 timing errors detected. (503 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 120.842ns.
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19 (SLICE_X75Y21.A4), 196934235194 paths
--------------------------------------------------------------------------------
Slack (setup path):     -15.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.453ns (Levels of Logic = 32)
  Clock Path Skew:      -0.087ns (1.677 - 1.764)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y3.DQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4
    SLICE_X86Y3.B2       net (fanout=7)        0.640   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
    SLICE_X86Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C2       net (fanout=1)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<106>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>6
    SLICE_X82Y0.D3       net (fanout=32)       0.484   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<2>
    SLICE_X82Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X80Y0.D1       net (fanout=1)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X80Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X82Y0.C3       net (fanout=4)        0.599   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X82Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X82Y0.B3       net (fanout=1)        0.462   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X82Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X79Y0.B1       net (fanout=2)        0.726   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X79Y0.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O33
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X78Y0.B1       net (fanout=4)        0.612   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X78Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X78Y0.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X78Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X78Y0.D4       net (fanout=4)        0.412   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X78Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X78Y0.C6       net (fanout=1)        0.251   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.C6       net (fanout=1)        0.399   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X75Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X75Y0.B6       net (fanout=1)        0.349   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X73Y0.B1       net (fanout=27)       0.631   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X73Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X68Y0.C5       net (fanout=1)        0.695   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X68Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X70Y0.B2       net (fanout=9)        0.630   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X70Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>71
    SLICE_X70Y0.A2       net (fanout=4)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd13
    SLICE_X70Y0.AMUX     Tilo                  0.196   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>31
    SLICE_X66Y1.D3       net (fanout=2)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd3
    SLICE_X66Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C6       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>3
    SLICE_X68Y1.D3       net (fanout=25)       0.627   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X68Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X68Y1.C2       net (fanout=1)        0.476   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
    SLICE_X68Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X70Y2.B1       net (fanout=2)        0.724   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X70Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X69Y3.D2       net (fanout=5)        0.624   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X69Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X69Y3.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X69Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X68Y5.D5       net (fanout=17)       0.592   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X68Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X68Y6.B6       net (fanout=1)        0.243   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
    SLICE_X68Y6.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X68Y5.B4       net (fanout=4)        0.405   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X68Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>_SW0
    SLICE_X70Y5.B5       net (fanout=2)        0.320   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N6
    SLICE_X70Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X73Y8.A6       net (fanout=1)        0.496   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X73Y8.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X73Y8.C3       net (fanout=1)        0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X73Y8.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X75Y21.A4      net (fanout=1)        1.172   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X75Y21.CLK     Tas                   0.073   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[19]_RX_COMMON_FRAME_I[0]_XOR_2704_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     19.453ns (2.942ns logic, 16.511ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_37 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.402ns (Levels of Logic = 32)
  Clock Path Skew:      -0.091ns (1.677 - 1.768)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_37 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y4.AQ       Tcko                  0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<82>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_37
    SLICE_X86Y3.B1       net (fanout=13)       0.633   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<82>
    SLICE_X86Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C2       net (fanout=1)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<106>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>6
    SLICE_X82Y0.D3       net (fanout=32)       0.484   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<2>
    SLICE_X82Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X80Y0.D1       net (fanout=1)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X80Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X82Y0.C3       net (fanout=4)        0.599   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X82Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X82Y0.B3       net (fanout=1)        0.462   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X82Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X79Y0.B1       net (fanout=2)        0.726   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X79Y0.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O33
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X78Y0.B1       net (fanout=4)        0.612   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X78Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X78Y0.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X78Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X78Y0.D4       net (fanout=4)        0.412   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X78Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X78Y0.C6       net (fanout=1)        0.251   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.C6       net (fanout=1)        0.399   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X75Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X75Y0.B6       net (fanout=1)        0.349   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X73Y0.B1       net (fanout=27)       0.631   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X73Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X68Y0.C5       net (fanout=1)        0.695   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X68Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X70Y0.B2       net (fanout=9)        0.630   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X70Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>71
    SLICE_X70Y0.A2       net (fanout=4)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd13
    SLICE_X70Y0.AMUX     Tilo                  0.196   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>31
    SLICE_X66Y1.D3       net (fanout=2)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd3
    SLICE_X66Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C6       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>3
    SLICE_X68Y1.D3       net (fanout=25)       0.627   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X68Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X68Y1.C2       net (fanout=1)        0.476   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
    SLICE_X68Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X70Y2.B1       net (fanout=2)        0.724   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X70Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X69Y3.D2       net (fanout=5)        0.624   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X69Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X69Y3.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X69Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X68Y5.D5       net (fanout=17)       0.592   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X68Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X68Y6.B6       net (fanout=1)        0.243   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
    SLICE_X68Y6.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X68Y5.B4       net (fanout=4)        0.405   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X68Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>_SW0
    SLICE_X70Y5.B5       net (fanout=2)        0.320   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N6
    SLICE_X70Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X73Y8.A6       net (fanout=1)        0.496   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X73Y8.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X73Y8.C3       net (fanout=1)        0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X73Y8.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X75Y21.A4      net (fanout=1)        1.172   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X75Y21.CLK     Tas                   0.073   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[19]_RX_COMMON_FRAME_I[0]_XOR_2704_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     19.402ns (2.898ns logic, 16.504ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.368ns (Levels of Logic = 32)
  Clock Path Skew:      -0.087ns (1.677 - 1.764)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y3.DQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4
    SLICE_X86Y3.B2       net (fanout=7)        0.640   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
    SLICE_X86Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C2       net (fanout=1)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<106>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>6
    SLICE_X82Y0.D3       net (fanout=32)       0.484   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<2>
    SLICE_X82Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X80Y0.D1       net (fanout=1)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X80Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X82Y0.C3       net (fanout=4)        0.599   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X82Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X82Y0.B3       net (fanout=1)        0.462   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X82Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X79Y0.B1       net (fanout=2)        0.726   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X79Y0.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O33
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X78Y0.B1       net (fanout=4)        0.612   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X78Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X78Y0.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X78Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X78Y0.D4       net (fanout=4)        0.412   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X78Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X78Y0.C6       net (fanout=1)        0.251   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.C6       net (fanout=1)        0.399   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X75Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X75Y0.B6       net (fanout=1)        0.349   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X73Y0.B1       net (fanout=27)       0.631   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X73Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X68Y0.C5       net (fanout=1)        0.695   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X68Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X70Y0.B2       net (fanout=9)        0.630   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X70Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>71
    SLICE_X70Y0.A2       net (fanout=4)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd13
    SLICE_X70Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>41
    SLICE_X70Y3.D2       net (fanout=4)        0.851   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd7
    SLICE_X70Y3.DMUX     Tilo                  0.196   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<1>41
    SLICE_X70Y3.B5       net (fanout=5)        0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<1>_bdd7
    SLICE_X70Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<3>5
    SLICE_X68Y1.D6       net (fanout=22)       0.424   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<3>
    SLICE_X68Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X68Y1.C2       net (fanout=1)        0.476   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
    SLICE_X68Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X70Y2.B1       net (fanout=2)        0.724   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X70Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X69Y3.D2       net (fanout=5)        0.624   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X69Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X69Y3.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X69Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X68Y5.D5       net (fanout=17)       0.592   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X68Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X68Y6.B6       net (fanout=1)        0.243   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
    SLICE_X68Y6.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X68Y5.B4       net (fanout=4)        0.405   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X68Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>_SW0
    SLICE_X70Y5.B5       net (fanout=2)        0.320   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N6
    SLICE_X70Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X73Y8.A6       net (fanout=1)        0.496   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X73Y8.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X73Y8.C3       net (fanout=1)        0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X73Y8.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X75Y21.A4      net (fanout=1)        1.172   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X75Y21.CLK     Tas                   0.073   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[19]_RX_COMMON_FRAME_I[0]_XOR_2704_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     19.368ns (2.942ns logic, 16.426ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (SLICE_X75Y21.C5), 194387500456 paths
--------------------------------------------------------------------------------
Slack (setup path):     -15.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.448ns (Levels of Logic = 33)
  Clock Path Skew:      -0.087ns (1.677 - 1.764)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y3.DQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4
    SLICE_X86Y3.B2       net (fanout=7)        0.640   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
    SLICE_X86Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C2       net (fanout=1)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<106>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>6
    SLICE_X82Y0.D3       net (fanout=32)       0.484   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<2>
    SLICE_X82Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X80Y0.D1       net (fanout=1)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X80Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X82Y0.C3       net (fanout=4)        0.599   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X82Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X82Y0.B3       net (fanout=1)        0.462   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X82Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X79Y0.B1       net (fanout=2)        0.726   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X79Y0.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O33
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X78Y0.B1       net (fanout=4)        0.612   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X78Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X78Y0.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X78Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X78Y0.D4       net (fanout=4)        0.412   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X78Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X78Y0.C6       net (fanout=1)        0.251   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.C6       net (fanout=1)        0.399   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X75Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X75Y0.B6       net (fanout=1)        0.349   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X73Y0.B1       net (fanout=27)       0.631   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X73Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X68Y0.C5       net (fanout=1)        0.695   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X68Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X70Y0.B2       net (fanout=9)        0.630   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X70Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>71
    SLICE_X70Y0.A2       net (fanout=4)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd13
    SLICE_X70Y0.AMUX     Tilo                  0.196   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>31
    SLICE_X66Y1.D3       net (fanout=2)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd3
    SLICE_X66Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C6       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>3
    SLICE_X68Y1.D3       net (fanout=25)       0.627   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X68Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X68Y1.C2       net (fanout=1)        0.476   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
    SLICE_X68Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X70Y2.B1       net (fanout=2)        0.724   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X70Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X69Y3.D2       net (fanout=5)        0.624   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X69Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X69Y3.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X69Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X68Y5.D5       net (fanout=17)       0.592   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X68Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X68Y6.B6       net (fanout=1)        0.243   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
    SLICE_X68Y6.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X68Y6.C6       net (fanout=4)        0.247   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X68Y6.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X70Y5.C5       net (fanout=1)        0.322   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
    SLICE_X70Y5.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X70Y5.D3       net (fanout=13)       0.384   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X70Y5.DMUX     Tilo                  0.190   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X72Y8.B6       net (fanout=1)        0.544   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X72Y8.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O55
    SLICE_X72Y8.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<59>
    SLICE_X72Y8.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O381
    SLICE_X75Y21.C5      net (fanout=2)        0.914   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X75Y21.CLK     Tas                   0.073   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     19.448ns (3.132ns logic, 16.316ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_37 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.397ns (Levels of Logic = 33)
  Clock Path Skew:      -0.091ns (1.677 - 1.768)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_37 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y4.AQ       Tcko                  0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<82>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_37
    SLICE_X86Y3.B1       net (fanout=13)       0.633   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<82>
    SLICE_X86Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C2       net (fanout=1)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<106>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>6
    SLICE_X82Y0.D3       net (fanout=32)       0.484   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<2>
    SLICE_X82Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X80Y0.D1       net (fanout=1)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X80Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X82Y0.C3       net (fanout=4)        0.599   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X82Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X82Y0.B3       net (fanout=1)        0.462   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X82Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X79Y0.B1       net (fanout=2)        0.726   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X79Y0.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O33
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X78Y0.B1       net (fanout=4)        0.612   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X78Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X78Y0.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X78Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X78Y0.D4       net (fanout=4)        0.412   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X78Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X78Y0.C6       net (fanout=1)        0.251   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.C6       net (fanout=1)        0.399   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X75Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X75Y0.B6       net (fanout=1)        0.349   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X73Y0.B1       net (fanout=27)       0.631   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X73Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X68Y0.C5       net (fanout=1)        0.695   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X68Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X70Y0.B2       net (fanout=9)        0.630   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X70Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>71
    SLICE_X70Y0.A2       net (fanout=4)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd13
    SLICE_X70Y0.AMUX     Tilo                  0.196   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>31
    SLICE_X66Y1.D3       net (fanout=2)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd3
    SLICE_X66Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C6       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>3
    SLICE_X68Y1.D3       net (fanout=25)       0.627   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X68Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X68Y1.C2       net (fanout=1)        0.476   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
    SLICE_X68Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X70Y2.B1       net (fanout=2)        0.724   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X70Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X69Y3.D2       net (fanout=5)        0.624   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X69Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X69Y3.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X69Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X68Y5.D5       net (fanout=17)       0.592   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X68Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X68Y6.B6       net (fanout=1)        0.243   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
    SLICE_X68Y6.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X68Y6.C6       net (fanout=4)        0.247   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X68Y6.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X70Y5.C5       net (fanout=1)        0.322   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
    SLICE_X70Y5.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X70Y5.D3       net (fanout=13)       0.384   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X70Y5.DMUX     Tilo                  0.190   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X72Y8.B6       net (fanout=1)        0.544   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X72Y8.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O55
    SLICE_X72Y8.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<59>
    SLICE_X72Y8.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O381
    SLICE_X75Y21.C5      net (fanout=2)        0.914   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X75Y21.CLK     Tas                   0.073   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     19.397ns (3.088ns logic, 16.309ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.363ns (Levels of Logic = 33)
  Clock Path Skew:      -0.087ns (1.677 - 1.764)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y3.DQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4
    SLICE_X86Y3.B2       net (fanout=7)        0.640   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
    SLICE_X86Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C2       net (fanout=1)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<106>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>6
    SLICE_X82Y0.D3       net (fanout=32)       0.484   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<2>
    SLICE_X82Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X80Y0.D1       net (fanout=1)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X80Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X82Y0.C3       net (fanout=4)        0.599   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X82Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X82Y0.B3       net (fanout=1)        0.462   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X82Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X79Y0.B1       net (fanout=2)        0.726   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X79Y0.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O33
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X78Y0.B1       net (fanout=4)        0.612   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X78Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X78Y0.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X78Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X78Y0.D4       net (fanout=4)        0.412   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X78Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X78Y0.C6       net (fanout=1)        0.251   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.C6       net (fanout=1)        0.399   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X75Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X75Y0.B6       net (fanout=1)        0.349   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X73Y0.B1       net (fanout=27)       0.631   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X73Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X68Y0.C5       net (fanout=1)        0.695   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X68Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X70Y0.B2       net (fanout=9)        0.630   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X70Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>71
    SLICE_X70Y0.A2       net (fanout=4)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd13
    SLICE_X70Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>41
    SLICE_X70Y3.D2       net (fanout=4)        0.851   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd7
    SLICE_X70Y3.DMUX     Tilo                  0.196   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<1>41
    SLICE_X70Y3.B5       net (fanout=5)        0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<1>_bdd7
    SLICE_X70Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<3>5
    SLICE_X68Y1.D6       net (fanout=22)       0.424   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<3>
    SLICE_X68Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X68Y1.C2       net (fanout=1)        0.476   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
    SLICE_X68Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X70Y2.B1       net (fanout=2)        0.724   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X70Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X69Y3.D2       net (fanout=5)        0.624   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X69Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X69Y3.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X69Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X68Y5.D5       net (fanout=17)       0.592   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X68Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X68Y6.B6       net (fanout=1)        0.243   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
    SLICE_X68Y6.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X68Y6.C6       net (fanout=4)        0.247   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X68Y6.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X70Y5.C5       net (fanout=1)        0.322   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
    SLICE_X70Y5.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X70Y5.D3       net (fanout=13)       0.384   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X70Y5.DMUX     Tilo                  0.190   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X72Y8.B6       net (fanout=1)        0.544   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X72Y8.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O55
    SLICE_X72Y8.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<59>
    SLICE_X72Y8.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O381
    SLICE_X75Y21.C5      net (fanout=2)        0.914   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X75Y21.CLK     Tas                   0.073   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     19.363ns (3.132ns logic, 16.231ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0 (SLICE_X75Y21.A4), 196934235194 paths
--------------------------------------------------------------------------------
Slack (setup path):     -15.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.417ns (Levels of Logic = 32)
  Clock Path Skew:      -0.087ns (1.677 - 1.764)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y3.DQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4
    SLICE_X86Y3.B2       net (fanout=7)        0.640   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
    SLICE_X86Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C2       net (fanout=1)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<106>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>6
    SLICE_X82Y0.D3       net (fanout=32)       0.484   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<2>
    SLICE_X82Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X80Y0.D1       net (fanout=1)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X80Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X82Y0.C3       net (fanout=4)        0.599   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X82Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X82Y0.B3       net (fanout=1)        0.462   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X82Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X79Y0.B1       net (fanout=2)        0.726   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X79Y0.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O33
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X78Y0.B1       net (fanout=4)        0.612   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X78Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X78Y0.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X78Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X78Y0.D4       net (fanout=4)        0.412   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X78Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X78Y0.C6       net (fanout=1)        0.251   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.C6       net (fanout=1)        0.399   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X75Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X75Y0.B6       net (fanout=1)        0.349   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X73Y0.B1       net (fanout=27)       0.631   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X73Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X68Y0.C5       net (fanout=1)        0.695   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X68Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X70Y0.B2       net (fanout=9)        0.630   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X70Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>71
    SLICE_X70Y0.A2       net (fanout=4)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd13
    SLICE_X70Y0.AMUX     Tilo                  0.196   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>31
    SLICE_X66Y1.D3       net (fanout=2)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd3
    SLICE_X66Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C6       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>3
    SLICE_X68Y1.D3       net (fanout=25)       0.627   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X68Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X68Y1.C2       net (fanout=1)        0.476   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
    SLICE_X68Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X70Y2.B1       net (fanout=2)        0.724   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X70Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X69Y3.D2       net (fanout=5)        0.624   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X69Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X69Y3.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X69Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X68Y5.D5       net (fanout=17)       0.592   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X68Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X68Y6.B6       net (fanout=1)        0.243   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
    SLICE_X68Y6.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X68Y5.B4       net (fanout=4)        0.405   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X68Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>_SW0
    SLICE_X70Y5.B5       net (fanout=2)        0.320   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N6
    SLICE_X70Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X73Y8.A6       net (fanout=1)        0.496   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X73Y8.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X73Y8.C3       net (fanout=1)        0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X73Y8.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X75Y21.A4      net (fanout=1)        1.172   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X75Y21.CLK     Tas                   0.037   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[0]_feedbackRegister[2]_XOR_2666_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     19.417ns (2.906ns logic, 16.511ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_37 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.366ns (Levels of Logic = 32)
  Clock Path Skew:      -0.091ns (1.677 - 1.768)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_37 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y4.AQ       Tcko                  0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<82>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_37
    SLICE_X86Y3.B1       net (fanout=13)       0.633   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<82>
    SLICE_X86Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C2       net (fanout=1)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<106>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>6
    SLICE_X82Y0.D3       net (fanout=32)       0.484   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<2>
    SLICE_X82Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X80Y0.D1       net (fanout=1)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X80Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X82Y0.C3       net (fanout=4)        0.599   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X82Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X82Y0.B3       net (fanout=1)        0.462   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X82Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X79Y0.B1       net (fanout=2)        0.726   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X79Y0.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O33
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X78Y0.B1       net (fanout=4)        0.612   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X78Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X78Y0.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X78Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X78Y0.D4       net (fanout=4)        0.412   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X78Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X78Y0.C6       net (fanout=1)        0.251   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.C6       net (fanout=1)        0.399   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X75Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X75Y0.B6       net (fanout=1)        0.349   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X73Y0.B1       net (fanout=27)       0.631   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X73Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X68Y0.C5       net (fanout=1)        0.695   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X68Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X70Y0.B2       net (fanout=9)        0.630   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X70Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>71
    SLICE_X70Y0.A2       net (fanout=4)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd13
    SLICE_X70Y0.AMUX     Tilo                  0.196   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>31
    SLICE_X66Y1.D3       net (fanout=2)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd3
    SLICE_X66Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C6       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
    SLICE_X70Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>3
    SLICE_X68Y1.D3       net (fanout=25)       0.627   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X68Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X68Y1.C2       net (fanout=1)        0.476   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
    SLICE_X68Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X70Y2.B1       net (fanout=2)        0.724   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X70Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X69Y3.D2       net (fanout=5)        0.624   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X69Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X69Y3.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X69Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X68Y5.D5       net (fanout=17)       0.592   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X68Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X68Y6.B6       net (fanout=1)        0.243   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
    SLICE_X68Y6.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X68Y5.B4       net (fanout=4)        0.405   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X68Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>_SW0
    SLICE_X70Y5.B5       net (fanout=2)        0.320   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N6
    SLICE_X70Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X73Y8.A6       net (fanout=1)        0.496   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X73Y8.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X73Y8.C3       net (fanout=1)        0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X73Y8.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X75Y21.A4      net (fanout=1)        1.172   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X75Y21.CLK     Tas                   0.037   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[0]_feedbackRegister[2]_XOR_2666_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     19.366ns (2.862ns logic, 16.504ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.332ns (Levels of Logic = 32)
  Clock Path Skew:      -0.087ns (1.677 - 1.764)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y3.DQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_4
    SLICE_X86Y3.B2       net (fanout=7)        0.640   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<115>
    SLICE_X86Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>2
    SLICE_X86Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<59>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C2       net (fanout=1)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>3
    SLICE_X82Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<106>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><2>6
    SLICE_X82Y0.D3       net (fanout=32)       0.484   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<2>
    SLICE_X82Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X80Y0.D1       net (fanout=1)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X80Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X82Y0.C3       net (fanout=4)        0.599   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X82Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X82Y0.B3       net (fanout=1)        0.462   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X82Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X79Y0.B1       net (fanout=2)        0.726   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X79Y0.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O33
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X78Y0.B1       net (fanout=4)        0.612   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X78Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X78Y0.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X78Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X78Y0.D4       net (fanout=4)        0.412   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X78Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X78Y0.C6       net (fanout=1)        0.251   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.C6       net (fanout=1)        0.399   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X75Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X75Y0.B6       net (fanout=1)        0.349   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X73Y0.B1       net (fanout=27)       0.631   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X73Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X68Y0.C5       net (fanout=1)        0.695   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X68Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X70Y0.B2       net (fanout=9)        0.630   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X70Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>71
    SLICE_X70Y0.A2       net (fanout=4)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd13
    SLICE_X70Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N61
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>41
    SLICE_X70Y3.D2       net (fanout=4)        0.851   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<0>_bdd7
    SLICE_X70Y3.DMUX     Tilo                  0.196   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<1>41
    SLICE_X70Y3.B5       net (fanout=5)        0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<1>_bdd7
    SLICE_X70Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<3>5
    SLICE_X68Y1.D6       net (fanout=22)       0.424   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<3>
    SLICE_X68Y1.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>_SW0
    SLICE_X68Y1.C2       net (fanout=1)        0.476   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
    SLICE_X68Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N12
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><0>_xo<0>
    SLICE_X70Y2.B1       net (fanout=2)        0.724   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><0>
    SLICE_X70Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X69Y3.D2       net (fanout=5)        0.624   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X69Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X69Y3.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X69Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X68Y5.D5       net (fanout=17)       0.592   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X68Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>_SW0
    SLICE_X68Y6.B6       net (fanout=1)        0.243   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
    SLICE_X68Y6.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X68Y5.B4       net (fanout=4)        0.405   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><0>
    SLICE_X68Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>_SW0
    SLICE_X70Y5.B5       net (fanout=2)        0.320   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N6
    SLICE_X70Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][2]_AND_1611_o11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X73Y8.A6       net (fanout=1)        0.496   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X73Y8.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X73Y8.C3       net (fanout=1)        0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X73Y8.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X75Y21.A4      net (fanout=1)        1.172   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X75Y21.CLK     Tas                   0.037   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[0]_feedbackRegister[2]_XOR_2666_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     19.332ns (2.906ns logic, 16.426ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =
        PERIOD TIMEGRP
        "usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"
        TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        / 0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y4.DIBDI21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.534 - 0.396)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y22.AQ        Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<82>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF
    RAMB36_X4Y4.DIBDI21    net (fanout=1)        0.245   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<85>
    RAMB36_X4Y4.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.162ns (-0.083ns logic, 0.245ns route)
                                                         (-51.2% logic, 151.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y4.DIPBDIP3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.136ns (0.534 - 0.398)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y23.AQ        Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<94>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF
    RAMB36_X4Y4.DIPBDIP3   net (fanout=1)        0.243   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<97>
    RAMB36_X4Y4.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.160ns (-0.083ns logic, 0.243ns route)
                                                         (-51.9% logic, 151.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X4Y5.DIBDI20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.540 - 0.399)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y25.BQ        Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<100>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF
    RAMB36_X4Y5.DIBDI20    net (fanout=1)        0.248   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<102>
    RAMB36_X4Y5.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.165ns (-0.083ns logic, 0.248ns route)
                                                         (-50.3% logic, 150.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =
        PERIOD TIMEGRP
        "usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"
        TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        / 0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X4Y4.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X4Y5.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X4Y13.CLKBWRCLK
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_XPOINT1_CLK1_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK1_P              |     25.000ns|      1.700ns|      4.197ns|            0|            0|            0|         2334|
| TS_XPOINT1_CLK1_N             |     25.000ns|      4.197ns|          N/A|            0|            0|         2334|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_XPOINT1_CLK3_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK3_P              |     25.000ns|     10.000ns|     43.128ns|            0|           45|            0|         2070|
| TS_XPOINT1_CLK3_N             |     25.000ns|     10.000ns|     43.128ns|            0|           45|            0|         2070|
|  TS_usr_clkdiv_clkout1_0      |      3.125ns|      5.391ns|          N/A|           44|            0|         2038|            0|
|  TS_usr_clkdiv_clkout0_0      |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  TS_usr_clkdiv_clkout2_0      |     25.000ns|     25.192ns|          N/A|            1|            0|           32|            0|
| TS_usr_clkdiv_clkout1         |      3.125ns|      2.500ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkdiv_clkout0         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkdiv_clkout2         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      4.167ns|      2.800ns|      2.800ns|            0|            0|            0|         7516|
| TS_cdce_out0_n                |      4.167ns|      2.800ns|      0.815ns|            0|            0|           51|         7465|
|  TS_usr_txpll_mmcm_inst_pll_cl|     25.000ns|      4.890ns|          N/A|            0|            0|         7465|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_txpll_mmcm_inst_pll_clk|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gbtExmplDsgn_gbtBank_1_mgt_p|      4.167ns|      6.355ns|     20.140ns|           13|          503|         2902|44150839076262|
|aram_package_src_gen_mgt_mgtLat|             |             |             |             |             |             |             |
|Opt_gen_mgtLatOpt_rx_wordclk_no|             |             |             |             |             |             |             |
|buff_sig                       |             |             |             |             |             |             |             |
| TS_usr_gbtExmplDsgn_rxFrmClkPh|     25.000ns|    120.842ns|          N/A|          503|            0|44150839076262|            0|
| Algnr_latOpt_phalgnr_gen_mmcm_|             |             |             |             |             |             |             |
| inst_pll_clkout0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CDCE_OUT0_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    4.890|         |         |         |
CDCE_OUT0_P    |    4.890|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CDCE_OUT0_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    4.890|         |         |         |
CDCE_OUT0_P    |    4.890|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.197|         |         |         |
XPOINT1_CLK1_P |    4.197|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.197|         |         |         |
XPOINT1_CLK1_P |    4.197|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    5.391|         |         |         |
XPOINT1_CLK3_P |    5.391|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    5.391|         |         |         |
XPOINT1_CLK3_P |    5.391|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 561  Score: 4856551  (Setup/Max: 4856551, Hold: 0)

Constraints cover 44150839107873 paths, 2 nets, and 15148 connections

Design statistics:
   Minimum period: 120.842ns{1}   (Maximum frequency:   8.275MHz)
   Maximum path delay from/to any node:   2.810ns
   Maximum net delay:   1.774ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 12 16:04:09 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 610 MB



