library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity clock_divider is
	port(clk_in : in std_logic ; n : in integer; 
			clk_out : out std_logic);
end entity;

architecture bhv of clock_divider is
	signal count:integer:=1;
	signal output:std_logic := '0';
	
begin
	only_process: process(clk_in)
	begin
		if(clk_in='1' and clk_in' event) then
		count<= count+1;
		end if;
		
		if(reset='1') then
		output<='0';
		count<=1;
		end if;
		
		if(count = n) then
		output<= not output;
		count<=1;
		end if;
		
		clk_out<=output;
	end process;
end architecture bhv;
