// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_svd_pairs (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        S_address0,
        S_ce0,
        S_we0,
        S_d0,
        S_address1,
        S_ce1,
        S_we1,
        S_d1,
        U_address0,
        U_ce0,
        U_we0,
        U_d0,
        U_address1,
        U_ce1,
        U_we1,
        U_d1,
        V_address0,
        V_ce0,
        V_we0,
        V_d0,
        V_address1,
        V_ce1,
        V_we1,
        V_d1
);

parameter    ap_ST_st1_fsm_0 = 50'b1;
parameter    ap_ST_st2_fsm_1 = 50'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 50'b100;
parameter    ap_ST_st8_fsm_3 = 50'b1000;
parameter    ap_ST_st9_fsm_4 = 50'b10000;
parameter    ap_ST_st10_fsm_5 = 50'b100000;
parameter    ap_ST_st11_fsm_6 = 50'b1000000;
parameter    ap_ST_st12_fsm_7 = 50'b10000000;
parameter    ap_ST_st13_fsm_8 = 50'b100000000;
parameter    ap_ST_st14_fsm_9 = 50'b1000000000;
parameter    ap_ST_st15_fsm_10 = 50'b10000000000;
parameter    ap_ST_st16_fsm_11 = 50'b100000000000;
parameter    ap_ST_pp1_stg0_fsm_12 = 50'b1000000000000;
parameter    ap_ST_pp1_stg1_fsm_13 = 50'b10000000000000;
parameter    ap_ST_pp1_stg2_fsm_14 = 50'b100000000000000;
parameter    ap_ST_pp1_stg3_fsm_15 = 50'b1000000000000000;
parameter    ap_ST_pp1_stg4_fsm_16 = 50'b10000000000000000;
parameter    ap_ST_pp1_stg5_fsm_17 = 50'b100000000000000000;
parameter    ap_ST_pp1_stg6_fsm_18 = 50'b1000000000000000000;
parameter    ap_ST_pp1_stg7_fsm_19 = 50'b10000000000000000000;
parameter    ap_ST_st146_fsm_20 = 50'b100000000000000000000;
parameter    ap_ST_pp2_stg0_fsm_21 = 50'b1000000000000000000000;
parameter    ap_ST_pp2_stg1_fsm_22 = 50'b10000000000000000000000;
parameter    ap_ST_pp2_stg2_fsm_23 = 50'b100000000000000000000000;
parameter    ap_ST_pp2_stg3_fsm_24 = 50'b1000000000000000000000000;
parameter    ap_ST_pp2_stg4_fsm_25 = 50'b10000000000000000000000000;
parameter    ap_ST_pp2_stg5_fsm_26 = 50'b100000000000000000000000000;
parameter    ap_ST_pp2_stg6_fsm_27 = 50'b1000000000000000000000000000;
parameter    ap_ST_pp2_stg7_fsm_28 = 50'b10000000000000000000000000000;
parameter    ap_ST_pp2_stg8_fsm_29 = 50'b100000000000000000000000000000;
parameter    ap_ST_pp2_stg9_fsm_30 = 50'b1000000000000000000000000000000;
parameter    ap_ST_pp2_stg10_fsm_31 = 50'b10000000000000000000000000000000;
parameter    ap_ST_pp2_stg11_fsm_32 = 50'b100000000000000000000000000000000;
parameter    ap_ST_pp2_stg12_fsm_33 = 50'b1000000000000000000000000000000000;
parameter    ap_ST_pp2_stg13_fsm_34 = 50'b10000000000000000000000000000000000;
parameter    ap_ST_pp2_stg14_fsm_35 = 50'b100000000000000000000000000000000000;
parameter    ap_ST_pp2_stg15_fsm_36 = 50'b1000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg16_fsm_37 = 50'b10000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg17_fsm_38 = 50'b100000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg18_fsm_39 = 50'b1000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg19_fsm_40 = 50'b10000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg20_fsm_41 = 50'b100000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg21_fsm_42 = 50'b1000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg22_fsm_43 = 50'b10000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg23_fsm_44 = 50'b100000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg24_fsm_45 = 50'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg25_fsm_46 = 50'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st176_fsm_47 = 50'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg0_fsm_48 = 50'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st183_fsm_49 = 50'b10000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_3F3504F3 = 32'b111111001101010000010011110011;
parameter    ap_const_lv18_0 = 18'b000000000000000000;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv20_620 = 20'b11000100000;
parameter    ap_const_lv9_188 = 9'b110001000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv10_310 = 10'b1100010000;
parameter    ap_const_lv20_310 = 20'b1100010000;
parameter    ap_const_lv13_1E96 = 13'b1111010010110;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv10_30F = 10'b1100001111;
parameter    ap_const_lv10_188 = 10'b110001000;
parameter    ap_const_lv64_188 = 64'b110001000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_30F = 64'b1100001111;
parameter    ap_const_lv64_187 = 64'b110000111;
parameter    ap_const_lv64_30E = 64'b1100001110;
parameter    ap_const_lv64_186 = 64'b110000110;
parameter    ap_const_lv64_189 = 64'b110001001;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv9_187 = 9'b110000111;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv21_310 = 21'b1100010000;
parameter    ap_const_lv9_18 = 9'b11000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv31_3F800000 = 31'b111111100000000000000000000000;
parameter    ap_const_lv32_BF3504F3 = 32'b10111111001101010000010011110011;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv18_25840 = 18'b100101100001000000;
parameter    ap_const_lv18_1 = 18'b1;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv19_4B080 = 19'b1001011000010000000;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_31 = 32'b110001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [19:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [19:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [19:0] S_address0;
output   S_ce0;
output   S_we0;
output  [31:0] S_d0;
output  [19:0] S_address1;
output   S_ce1;
output   S_we1;
output  [31:0] S_d1;
output  [19:0] U_address0;
output   U_ce0;
output   U_we0;
output  [31:0] U_d0;
output  [19:0] U_address1;
output   U_ce1;
output   U_we1;
output  [31:0] U_d1;
output  [19:0] V_address0;
output   V_ce0;
output   V_we0;
output  [31:0] V_d0;
output  [19:0] V_address1;
output   V_ce1;
output   V_we1;
output  [31:0] V_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_ce0;
reg A_ce1;
reg S_ce0;
reg S_we0;
reg S_ce1;
reg S_we1;
reg U_ce0;
reg U_we0;
reg U_ce1;
reg U_we1;
reg V_ce0;
reg V_we0;
reg V_ce1;
reg V_we1;

(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_67;
reg   [9:0] row_reg_1155;
reg   [19:0] phi_mul_reg_1166;
reg   [8:0] px1_reg_1221;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter1;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_12;
reg    ap_sig_126;
reg    ap_reg_ppiten_pp1_it0;
reg    ap_reg_ppiten_pp1_it1;
reg    ap_reg_ppiten_pp1_it2;
reg    ap_reg_ppiten_pp1_it3;
reg    ap_reg_ppiten_pp1_it4;
reg    ap_reg_ppiten_pp1_it5;
reg    ap_reg_ppiten_pp1_it6;
reg    ap_reg_ppiten_pp1_it7;
reg    ap_reg_ppiten_pp1_it8;
reg    ap_reg_ppiten_pp1_it9;
reg    ap_reg_ppiten_pp1_it10;
reg    ap_reg_ppiten_pp1_it11;
reg    ap_reg_ppiten_pp1_it12;
reg    ap_reg_ppiten_pp1_it13;
reg    ap_reg_ppiten_pp1_it14;
reg    ap_reg_ppiten_pp1_it15;
reg    ap_reg_ppiten_pp1_it16;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter2;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter3;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter4;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter5;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter6;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter7;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter8;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter9;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter10;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter11;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter12;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter13;
reg   [8:0] ap_reg_ppstg_px1_reg_1221_pp1_iter14;
reg   [31:0] tanThetaAdiv2_0_i_reg_1233;
reg   [31:0] ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter10;
reg   [31:0] ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter11;
reg   [31:0] tanThetaAdiv2_0_i1_reg_1243;
reg   [31:0] ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter10;
reg    ap_sig_cseq_ST_pp1_stg1_fsm_13;
reg    ap_sig_187;
reg   [31:0] ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter11;
reg   [31:0] a2_assign_s_reg_1253;
reg   [31:0] a1_assign_s_reg_1267;
reg   [31:0] b2_assign_1_reg_1279;
reg   [17:0] indvar_flatten_reg_1345;
reg   [8:0] px2_reg_1356;
reg   [8:0] off_px_reg_1367;
reg   [18:0] indvar_flatten2_reg_1378;
reg   [8:0] col3_reg_1389;
reg   [9:0] row4_reg_1400;
wire   [31:0] grp_fu_1411_p2;
reg   [31:0] reg_1523;
reg    ap_sig_cseq_ST_pp1_stg2_fsm_14;
reg    ap_sig_225;
reg   [0:0] exitcond4_reg_3710;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1;
reg    ap_sig_cseq_ST_pp2_stg14_fsm_35;
reg    ap_sig_240;
reg    ap_reg_ppiten_pp2_it0;
reg   [0:0] exitcond_flatten_reg_4188;
reg    ap_sig_cseq_ST_pp2_stg15_fsm_36;
reg    ap_sig_254;
wire   [31:0] grp_fu_1415_p2;
reg   [31:0] reg_1528;
wire   [31:0] grp_fu_1419_p2;
reg   [31:0] reg_1533;
wire   [31:0] grp_fu_1430_p2;
reg   [31:0] reg_1538;
reg    ap_sig_cseq_ST_pp1_stg6_fsm_18;
reg    ap_sig_275;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3;
reg   [0:0] or_cond_reg_3810;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3810_pp1_iter3;
reg   [0:0] or_cond1_reg_3814;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3814_pp1_iter3;
reg    ap_sig_cseq_ST_pp2_stg8_fsm_29;
reg    ap_sig_294;
reg   [0:0] tmp_57_reg_4439;
reg   [0:0] tmp_52_reg_4425;
reg    ap_sig_cseq_ST_pp2_stg22_fsm_43;
reg    ap_sig_313;
reg   [0:0] tmp_80_reg_4467;
reg   [31:0] reg_1544;
reg    ap_sig_cseq_ST_pp1_stg7_fsm_19;
reg    ap_sig_328;
reg   [0:0] or_cond2_reg_3836;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3;
reg   [0:0] or_cond3_reg_3840;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3;
reg    ap_sig_cseq_ST_pp2_stg9_fsm_30;
reg    ap_sig_345;
reg    ap_sig_cseq_ST_pp2_stg23_fsm_44;
reg    ap_sig_355;
reg   [31:0] reg_1549;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3810_pp1_iter5;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5;
reg    ap_sig_cseq_ST_pp2_stg10_fsm_31;
reg    ap_sig_376;
wire   [31:0] grp_fu_1434_p2;
reg   [31:0] reg_1556;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3810_pp1_iter6;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6;
reg   [31:0] reg_1563;
reg   [0:0] p_Result_17_reg_3888;
reg   [31:0] reg_1569;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6;
reg   [31:0] reg_1576;
reg   [0:0] p_Result_20_reg_3900;
wire   [31:0] grp_fu_1502_p2;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3810_pp1_iter8;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8;
reg   [0:0] ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter8;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8;
reg   [0:0] ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter8;
reg   [31:0] reg_1594;
reg    ap_sig_cseq_ST_pp1_stg3_fsm_15;
reg    ap_sig_477;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9;
wire   [31:0] grp_fu_1442_p2;
reg   [31:0] reg_1600;
reg    ap_sig_cseq_ST_pp1_stg4_fsm_16;
reg    ap_sig_493;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12;
wire   [31:0] grp_fu_1452_p2;
reg   [31:0] reg_1606;
reg   [31:0] reg_1611;
reg    ap_sig_cseq_ST_pp1_stg5_fsm_17;
reg    ap_sig_510;
reg   [31:0] reg_1617;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13;
reg   [31:0] reg_1623;
reg   [31:0] reg_1628;
reg   [31:0] reg_1634;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15;
wire   [31:0] u_col2_q0;
reg   [31:0] reg_1640;
reg    ap_sig_cseq_ST_pp2_stg5_fsm_26;
reg    ap_sig_543;
reg    ap_reg_ppiten_pp3_it4;
reg    ap_reg_ppiten_pp3_it0;
reg    ap_reg_ppiten_pp3_it1;
reg    ap_reg_ppiten_pp3_it2;
reg    ap_reg_ppiten_pp3_it3;
reg    ap_reg_ppiten_pp3_it5;
reg   [0:0] exitcond_flatten2_reg_4976;
reg   [0:0] ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3;
wire   [31:0] u_col1_q0;
reg   [31:0] reg_1645;
wire   [31:0] v_col2_q0;
reg   [31:0] reg_1650;
wire   [31:0] v_col2_q1;
wire   [31:0] v_col1_q0;
reg   [31:0] reg_1656;
wire   [31:0] grp_fu_1470_p2;
wire   [31:0] grp_fu_1476_p2;
wire   [31:0] grp_fu_1482_p2;
wire   [31:0] grp_fu_1488_p2;
wire   [31:0] grp_fu_1426_p2;
reg   [31:0] reg_1681;
wire   [31:0] grp_fu_1685_p3;
reg   [31:0] reg_1729;
reg    ap_sig_cseq_ST_pp2_stg16_fsm_37;
reg    ap_sig_590;
wire   [31:0] grp_fu_1696_p3;
wire   [31:0] grp_fu_1707_p3;
wire   [31:0] grp_fu_1718_p3;
wire   [19:0] next_mul1_fu_1761_p2;
reg   [19:0] next_mul1_reg_3510;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_608;
wire   [0:0] exitcond9_fu_1767_p2;
wire   [8:0] col_1_fu_1773_p2;
reg   [8:0] col_1_reg_3519;
wire   [19:0] tmp_3_cast_fu_1809_p1;
reg   [19:0] tmp_3_cast_reg_3524;
wire   [19:0] tmp_4_cast_fu_1813_p1;
reg   [19:0] tmp_4_cast_reg_3529;
wire   [0:0] exitcond8_fu_1817_p2;
reg   [0:0] exitcond8_reg_3534;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_627;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_3534_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_3534_pp0_iter2;
wire   [9:0] row_1_fu_1823_p2;
wire   [19:0] next_mul_fu_1833_p2;
wire   [19:0] tmp_16_fu_1859_p2;
reg   [19:0] tmp_16_reg_3558;
reg   [19:0] ap_reg_ppstg_tmp_16_reg_3558_pp0_iter1;
reg   [19:0] ap_reg_ppstg_tmp_16_reg_3558_pp0_iter2;
wire   [0:0] exitcond_flatten1_fu_1870_p2;
reg    ap_sig_cseq_ST_st9_fsm_4;
reg    ap_sig_681;
wire   [12:0] indvar_flatten_next2_fu_1876_p2;
reg   [12:0] indvar_flatten_next2_reg_3587;
wire   [9:0] step_mid2_fu_1894_p3;
reg   [9:0] step_mid2_reg_3592;
wire   [3:0] sweepnum_cast_mid2_v_fu_1902_p3;
reg   [3:0] sweepnum_cast_mid2_v_reg_3599;
wire   [0:0] INPUT_BANK_fu_1918_p2;
reg   [0:0] INPUT_BANK_reg_3605;
wire   [0:0] OUTPUT_BANK_fu_1930_p2;
reg   [0:0] OUTPUT_BANK_reg_3611;
wire   [9:0] tmp_8_cast1_fu_1936_p3;
reg   [9:0] tmp_8_cast1_reg_3618;
reg   [9:0] diag2_i_addr_1_reg_3627;
reg   [9:0] diag2_i_addr_4_reg_3632;
reg   [9:0] diag1_i_addr_1_reg_3637;
reg   [9:0] diag1_i_addr_5_reg_3642;
wire   [9:0] tmp_10_cast1_fu_1964_p3;
reg   [9:0] tmp_10_cast1_reg_3647;
reg   [9:0] diag2_i_addr_3_reg_3653;
reg   [9:0] diag2_i_addr_5_reg_3658;
reg   [9:0] diag1_i_addr_2_reg_3663;
reg   [9:0] diag1_i_addr_3_reg_3668;
wire   [0:0] exitcond5_fu_2008_p2;
reg    ap_sig_cseq_ST_st10_fsm_5;
reg    ap_sig_722;
wire   [8:0] px_1_fu_2014_p2;
reg   [8:0] px_1_reg_3677;
wire   [0:0] tmp_17_fu_2020_p2;
reg   [0:0] tmp_17_reg_3682;
wire   [0:0] tmp_18_fu_2026_p2;
reg   [0:0] tmp_18_reg_3686;
wire   [9:0] tmp_48_fu_2051_p2;
reg   [9:0] tmp_48_reg_3700;
wire   [9:0] tmp_55_fu_2066_p2;
reg   [9:0] tmp_55_reg_3705;
wire   [0:0] exitcond4_fu_2079_p2;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter2;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter4;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter5;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter10;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14;
wire   [8:0] px_3_fu_2085_p2;
reg   [8:0] px_3_reg_3714;
wire   [0:0] grp_fu_1511_p2;
reg   [0:0] tmp_22_reg_3729;
wire   [20:0] tmp_33_fu_2139_p2;
reg   [20:0] tmp_33_reg_3737;
wire   [20:0] tmp_37_fu_2153_p2;
reg   [20:0] tmp_37_reg_3742;
wire   [31:0] z_in_1_fu_2169_p3;
reg   [31:0] z_in_1_reg_3767;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter1;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter2;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter3;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter4;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter5;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter6;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter7;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter8;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter9;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter10;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter11;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter12;
reg   [31:0] ap_reg_ppstg_z_in_1_reg_3767_pp1_iter13;
wire   [31:0] y_in_fu_2176_p3;
reg   [31:0] y_in_reg_3775;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter1;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter2;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter3;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter4;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter5;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter6;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter7;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter8;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter9;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter10;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter11;
reg   [31:0] ap_reg_ppstg_y_in_reg_3775_pp1_iter12;
wire   [31:0] x_in_1_fu_2183_p3;
reg   [31:0] x_in_1_reg_3783;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter1;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter2;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter3;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter4;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter5;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter6;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter7;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter8;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter9;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter10;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter11;
reg   [31:0] ap_reg_ppstg_x_in_1_reg_3783_pp1_iter12;
wire   [31:0] w_in_fu_2190_p3;
reg   [31:0] w_in_reg_3790;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter1;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter2;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter3;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter4;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter5;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter6;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter7;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter8;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter9;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter10;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter11;
reg   [31:0] ap_reg_ppstg_w_in_reg_3790_pp1_iter12;
reg   [0:0] p_Result_s_reg_3798;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter2;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter3;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter4;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter5;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter6;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter7;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter8;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter9;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter10;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter11;
reg   [0:0] p_Result_15_reg_3805;
reg   [0:0] ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter2;
reg   [0:0] ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter3;
reg   [0:0] ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter4;
reg   [0:0] ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter5;
reg   [0:0] ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter6;
reg   [0:0] ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter7;
reg   [0:0] ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter8;
reg   [0:0] ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter9;
reg   [0:0] ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter10;
reg   [0:0] ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter11;
wire   [0:0] or_cond_fu_2267_p2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3810_pp1_iter2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3810_pp1_iter4;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3810_pp1_iter7;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3810_pp1_iter9;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3810_pp1_iter10;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3810_pp1_iter11;
wire   [0:0] or_cond1_fu_2291_p2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3814_pp1_iter2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3814_pp1_iter4;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3814_pp1_iter7;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3814_pp1_iter9;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3814_pp1_iter10;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3814_pp1_iter11;
reg   [31:0] u2_1_reg_3818;
reg   [0:0] p_Result_10_reg_3824;
reg   [0:0] ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter2;
reg   [0:0] ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter3;
reg   [0:0] ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter4;
reg   [0:0] ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter5;
reg   [0:0] ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter6;
reg   [0:0] ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter7;
reg   [0:0] ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter8;
reg   [0:0] ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter9;
reg   [0:0] ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter10;
reg   [0:0] ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter11;
reg   [0:0] p_Result_18_reg_3831;
reg   [0:0] ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter2;
reg   [0:0] ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter3;
reg   [0:0] ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter4;
reg   [0:0] ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter5;
reg   [0:0] ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter6;
reg   [0:0] ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter7;
reg   [0:0] ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter8;
reg   [0:0] ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter9;
reg   [0:0] ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter10;
reg   [0:0] ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter11;
wire   [0:0] or_cond2_fu_2366_p2;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3836_pp1_iter2;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3836_pp1_iter4;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3836_pp1_iter7;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3836_pp1_iter10;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11;
wire   [0:0] or_cond3_fu_2390_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3840_pp1_iter2;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3840_pp1_iter4;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3840_pp1_iter7;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3840_pp1_iter10;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11;
reg   [31:0] tanThetaA_reg_3844;
reg   [31:0] ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter4;
reg   [31:0] ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter5;
reg   [31:0] ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter6;
reg   [31:0] tanThetaA_1_reg_3851;
reg   [31:0] ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter4;
reg   [31:0] ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter5;
reg   [31:0] ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter6;
reg   [31:0] x_assign_reg_3858;
reg   [31:0] x_assign_5_reg_3863;
wire   [31:0] grp_fu_1506_p2;
reg   [31:0] tmp_50_reg_3868;
wire   [31:0] ret_0_i_fu_2403_p1;
reg   [31:0] tmp_84_reg_3878;
wire   [31:0] ret_0_i1_fu_2415_p1;
wire   [0:0] p_Result_17_fu_2424_p3;
reg   [0:0] ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter7;
reg   [31:0] cosThetaA_int_1_reg_3892;
wire   [0:0] p_Result_20_fu_2435_p3;
reg   [0:0] ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter7;
reg   [31:0] tmp_97_reg_3904;
reg   [31:0] x_assign_2_reg_3909;
reg   [31:0] x_assign_7_reg_3914;
reg   [31:0] cosThetaAdiv2_int_reg_3919;
reg   [31:0] cosThetaAdiv2_int_1_reg_3925;
wire   [31:0] cosA_half_fu_2443_p3;
wire   [31:0] sinA_half_i_fu_2450_p3;
wire   [31:0] cosA_half_i_fu_2457_p3;
wire   [31:0] cosB_half_fu_2464_p3;
wire   [31:0] sinB_half_i_fu_2471_p3;
wire   [31:0] cosB_half_i_fu_2478_p3;
wire   [31:0] a2_assign_3_fu_2495_p1;
wire   [31:0] a2_assign_2_fu_2510_p1;
reg   [31:0] tmp_111_reg_3981;
reg   [31:0] tmp_112_reg_3986;
reg   [31:0] tmp_114_reg_3991;
reg   [31:0] c2_reg_3996;
reg   [31:0] ap_reg_ppstg_c2_reg_3996_pp1_iter14;
reg   [31:0] ap_reg_ppstg_c2_reg_3996_pp1_iter15;
reg   [31:0] s2_reg_4007;
reg   [31:0] ap_reg_ppstg_s2_reg_4007_pp1_iter14;
reg   [31:0] ap_reg_ppstg_s2_reg_4007_pp1_iter15;
reg   [31:0] c1_reg_4016;
reg   [31:0] ap_reg_ppstg_c1_reg_4016_pp1_iter14;
reg   [31:0] s1_reg_4023;
reg   [31:0] ap_reg_ppstg_s1_reg_4023_pp1_iter14;
wire   [31:0] vy_int_fu_2524_p1;
reg   [31:0] vy_int_reg_4030;
reg   [31:0] ap_reg_ppstg_vy_int_reg_4030_pp1_iter14;
reg   [31:0] ap_reg_ppstg_vy_int_reg_4030_pp1_iter15;
reg   [31:0] tmp_118_reg_4038;
reg   [31:0] tmp_120_reg_4043;
reg   [31:0] tmp_123_reg_4048;
reg   [31:0] tmp_125_reg_4053;
reg   [31:0] tmp_126_reg_4058;
reg   [31:0] w_out1_reg_4063;
reg   [31:0] w_out2_reg_4068;
reg   [31:0] z_out1_reg_4073;
reg   [8:0] vw_new_addr_reg_4078;
reg   [8:0] ap_reg_ppstg_vw_new_addr_reg_4078_pp1_iter15;
reg   [8:0] vx_new_addr_reg_4083;
reg   [8:0] ap_reg_ppstg_vx_new_addr_reg_4083_pp1_iter15;
reg   [8:0] vy_new_addr_reg_4088;
reg   [8:0] ap_reg_ppstg_vy_new_addr_reg_4088_pp1_iter15;
reg   [8:0] vz_new_addr_reg_4093;
reg   [8:0] ap_reg_ppstg_vz_new_addr_reg_4093_pp1_iter15;
reg   [8:0] diag_w_out_addr_reg_4098;
reg   [8:0] ap_reg_ppstg_diag_w_out_addr_reg_4098_pp1_iter15;
reg   [8:0] diag_z_out_addr_reg_4103;
reg   [8:0] ap_reg_ppstg_diag_z_out_addr_reg_4103_pp1_iter15;
wire   [31:0] uy_int_fu_2554_p1;
reg   [31:0] z_out2_reg_4113;
reg   [31:0] tmp_121_reg_4118;
reg   [31:0] tmp_122_reg_4123;
reg   [31:0] tmp_127_reg_4128;
reg   [31:0] tmp_128_reg_4133;
wire   [0:0] p_Result_21_fu_2564_p3;
wire   [31:0] vw_int_fu_2592_p1;
wire   [31:0] p_Val2_16_fu_2596_p1;
reg   [31:0] p_Val2_16_reg_4147;
wire   [0:0] p_Result_22_fu_2600_p3;
reg   [0:0] p_Result_22_reg_4152;
wire   [31:0] vz_int_fu_2617_p1;
wire   [0:0] tmp_20_fu_2656_p2;
reg   [0:0] tmp_20_reg_4161;
reg    ap_sig_cseq_ST_st146_fsm_20;
reg    ap_sig_1238;
wire   [0:0] sel_tmp2_fu_2662_p2;
reg   [0:0] sel_tmp2_reg_4173;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_21;
reg    ap_sig_1249;
reg    ap_reg_ppiten_pp2_it1;
wire   [0:0] exitcond_flatten_fu_2705_p2;
wire   [17:0] indvar_flatten_next_fu_2711_p2;
reg   [17:0] indvar_flatten_next_reg_4192;
wire   [0:0] exitcond2_fu_2717_p2;
reg   [0:0] exitcond2_reg_4197;
wire   [8:0] off_px_mid2_fu_2723_p3;
reg   [8:0] off_px_mid2_reg_4202;
wire   [9:0] tmp_56_fu_2731_p2;
reg   [9:0] tmp_56_reg_4210;
wire   [8:0] p_v_fu_2736_p3;
reg   [8:0] p_v_reg_4215;
wire   [0:0] tmp_34_mid2_fu_2750_p3;
reg   [0:0] tmp_34_mid2_reg_4227;
reg   [0:0] ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1;
wire   [20:0] tmp_137_fu_2783_p2;
reg   [20:0] tmp_137_reg_4231;
wire   [0:0] tmp_36_mid2_fu_2795_p3;
reg   [0:0] tmp_36_mid2_reg_4237;
reg   [0:0] ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1;
wire   [8:0] off_px_1_fu_2818_p2;
reg   [8:0] off_px_1_reg_4251;
wire   [0:0] rev_fu_2824_p2;
reg   [0:0] rev_reg_4256;
reg    ap_sig_cseq_ST_pp2_stg1_fsm_22;
reg    ap_sig_1295;
wire   [20:0] tmp_132_fu_2845_p2;
reg   [20:0] tmp_132_reg_4271;
wire   [20:0] tmp_143_fu_2859_p3;
reg   [20:0] tmp_143_reg_4277;
wire   [20:0] tmp_148_fu_2867_p3;
reg   [20:0] tmp_148_reg_4285;
wire   [20:0] tmp_134_fu_2885_p2;
reg   [20:0] tmp_134_reg_4293;
reg    ap_sig_cseq_ST_pp2_stg2_fsm_23;
reg    ap_sig_1320;
wire   [0:0] not_tmp_mid2_fu_2897_p3;
reg   [0:0] not_tmp_mid2_reg_4299;
wire   [63:0] uw_new_px_mid2_cast_fu_2931_p1;
reg   [63:0] uw_new_px_mid2_cast_reg_4373;
reg    ap_sig_cseq_ST_pp2_stg3_fsm_24;
reg    ap_sig_1356;
wire   [31:0] diag_w_out_q0;
reg   [31:0] diag_w_out_load_reg_4405;
reg    ap_sig_cseq_ST_pp2_stg4_fsm_25;
reg    ap_sig_1374;
wire   [31:0] diag_x_out_q0;
reg   [31:0] diag_x_out_load_reg_4410;
wire   [31:0] diag_y_out_q0;
reg   [31:0] diag_y_out_load_reg_4415;
wire   [31:0] diag_z_out_q0;
reg   [31:0] diag_z_out_load_reg_4420;
wire   [0:0] tmp_52_fu_2945_p2;
wire   [0:0] tmp_57_fu_2949_p2;
wire   [0:0] tmp_80_fu_2953_p2;
wire   [31:0] u_col2_q1;
reg   [31:0] uy_in_reg_4515;
wire   [31:0] u_col1_q1;
reg   [31:0] uz_in_reg_4521;
reg   [31:0] vy_in_reg_4527;
wire   [31:0] v_col1_q1;
reg   [31:0] vz_in_3_reg_4533;
wire   [31:0] z_in_7_fu_2975_p3;
reg   [31:0] z_in_7_reg_4539;
wire   [31:0] y_in_9_fu_2991_p3;
reg   [31:0] y_in_9_reg_4546;
wire   [31:0] x_in_7_fu_3007_p3;
reg   [31:0] x_in_7_reg_4553;
wire   [31:0] w_in_9_fu_3023_p3;
reg   [31:0] w_in_9_reg_4560;
wire   [31:0] uw_new_q0;
reg   [31:0] uw_new_load_1_reg_4567;
wire   [31:0] uy_new_q0;
reg   [31:0] uy_new_load_1_reg_4573;
wire   [31:0] ux_new_q0;
reg   [31:0] ux_new_load_1_reg_4579;
wire   [31:0] uz_new_q0;
reg   [31:0] uz_new_load_1_reg_4587;
reg   [31:0] uw_new_load_reg_4595;
reg    ap_sig_cseq_ST_pp2_stg6_fsm_27;
reg    ap_sig_1442;
reg   [31:0] ux_new_load_reg_4600;
reg   [31:0] uy_new_load_reg_4605;
reg   [31:0] uz_new_load_reg_4610;
wire   [31:0] vw_new_q0;
reg   [31:0] vw_new_load_reg_4615;
wire   [31:0] vx_new_q0;
reg   [31:0] vx_new_load_reg_4621;
wire   [31:0] vy_new_q0;
reg   [31:0] vy_new_load_reg_4627;
wire   [31:0] vz_new_q0;
reg   [31:0] vz_new_load_reg_4633;
wire   [0:0] sel_tmp3_mid2_fu_3031_p2;
reg   [0:0] sel_tmp3_mid2_reg_4639;
wire   [31:0] vz_in_fu_3035_p3;
reg   [31:0] vz_in_reg_4647;
wire   [31:0] a2_assign_8_fu_3049_p3;
wire   [31:0] a1_assign_7_fu_3066_p3;
wire   [31:0] a2_assign_6_fu_3083_p3;
wire   [31:0] a1_assign_5_fu_3100_p3;
wire   [31:0] a4_assign_2_fu_3115_p3;
reg    ap_sig_cseq_ST_pp2_stg7_fsm_28;
reg    ap_sig_1477;
wire   [31:0] a3_assign_2_fu_3129_p3;
wire   [31:0] a4_assign_1_fu_3142_p3;
wire   [31:0] a3_assign_1_fu_3156_p3;
reg   [31:0] tmp_103_reg_4701;
reg   [31:0] tmp_104_reg_4706;
reg   [31:0] tmp_105_reg_4711;
reg   [31:0] tmp_106_reg_4716;
reg   [31:0] tmp_107_reg_4721;
reg   [31:0] tmp_108_reg_4726;
reg   [31:0] tmp_109_reg_4731;
reg   [31:0] tmp_110_reg_4736;
wire   [31:0] x_int1_3_fu_3164_p3;
reg   [31:0] x_int1_3_reg_4741;
reg    ap_sig_cseq_ST_pp2_stg12_fsm_33;
reg    ap_sig_1501;
wire   [31:0] w_int1_3_fu_3172_p3;
reg   [31:0] w_int1_3_reg_4748;
wire   [31:0] y_int1_3_fu_3180_p3;
reg   [31:0] y_int1_3_reg_4755;
wire   [31:0] z_int1_3_fu_3188_p3;
reg   [31:0] z_int1_3_reg_4762;
wire  signed [20:0] tmp_139_fu_3495_p2;
reg  signed [20:0] tmp_139_reg_4769;
reg   [19:0] s_col1_addr_6_reg_4786;
reg   [19:0] s_col1_addr_7_reg_4791;
reg   [19:0] s_col2_addr_6_reg_4830;
reg   [19:0] s_col2_addr_7_reg_4835;
wire   [20:0] tmp_150_fu_3252_p2;
reg   [20:0] tmp_150_reg_4841;
wire   [20:0] tmp_151_fu_3256_p2;
reg   [20:0] tmp_151_reg_4846;
(* use_dsp48 = "no" *) wire   [20:0] tmp_152_fu_3260_p2;
reg   [20:0] tmp_152_reg_4851;
reg   [19:0] s_col1_addr_8_reg_4867;
reg   [19:0] s_col1_addr_9_reg_4872;
reg   [19:0] v_col2_addr_6_reg_4883;
reg   [19:0] s_col2_addr_8_reg_4910;
reg   [19:0] s_col2_addr_9_reg_4915;
wire   [31:0] w_int2_3_fu_3285_p3;
reg   [31:0] w_int2_3_reg_4921;
reg    ap_sig_cseq_ST_pp2_stg19_fsm_40;
reg    ap_sig_1576;
wire   [31:0] x_int2_3_fu_3292_p3;
reg   [31:0] x_int2_3_reg_4927;
wire   [31:0] y_int2_3_fu_3299_p3;
reg   [31:0] y_int2_3_reg_4933;
wire   [31:0] z_int2_3_fu_3306_p3;
reg   [31:0] z_int2_3_reg_4939;
wire   [31:0] w_out_0_x_out_fu_3325_p3;
wire   [31:0] x_out_0_w_out_fu_3335_p3;
wire   [31:0] y_out_0_z_out_fu_3356_p3;
wire   [31:0] z_out_0_y_out_fu_3366_p3;
wire   [9:0] step_1_fu_3375_p2;
reg    ap_sig_cseq_ST_st176_fsm_47;
reg    ap_sig_1603;
wire   [0:0] exitcond_flatten2_fu_3380_p2;
reg    ap_sig_cseq_ST_pp3_stg0_fsm_48;
reg    ap_sig_1611;
reg   [0:0] ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter2;
wire   [18:0] indvar_flatten_next1_fu_3386_p2;
wire   [9:0] row4_mid2_fu_3404_p3;
reg   [9:0] row4_mid2_reg_4985;
reg   [9:0] ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter1;
reg   [9:0] ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter2;
wire   [8:0] tmp_9_mid2_v_fu_3412_p3;
reg   [8:0] tmp_9_mid2_v_reg_4991;
reg   [8:0] ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter1;
reg   [8:0] ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter2;
reg   [8:0] ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter3;
wire   [9:0] row_2_fu_3420_p2;
wire   [19:0] tmp_8_fu_3444_p2;
reg   [19:0] tmp_8_reg_5033;
wire   [31:0] s_col1_q1;
wire   [31:0] s_col2_q1;
reg    ap_sig_cseq_ST_pp2_stg25_fsm_46;
reg    ap_sig_1705;
reg   [9:0] diag1_i_address0;
reg    diag1_i_ce0;
reg    diag1_i_we0;
reg   [31:0] diag1_i_d0;
wire   [31:0] diag1_i_q0;
reg   [9:0] diag1_i_address1;
reg    diag1_i_ce1;
wire   [31:0] diag1_i_q1;
reg   [9:0] diag2_i_address0;
reg    diag2_i_ce0;
reg    diag2_i_we0;
reg   [31:0] diag2_i_d0;
wire   [31:0] diag2_i_q0;
reg   [9:0] diag2_i_address1;
reg    diag2_i_ce1;
wire   [31:0] diag2_i_q1;
reg   [19:0] s_col1_address0;
reg    s_col1_ce0;
reg    s_col1_we0;
reg   [31:0] s_col1_d0;
wire   [31:0] s_col1_q0;
reg   [19:0] s_col1_address1;
reg    s_col1_ce1;
reg    s_col1_we1;
reg   [31:0] s_col1_d1;
reg   [19:0] s_col2_address0;
reg    s_col2_ce0;
reg    s_col2_we0;
reg   [31:0] s_col2_d0;
wire   [31:0] s_col2_q0;
reg   [19:0] s_col2_address1;
reg    s_col2_ce1;
reg    s_col2_we1;
reg   [31:0] s_col2_d1;
reg   [19:0] u_col1_address0;
reg    u_col1_ce0;
reg    u_col1_we0;
reg   [31:0] u_col1_d0;
reg   [19:0] u_col1_address1;
reg    u_col1_ce1;
reg    u_col1_we1;
reg   [31:0] u_col1_d1;
reg   [19:0] u_col2_address0;
reg    u_col2_ce0;
reg    u_col2_we0;
reg   [31:0] u_col2_d0;
reg   [19:0] u_col2_address1;
reg    u_col2_ce1;
reg    u_col2_we1;
reg   [31:0] u_col2_d1;
reg   [19:0] v_col1_address0;
reg    v_col1_ce0;
reg    v_col1_we0;
reg   [31:0] v_col1_d0;
reg   [19:0] v_col1_address1;
reg    v_col1_ce1;
reg    v_col1_we1;
reg   [31:0] v_col1_d1;
reg   [19:0] v_col2_address0;
reg    v_col2_ce0;
reg    v_col2_we0;
reg   [31:0] v_col2_d0;
reg   [19:0] v_col2_address1;
reg    v_col2_ce1;
reg    v_col2_we1;
reg   [31:0] v_col2_d1;
reg   [8:0] diag_w_out_address0;
reg    diag_w_out_ce0;
reg    diag_w_out_we0;
reg   [31:0] diag_w_out_d0;
reg   [8:0] diag_x_out_address0;
reg    diag_x_out_ce0;
reg    diag_x_out_we0;
reg   [8:0] diag_y_out_address0;
reg    diag_y_out_ce0;
reg    diag_y_out_we0;
reg   [8:0] diag_z_out_address0;
reg    diag_z_out_ce0;
reg    diag_z_out_we0;
reg   [31:0] diag_z_out_d0;
reg   [8:0] uw_new_address0;
reg    uw_new_ce0;
reg    uw_new_we0;
reg   [8:0] ux_new_address0;
reg    ux_new_ce0;
reg    ux_new_we0;
reg   [8:0] uy_new_address0;
reg    uy_new_ce0;
reg    uy_new_we0;
wire   [31:0] uy_new_d0;
reg   [8:0] uz_new_address0;
reg    uz_new_ce0;
reg    uz_new_we0;
reg   [8:0] vw_new_address0;
reg    vw_new_ce0;
reg    vw_new_we0;
reg   [8:0] vx_new_address0;
reg    vx_new_ce0;
reg    vx_new_we0;
reg   [8:0] vy_new_address0;
reg    vy_new_ce0;
reg    vy_new_we0;
reg   [8:0] vz_new_address0;
reg    vz_new_ce0;
reg    vz_new_we0;
reg   [8:0] col_reg_1132;
reg    ap_sig_cseq_ST_st8_fsm_3;
reg    ap_sig_1923;
reg   [19:0] phi_mul1_reg_1143;
reg   [12:0] indvar_flatten1_reg_1177;
reg   [3:0] sweepnum_reg_1188;
reg   [9:0] step_reg_1199;
reg   [8:0] px_reg_1210;
reg    ap_sig_cseq_ST_st14_fsm_9;
reg    ap_sig_1948;
reg   [8:0] px1_phi_fu_1225_p4;
wire   [31:0] ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it8;
reg   [31:0] ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9;
wire   [31:0] ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it8;
reg   [31:0] ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9;
wire   [31:0] ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it11;
reg   [31:0] ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12;
wire   [31:0] ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it11;
reg   [31:0] ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12;
wire   [31:0] ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it11;
reg   [31:0] ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12;
wire   [31:0] ap_reg_phiprechg_b1_assign_reg_1293pp1_it11;
reg   [31:0] ap_reg_phiprechg_b1_assign_reg_1293pp1_it12;
wire   [31:0] ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it15;
reg   [31:0] ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16;
wire   [31:0] ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it15;
reg   [31:0] ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16;
wire   [31:0] ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it15;
reg   [31:0] ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16;
wire   [31:0] ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it15;
reg   [31:0] ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16;
reg   [17:0] indvar_flatten_phi_fu_1349_p4;
reg   [8:0] px2_phi_fu_1360_p4;
reg   [8:0] off_px_phi_fu_1371_p4;
reg   [8:0] col3_phi_fu_1393_p4;
wire   [63:0] tmp_1_fu_1792_p1;
wire   [63:0] tmp_31_cast_fu_1844_p1;
wire   [63:0] tmp_37_cast_fu_1854_p1;
wire   [63:0] tmp_38_cast_fu_1865_p1;
wire   [63:0] tmp_8_cast_fu_1944_p3;
wire   [63:0] tmp_9_cast_fu_1954_p3;
wire   [63:0] tmp_12_cast_fu_1981_p3;
wire   [63:0] tmp_14_cast_fu_1990_p3;
wire   [63:0] tmp_10_cast_fu_1972_p3;
wire   [63:0] tmp_15_cast_fu_1999_p3;
wire   [63:0] tmp_141_cast_fu_2041_p1;
wire   [63:0] tmp_142_cast_fu_2071_p1;
reg    ap_sig_cseq_ST_st11_fsm_6;
reg    ap_sig_2029;
wire   [63:0] tmp_143_cast_fu_2075_p1;
wire   [63:0] tmp_135_cast_fu_2100_p1;
wire  signed [63:0] tmp_139_cast_fu_2159_p1;
wire  signed [63:0] tmp_140_cast_fu_2164_p1;
wire   [63:0] tmp_21_fu_2529_p1;
wire   [63:0] tmp_144_cast_fu_2677_p1;
wire   [63:0] tmp_157_cast_fu_2812_p1;
wire   [63:0] tmp_145_cast_fu_2830_p1;
wire   [63:0] tmp_158_cast_fu_2907_p1;
wire   [63:0] tmp_162_cast_fu_2921_p1;
wire   [63:0] tmp_44_fu_2938_p1;
wire   [63:0] tmp_159_cast_fu_3220_p1;
wire   [63:0] tmp_160_cast_fu_3234_p1;
wire  signed [63:0] tmp_161_cast_fu_3245_p1;
wire   [63:0] tmp_163_cast_fu_3264_p1;
wire   [63:0] tmp_164_cast_fu_3273_p1;
wire  signed [63:0] tmp_165_cast_fu_3279_p1;
wire   [63:0] tmp_134_cast_fu_3432_p1;
wire   [63:0] tmp_132_cast_fu_3476_p1;
wire   [63:0] tmp_133_cast_fu_3488_p1;
wire   [31:0] tmp_cast_fu_1787_p1;
reg    ap_sig_cseq_ST_st15_fsm_10;
reg    ap_sig_2082;
reg    ap_sig_cseq_ST_st16_fsm_11;
reg    ap_sig_2091;
wire   [31:0] tmp_2_cast_fu_1804_p1;
reg    ap_sig_cseq_ST_st12_fsm_7;
reg    ap_sig_2107;
reg    ap_sig_cseq_ST_st13_fsm_8;
reg    ap_sig_2115;
wire   [31:0] tmp_129_fu_2578_p1;
wire   [31:0] tmp_130_fu_2626_p1;
reg    ap_sig_cseq_ST_pp2_stg17_fsm_38;
reg    ap_sig_2240;
reg    ap_sig_cseq_ST_pp2_stg18_fsm_39;
reg    ap_sig_2275;
reg   [31:0] grp_fu_1411_p0;
reg   [31:0] grp_fu_1411_p1;
reg    ap_sig_cseq_ST_pp2_stg11_fsm_32;
reg    ap_sig_2313;
reg   [31:0] grp_fu_1415_p0;
reg   [31:0] grp_fu_1415_p1;
reg   [31:0] grp_fu_1419_p0;
reg   [31:0] grp_fu_1419_p1;
reg   [31:0] grp_fu_1426_p0;
reg   [31:0] grp_fu_1426_p1;
reg   [31:0] grp_fu_1430_p0;
reg   [31:0] grp_fu_1430_p1;
reg    ap_sig_cseq_ST_pp2_stg20_fsm_41;
reg    ap_sig_2350;
reg   [31:0] grp_fu_1434_p0;
reg   [31:0] grp_fu_1434_p1;
reg   [31:0] grp_fu_1442_p0;
reg   [31:0] grp_fu_1442_p1;
reg   [31:0] grp_fu_1452_p0;
reg   [31:0] grp_fu_1452_p1;
reg   [31:0] grp_fu_1470_p0;
reg   [31:0] grp_fu_1470_p1;
reg   [31:0] grp_fu_1476_p0;
reg   [31:0] grp_fu_1476_p1;
reg   [31:0] grp_fu_1482_p0;
reg   [31:0] grp_fu_1482_p1;
reg   [31:0] grp_fu_1488_p0;
reg   [31:0] grp_fu_1488_p1;
reg   [31:0] grp_fu_1502_p0;
reg   [31:0] grp_fu_1502_p1;
reg   [31:0] grp_fu_1506_p1;
wire   [9:0] tmp_fu_1779_p3;
wire   [9:0] tmp_2_fu_1798_p2;
wire   [19:0] tmp_14_fu_1839_p2;
wire   [19:0] tmp_15_fu_1849_p2;
wire   [19:0] tmp_7_cast_fu_1829_p1;
wire   [0:0] exitcond_fu_1888_p2;
wire   [3:0] sweepnum_1_fu_1882_p2;
wire   [0:0] tmp_3_fu_1910_p1;
wire   [0:0] tmp_4_fu_1914_p1;
wire   [0:0] tmp1_fu_1924_p2;
wire   [9:0] tmp_23_cast_fu_2032_p1;
wire   [9:0] tmp_47_fu_2036_p2;
wire   [9:0] tmp_25_cast_fu_2047_p1;
wire   [8:0] tmp_26_fu_2056_p2;
wire   [9:0] tmp_27_cast_fu_2062_p1;
wire   [9:0] tmp_21_cast_fu_2091_p1;
wire   [9:0] tmp_27_fu_2095_p2;
wire   [9:0] tmp_28_fu_2106_p3;
wire   [9:0] tmp_29_fu_2117_p1;
wire   [20:0] tmp_30_fu_2123_p1;
wire   [20:0] tmp_31_fu_2127_p1;
wire   [20:0] tmp_29_fu_2117_p2;
wire   [20:0] tmp_32_fu_2131_p3;
wire   [20:0] tmp_35_fu_2145_p3;
wire   [31:0] p_Val2_s_fu_2197_p1;
wire   [31:0] p_Val2_3_fu_2219_p1;
wire   [7:0] loc_V_1_fu_2231_p4;
wire   [8:0] lhs_V_cast_fu_2241_p1;
wire   [7:0] loc_V_fu_2209_p4;
wire   [8:0] r_V_fu_2245_p2;
wire   [8:0] tmp_41_cast_fu_2251_p1;
wire   [0:0] tmp_40_fu_2255_p2;
wire   [0:0] tmp_41_fu_2261_p2;
wire   [8:0] r_V_1_fu_2273_p2;
wire   [0:0] tmp_43_fu_2279_p2;
wire   [0:0] tmp_46_fu_2285_p2;
wire   [31:0] p_Val2_12_fu_2297_p1;
wire   [31:0] p_Val2_11_fu_2319_p1;
wire   [7:0] loc_V_3_fu_2330_p4;
wire   [8:0] lhs_V_4_cast_fu_2340_p1;
wire   [7:0] loc_V_2_fu_2309_p4;
wire   [8:0] r_V_2_fu_2344_p2;
wire   [8:0] tmp_64_cast_fu_2350_p1;
wire   [0:0] tmp_65_fu_2354_p2;
wire   [0:0] tmp_66_fu_2360_p2;
wire   [8:0] r_V_3_fu_2372_p2;
wire   [0:0] tmp_72_fu_2378_p2;
wire   [0:0] tmp_74_fu_2384_p2;
wire   [31:0] p_Result_16_fu_2396_p3;
wire   [31:0] p_Result_19_fu_2408_p3;
wire   [31:0] p_Val2_5_fu_2420_p1;
wire   [31:0] p_Val2_14_fu_2432_p1;
wire   [31:0] a2_assign_12_to_int_fu_2485_p1;
wire   [31:0] a2_assign_12_neg_fu_2489_p2;
wire   [31:0] a2_assign_11_to_int_fu_2500_p1;
wire   [31:0] a2_assign_11_neg_fu_2504_p2;
wire   [31:0] vy_int_to_int_fu_2515_p1;
wire   [31:0] vy_int_neg_fu_2518_p2;
wire   [31:0] uy_int_to_int_fu_2545_p1;
wire   [31:0] uy_int_neg_fu_2548_p2;
wire   [31:0] p_Val2_15_fu_2560_p1;
wire   [31:0] tmp_144_neg_fu_2572_p2;
wire   [31:0] vw_int_to_int_fu_2583_p1;
wire   [31:0] vw_int_neg_fu_2586_p2;
wire   [31:0] vz_int_to_int_fu_2608_p1;
wire   [31:0] vz_int_neg_fu_2611_p2;
wire   [31:0] tmp_150_neg_fu_2621_p2;
wire   [3:0] tmp_23_fu_2631_p1;
wire   [5:0] tmp_24_fu_2639_p4;
wire   [3:0] tmp_13_fu_2634_p2;
wire   [9:0] tmp_19_fu_2648_p3;
wire   [9:0] tmp_28_cast_fu_2668_p1;
wire   [9:0] tmp_42_fu_2672_p2;
wire   [8:0] px_2_fu_2689_p2;
wire   [9:0] tmp_35_cast_fu_2695_p1;
wire   [0:0] tmp_34_mid1_fu_2744_p2;
wire   [0:0] tmp_34_fu_2683_p2;
wire   [8:0] px_2_mid1_fu_2758_p2;
wire   [8:0] tmp_135_fu_2764_p3;
wire   [9:0] tmp_136_fu_2772_p3;
wire   [9:0] tmp_137_fu_2783_p1;
wire   [0:0] tmp_36_mid1_fu_2789_p2;
wire   [0:0] tmp_36_fu_2699_p2;
wire   [9:0] tmp_44_cast_fu_2803_p1;
wire   [9:0] tmp_140_fu_2807_p2;
wire   [9:0] tmp_131_fu_2835_p3;
wire   [9:0] tmp_132_fu_2845_p1;
wire   [0:0] grp_fu_1517_p2;
wire   [20:0] tmp_141_fu_2851_p1;
wire   [20:0] tmp_142_fu_2855_p1;
wire   [9:0] tmp_133_fu_2875_p3;
wire   [9:0] tmp_134_fu_2885_p1;
wire   [0:0] rev1_fu_2891_p2;
wire   [20:0] tmp_144_fu_2903_p2;
wire   [20:0] tmp_149_fu_2917_p2;
wire   [0:0] sel_tmp3_fu_2957_p2;
wire   [0:0] sel_tmp10_fu_2962_p2;
wire   [31:0] z_in_4_fu_2967_p3;
wire   [31:0] y_in_4_fu_2983_p3;
wire   [31:0] x_in_4_fu_2999_p3;
wire   [31:0] w_in_4_fu_3015_p3;
wire   [31:0] sel_tmp9_fu_3042_p3;
wire   [31:0] sel_tmp1_fu_3059_p3;
wire   [31:0] sel_tmp7_fu_3076_p3;
wire   [31:0] sel_tmp8_fu_3093_p3;
wire   [31:0] sel_tmp_fu_3110_p3;
wire   [31:0] sel_tmp5_fu_3123_p3;
wire   [31:0] sel_tmp4_fu_3137_p3;
wire   [31:0] sel_tmp6_fu_3150_p3;
wire   [9:0] tmp_38_mid2_v_v_fu_3196_p1;
wire   [9:0] tmp_38_mid2_v_fu_3199_p2;
wire  signed [10:0] tmp_138_fu_3205_p3;
wire   [20:0] tmp_145_fu_3216_p2;
wire   [20:0] tmp_146_fu_3230_p2;
(* use_dsp48 = "no" *) wire   [20:0] tmp_147_fu_3241_p2;
wire   [31:0] w_out_3_fu_3313_p3;
wire   [31:0] x_out_3_fu_3319_p3;
wire   [31:0] y_out_3_fu_3344_p3;
wire   [31:0] z_out_3_fu_3350_p3;
wire   [0:0] exitcond1_fu_3398_p2;
wire   [8:0] col_2_fu_3392_p2;
wire   [19:0] grp_fu_3501_p3;
wire   [9:0] tmp_8_fu_3444_p0;
wire   [9:0] tmp_6_mid2_v_fu_3450_p3;
wire   [9:0] tmp_10_mid2_v_fu_3461_p2;
wire   [19:0] tmp_6_mid2_cast_fu_3457_p1;
wire   [19:0] tmp_9_fu_3471_p2;
wire   [19:0] tmp_10_mid2_cast_fu_3467_p1;
wire   [19:0] tmp_10_fu_3483_p2;
wire   [10:0] tmp_139_fu_3495_p0;
wire   [8:0] grp_fu_3501_p0;
wire   [11:0] grp_fu_3501_p1;
wire   [9:0] grp_fu_3501_p2;
reg   [1:0] grp_fu_1411_opcode;
reg    ap_sig_cseq_ST_st183_fsm_49;
reg    ap_sig_3499;
reg   [49:0] ap_NS_fsm;
wire   [19:0] grp_fu_3501_p00;
wire   [19:0] grp_fu_3501_p20;
wire   [20:0] tmp_132_fu_2845_p10;
wire   [20:0] tmp_134_fu_2885_p10;
wire   [20:0] tmp_137_fu_2783_p10;
wire   [20:0] tmp_29_fu_2117_p10;
wire   [19:0] tmp_8_fu_3444_p00;
reg    ap_sig_1100;
reg    ap_sig_1095;
reg    ap_sig_1090;
reg    ap_sig_1086;
reg    ap_sig_1220;
reg    ap_sig_1984;
reg    ap_sig_534;
reg    ap_sig_1230;
reg    ap_sig_1993;
reg    ap_sig_535;
reg    ap_sig_2214;
reg    ap_sig_3651;
reg    ap_sig_3653;
reg    ap_sig_3656;
reg    ap_sig_3658;
reg    ap_sig_3660;
reg    ap_sig_3663;
reg    ap_sig_3665;

// power-on initialization
initial begin
#0 ap_CS_fsm = 50'b1;
#0 ap_reg_ppiten_pp1_it0 = 1'b0;
#0 ap_reg_ppiten_pp1_it1 = 1'b0;
#0 ap_reg_ppiten_pp1_it2 = 1'b0;
#0 ap_reg_ppiten_pp1_it3 = 1'b0;
#0 ap_reg_ppiten_pp1_it4 = 1'b0;
#0 ap_reg_ppiten_pp1_it5 = 1'b0;
#0 ap_reg_ppiten_pp1_it6 = 1'b0;
#0 ap_reg_ppiten_pp1_it7 = 1'b0;
#0 ap_reg_ppiten_pp1_it8 = 1'b0;
#0 ap_reg_ppiten_pp1_it9 = 1'b0;
#0 ap_reg_ppiten_pp1_it10 = 1'b0;
#0 ap_reg_ppiten_pp1_it11 = 1'b0;
#0 ap_reg_ppiten_pp1_it12 = 1'b0;
#0 ap_reg_ppiten_pp1_it13 = 1'b0;
#0 ap_reg_ppiten_pp1_it14 = 1'b0;
#0 ap_reg_ppiten_pp1_it15 = 1'b0;
#0 ap_reg_ppiten_pp1_it16 = 1'b0;
#0 ap_reg_ppiten_pp2_it0 = 1'b0;
#0 ap_reg_ppiten_pp3_it4 = 1'b0;
#0 ap_reg_ppiten_pp3_it0 = 1'b0;
#0 ap_reg_ppiten_pp3_it1 = 1'b0;
#0 ap_reg_ppiten_pp3_it2 = 1'b0;
#0 ap_reg_ppiten_pp3_it3 = 1'b0;
#0 ap_reg_ppiten_pp3_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp2_it1 = 1'b0;
end

dut_svd_pairs_diag1_i #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
diag1_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(diag1_i_address0),
    .ce0(diag1_i_ce0),
    .we0(diag1_i_we0),
    .d0(diag1_i_d0),
    .q0(diag1_i_q0),
    .address1(diag1_i_address1),
    .ce1(diag1_i_ce1),
    .q1(diag1_i_q1)
);

dut_svd_pairs_diag1_i #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
diag2_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(diag2_i_address0),
    .ce0(diag2_i_ce0),
    .we0(diag2_i_we0),
    .d0(diag2_i_d0),
    .q0(diag2_i_q0),
    .address1(diag2_i_address1),
    .ce1(diag2_i_ce1),
    .q1(diag2_i_q1)
);

dut_svd_pairs_s_col1 #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
s_col1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(s_col1_address0),
    .ce0(s_col1_ce0),
    .we0(s_col1_we0),
    .d0(s_col1_d0),
    .q0(s_col1_q0),
    .address1(s_col1_address1),
    .ce1(s_col1_ce1),
    .we1(s_col1_we1),
    .d1(s_col1_d1),
    .q1(s_col1_q1)
);

dut_svd_pairs_s_col1 #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
s_col2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(s_col2_address0),
    .ce0(s_col2_ce0),
    .we0(s_col2_we0),
    .d0(s_col2_d0),
    .q0(s_col2_q0),
    .address1(s_col2_address1),
    .ce1(s_col2_ce1),
    .we1(s_col2_we1),
    .d1(s_col2_d1),
    .q1(s_col2_q1)
);

dut_svd_pairs_s_col1 #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
u_col1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(u_col1_address0),
    .ce0(u_col1_ce0),
    .we0(u_col1_we0),
    .d0(u_col1_d0),
    .q0(u_col1_q0),
    .address1(u_col1_address1),
    .ce1(u_col1_ce1),
    .we1(u_col1_we1),
    .d1(u_col1_d1),
    .q1(u_col1_q1)
);

dut_svd_pairs_s_col1 #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
u_col2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(u_col2_address0),
    .ce0(u_col2_ce0),
    .we0(u_col2_we0),
    .d0(u_col2_d0),
    .q0(u_col2_q0),
    .address1(u_col2_address1),
    .ce1(u_col2_ce1),
    .we1(u_col2_we1),
    .d1(u_col2_d1),
    .q1(u_col2_q1)
);

dut_svd_pairs_s_col1 #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
v_col1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v_col1_address0),
    .ce0(v_col1_ce0),
    .we0(v_col1_we0),
    .d0(v_col1_d0),
    .q0(v_col1_q0),
    .address1(v_col1_address1),
    .ce1(v_col1_ce1),
    .we1(v_col1_we1),
    .d1(v_col1_d1),
    .q1(v_col1_q1)
);

dut_svd_pairs_s_col1 #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
v_col2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v_col2_address0),
    .ce0(v_col2_ce0),
    .we0(v_col2_we0),
    .d0(v_col2_d0),
    .q0(v_col2_q0),
    .address1(v_col2_address1),
    .ce1(v_col2_ce1),
    .we1(v_col2_we1),
    .d1(v_col2_d1),
    .q1(v_col2_q1)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
diag_w_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(diag_w_out_address0),
    .ce0(diag_w_out_ce0),
    .we0(diag_w_out_we0),
    .d0(diag_w_out_d0),
    .q0(diag_w_out_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
diag_x_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(diag_x_out_address0),
    .ce0(diag_x_out_ce0),
    .we0(diag_x_out_we0),
    .d0(ap_const_lv32_0),
    .q0(diag_x_out_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
diag_y_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(diag_y_out_address0),
    .ce0(diag_y_out_ce0),
    .we0(diag_y_out_we0),
    .d0(ap_const_lv32_0),
    .q0(diag_y_out_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
diag_z_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(diag_z_out_address0),
    .ce0(diag_z_out_ce0),
    .we0(diag_z_out_we0),
    .d0(diag_z_out_d0),
    .q0(diag_z_out_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
uw_new_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(uw_new_address0),
    .ce0(uw_new_ce0),
    .we0(uw_new_we0),
    .d0(ap_reg_ppstg_c1_reg_4016_pp1_iter14),
    .q0(uw_new_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
ux_new_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ux_new_address0),
    .ce0(ux_new_ce0),
    .we0(ux_new_we0),
    .d0(ap_reg_ppstg_s1_reg_4023_pp1_iter14),
    .q0(ux_new_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
uy_new_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(uy_new_address0),
    .ce0(uy_new_ce0),
    .we0(uy_new_we0),
    .d0(uy_new_d0),
    .q0(uy_new_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
uz_new_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(uz_new_address0),
    .ce0(uz_new_ce0),
    .we0(uz_new_we0),
    .d0(ap_reg_ppstg_c1_reg_4016_pp1_iter14),
    .q0(uz_new_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
vw_new_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(vw_new_address0),
    .ce0(vw_new_ce0),
    .we0(vw_new_we0),
    .d0(ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16),
    .q0(vw_new_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
vx_new_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(vx_new_address0),
    .ce0(vx_new_ce0),
    .we0(vx_new_we0),
    .d0(ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16),
    .q0(vx_new_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
vy_new_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(vy_new_address0),
    .ce0(vy_new_ce0),
    .we0(vy_new_we0),
    .d0(ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16),
    .q0(vy_new_q0)
);

dut_svd_pairs_diag_w_out #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
vz_new_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(vz_new_address0),
    .ce0(vz_new_ce0),
    .we0(vz_new_we0),
    .d0(ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16),
    .q0(vz_new_q0)
);

dut_faddfsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_faddfsub_32ns_32ns_32_5_full_dsp_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1411_p0),
    .din1(grp_fu_1411_p1),
    .opcode(grp_fu_1411_opcode),
    .ce(1'b1),
    .dout(grp_fu_1411_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1415_p0),
    .din1(grp_fu_1415_p1),
    .ce(1'b1),
    .dout(grp_fu_1415_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1419_p0),
    .din1(grp_fu_1419_p1),
    .ce(1'b1),
    .dout(grp_fu_1419_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1426_p0),
    .din1(grp_fu_1426_p1),
    .ce(1'b1),
    .dout(grp_fu_1426_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1430_p0),
    .din1(grp_fu_1430_p1),
    .ce(1'b1),
    .dout(grp_fu_1430_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1434_p0),
    .din1(grp_fu_1434_p1),
    .ce(1'b1),
    .dout(grp_fu_1434_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1442_p0),
    .din1(grp_fu_1442_p1),
    .ce(1'b1),
    .dout(grp_fu_1442_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1452_p0),
    .din1(grp_fu_1452_p1),
    .ce(1'b1),
    .dout(grp_fu_1452_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1470_p0),
    .din1(grp_fu_1470_p1),
    .ce(1'b1),
    .dout(grp_fu_1470_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1476_p0),
    .din1(grp_fu_1476_p1),
    .ce(1'b1),
    .dout(grp_fu_1476_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1482_p0),
    .din1(grp_fu_1482_p1),
    .ce(1'b1),
    .dout(grp_fu_1482_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1488_p0),
    .din1(grp_fu_1488_p1),
    .ce(1'b1),
    .dout(grp_fu_1488_p2)
);

dut_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fdiv_32ns_32ns_32_16_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1502_p0),
    .din1(grp_fu_1502_p1),
    .ce(1'b1),
    .dout(grp_fu_1502_p2)
);

dut_frsqrt_32ns_32ns_32_11_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_frsqrt_32ns_32ns_32_11_full_dsp_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_const_lv32_0),
    .din1(grp_fu_1506_p1),
    .ce(1'b1),
    .dout(grp_fu_1506_p2)
);

dut_mul_mul_11ns_11s_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
dut_mul_mul_11ns_11s_21_1_U32(
    .din0(tmp_139_fu_3495_p0),
    .din1(tmp_138_fu_3205_p3),
    .dout(tmp_139_fu_3495_p2)
);

dut_mac_muladd_9ns_12ns_10ns_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
dut_mac_muladd_9ns_12ns_10ns_20_1_U33(
    .din0(grp_fu_3501_p0),
    .din1(grp_fu_3501_p1),
    .din2(grp_fu_3501_p2),
    .dout(grp_fu_3501_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond8_fu_1817_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond9_fu_1767_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond8_fu_1817_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond9_fu_1767_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond8_fu_1817_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & ~(1'b0 == exitcond4_fu_2079_p2))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & ~(1'b0 == exitcond5_fu_2008_p2))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (exitcond4_reg_3710 == 1'b0))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & ~(1'b0 == exitcond5_fu_2008_p2)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & ~(exitcond4_reg_3710 == 1'b0)))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it10 <= ap_reg_ppiten_pp1_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it11 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it11 <= ap_reg_ppiten_pp1_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it12 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it12 <= ap_reg_ppiten_pp1_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it13 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it13 <= ap_reg_ppiten_pp1_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it14 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it14 <= ap_reg_ppiten_pp1_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it15 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it15 <= ap_reg_ppiten_pp1_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it16 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it16 <= ap_reg_ppiten_pp1_it15;
        end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & ~(1'b0 == exitcond5_fu_2008_p2))) begin
            ap_reg_ppiten_pp1_it16 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it8 <= ap_reg_ppiten_pp1_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
            ap_reg_ppiten_pp1_it9 <= ap_reg_ppiten_pp1_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & ~(1'b0 == exitcond_flatten_reg_4188))) begin
            ap_reg_ppiten_pp2_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st146_fsm_20)) begin
            ap_reg_ppiten_pp2_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= 1'b0;
    end else begin
        if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg25_fsm_46))) begin
            ap_reg_ppiten_pp2_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st146_fsm_20) | (~(1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg25_fsm_46)))) begin
            ap_reg_ppiten_pp2_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48) & ~(1'b0 == exitcond_flatten2_fu_3380_p2))) begin
            ap_reg_ppiten_pp3_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st9_fsm_4) & ~(1'b0 == exitcond_flatten1_fu_1870_p2))) begin
            ap_reg_ppiten_pp3_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48) & (1'b0 == exitcond_flatten2_fu_3380_p2))) begin
            ap_reg_ppiten_pp3_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st9_fsm_4) & ~(1'b0 == exitcond_flatten1_fu_1870_p2)) | ((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48) & ~(1'b0 == exitcond_flatten2_fu_3380_p2)))) begin
            ap_reg_ppiten_pp3_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it2 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp3_it2 <= ap_reg_ppiten_pp3_it1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it3 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp3_it3 <= ap_reg_ppiten_pp3_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it4 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp3_it4 <= ap_reg_ppiten_pp3_it3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it5 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp3_it5 <= ap_reg_ppiten_pp3_it4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1086) begin
        if (ap_sig_1090) begin
            ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12 <= cosThetaAdiv2_int_reg_3919;
        end else if (ap_sig_1095) begin
            ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12 <= cosA_half_fu_2443_p3;
        end else if (ap_sig_1100) begin
            ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12 <= cosA_half_i_fu_2457_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12 <= ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1086) begin
        if (ap_sig_1090) begin
            ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12 <= grp_fu_1442_p2;
        end else if (ap_sig_1095) begin
            ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12 <= ap_const_lv32_3F3504F3;
        end else if (ap_sig_1100) begin
            ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12 <= sinA_half_i_fu_2450_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12 <= ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it12) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11))) begin
        ap_reg_phiprechg_b1_assign_reg_1293pp1_it12 <= cosThetaAdiv2_int_1_reg_3925;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it12) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11) & ~(1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11))) begin
        ap_reg_phiprechg_b1_assign_reg_1293pp1_it12 <= cosB_half_fu_2464_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it12) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & ~(1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11))) begin
        ap_reg_phiprechg_b1_assign_reg_1293pp1_it12 <= cosB_half_i_fu_2478_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it11) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        ap_reg_phiprechg_b1_assign_reg_1293pp1_it12 <= ap_reg_phiprechg_b1_assign_reg_1293pp1_it11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it12) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11))) begin
        ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12 <= grp_fu_1430_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it12) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11) & ~(1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11))) begin
        ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12 <= ap_const_lv32_3F3504F3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it12) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & ~(1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11))) begin
        ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12 <= sinB_half_i_fu_2471_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it11) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12 <= ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it11;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it9) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8) & (1'b0 == ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter8)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it9) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8) & ~(1'b0 == ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter8)))) begin
        ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9 <= grp_fu_1502_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it8) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9 <= ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it8;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it8) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter8) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8) & (1'b0 == ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter8)) | ((1'b1 == ap_reg_ppiten_pp1_it8) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter8) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8) & ~(1'b0 == ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter8)))) begin
        ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9 <= grp_fu_1502_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it8) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9 <= ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it8;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_534) begin
        if (ap_sig_1984) begin
            ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16 <= ap_reg_ppstg_c2_reg_3996_pp1_iter15;
        end else if (ap_sig_1220) begin
            ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16 <= vw_int_fu_2592_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16 <= ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_534) begin
        if (ap_sig_1993) begin
            ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16 <= ap_reg_ppstg_s2_reg_4007_pp1_iter15;
        end else if (ap_sig_1230) begin
            ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16 <= ap_reg_ppstg_vy_int_reg_4030_pp1_iter15;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16 <= ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_534) begin
        if (ap_sig_1984) begin
            ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16 <= ap_reg_ppstg_vy_int_reg_4030_pp1_iter15;
        end else if (ap_sig_1220) begin
            ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16 <= ap_reg_ppstg_s2_reg_4007_pp1_iter15;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16 <= ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_534) begin
        if (ap_sig_1993) begin
            ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16 <= ap_reg_ppstg_c2_reg_3996_pp1_iter15;
        end else if (ap_sig_1230) begin
            ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16 <= vz_int_fu_2617_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16 <= ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_4) & ~(1'b0 == exitcond_flatten1_fu_1870_p2))) begin
        col3_reg_1389 <= ap_const_lv9_0;
    end else if (((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48) & (1'b0 == exitcond_flatten2_reg_4976))) begin
        col3_reg_1389 <= tmp_9_mid2_v_reg_4991;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_3)) begin
        col_reg_1132 <= col_1_reg_3519;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        col_reg_1132 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond9_fu_1767_p2))) begin
        indvar_flatten1_reg_1177 <= ap_const_lv13_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st176_fsm_47)) begin
        indvar_flatten1_reg_1177 <= indvar_flatten_next2_reg_3587;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_4) & ~(1'b0 == exitcond_flatten1_fu_1870_p2))) begin
        indvar_flatten2_reg_1378 <= ap_const_lv19_0;
    end else if (((1'b1 == ap_reg_ppiten_pp3_it0) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48) & (1'b0 == exitcond_flatten2_fu_3380_p2))) begin
        indvar_flatten2_reg_1378 <= indvar_flatten_next1_fu_3386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1))) begin
        indvar_flatten_reg_1345 <= indvar_flatten_next_reg_4192;
    end else if ((1'b1 == ap_sig_cseq_ST_st146_fsm_20)) begin
        indvar_flatten_reg_1345 <= ap_const_lv18_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1))) begin
        off_px_reg_1367 <= off_px_1_reg_4251;
    end else if ((1'b1 == ap_sig_cseq_ST_st146_fsm_20)) begin
        off_px_reg_1367 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_3)) begin
        phi_mul1_reg_1143 <= next_mul1_reg_3510;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        phi_mul1_reg_1143 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond8_fu_1817_p2))) begin
        phi_mul_reg_1166 <= next_mul_fu_1833_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond9_fu_1767_p2))) begin
        phi_mul_reg_1166 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & ~(1'b0 == exitcond5_fu_2008_p2))) begin
        px1_reg_1221 <= ap_const_lv9_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it1) & (exitcond4_reg_3710 == 1'b0))) begin
        px1_reg_1221 <= px_3_reg_3714;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1))) begin
        px2_reg_1356 <= p_v_reg_4215;
    end else if ((1'b1 == ap_sig_cseq_ST_st146_fsm_20)) begin
        px2_reg_1356 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_9)) begin
        px_reg_1210 <= px_1_reg_3677;
    end else if (((1'b1 == ap_sig_cseq_ST_st9_fsm_4) & (1'b0 == exitcond_flatten1_fu_1870_p2))) begin
        px_reg_1210 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3))) begin
        reg_1650 <= v_col2_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        reg_1650 <= v_col2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_4) & ~(1'b0 == exitcond_flatten1_fu_1870_p2))) begin
        row4_reg_1400 <= ap_const_lv10_0;
    end else if (((1'b1 == ap_reg_ppiten_pp3_it0) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48) & (1'b0 == exitcond_flatten2_fu_3380_p2))) begin
        row4_reg_1400 <= row_2_fu_3420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond8_fu_1817_p2))) begin
        row_reg_1155 <= row_1_fu_1823_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond9_fu_1767_p2))) begin
        row_reg_1155 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond9_fu_1767_p2))) begin
        step_reg_1199 <= ap_const_lv10_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st176_fsm_47)) begin
        step_reg_1199 <= step_1_fu_3375_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond9_fu_1767_p2))) begin
        sweepnum_reg_1188 <= ap_const_lv4_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st176_fsm_47)) begin
        sweepnum_reg_1188 <= sweepnum_cast_mid2_v_reg_3599;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_4) & (1'b0 == exitcond_flatten1_fu_1870_p2))) begin
        INPUT_BANK_reg_3605 <= INPUT_BANK_fu_1918_p2;
        OUTPUT_BANK_reg_3611 <= OUTPUT_BANK_fu_1930_p2;
        diag1_i_addr_1_reg_3637[3] <= tmp_8_cast_fu_1944_p3[3];
diag1_i_addr_1_reg_3637[8 : 7] <= tmp_8_cast_fu_1944_p3[8 : 7];
        diag1_i_addr_2_reg_3663[3] <= tmp_10_cast_fu_1972_p3[3];
diag1_i_addr_2_reg_3663[8 : 7] <= tmp_10_cast_fu_1972_p3[8 : 7];
        diag1_i_addr_3_reg_3668[3] <= tmp_15_cast_fu_1999_p3[3];
diag1_i_addr_3_reg_3668[8 : 7] <= tmp_15_cast_fu_1999_p3[8 : 7];
        diag1_i_addr_5_reg_3642[3] <= tmp_9_cast_fu_1954_p3[3];
diag1_i_addr_5_reg_3642[7] <= tmp_9_cast_fu_1954_p3[7];
diag1_i_addr_5_reg_3642[9] <= tmp_9_cast_fu_1954_p3[9];
        diag2_i_addr_1_reg_3627[3] <= tmp_8_cast_fu_1944_p3[3];
diag2_i_addr_1_reg_3627[8 : 7] <= tmp_8_cast_fu_1944_p3[8 : 7];
        diag2_i_addr_3_reg_3653[3] <= tmp_12_cast_fu_1981_p3[3];
diag2_i_addr_3_reg_3653[7] <= tmp_12_cast_fu_1981_p3[7];
diag2_i_addr_3_reg_3653[9] <= tmp_12_cast_fu_1981_p3[9];
        diag2_i_addr_4_reg_3632[3] <= tmp_9_cast_fu_1954_p3[3];
diag2_i_addr_4_reg_3632[7] <= tmp_9_cast_fu_1954_p3[7];
diag2_i_addr_4_reg_3632[9] <= tmp_9_cast_fu_1954_p3[9];
        diag2_i_addr_5_reg_3658[3] <= tmp_14_cast_fu_1990_p3[3];
diag2_i_addr_5_reg_3658[7] <= tmp_14_cast_fu_1990_p3[7];
diag2_i_addr_5_reg_3658[9] <= tmp_14_cast_fu_1990_p3[9];
        step_mid2_reg_3592 <= step_mid2_fu_1894_p3;
        sweepnum_cast_mid2_v_reg_3599 <= sweepnum_cast_mid2_v_fu_1902_p3;
        tmp_10_cast1_reg_3647[3] <= tmp_10_cast1_fu_1964_p3[3];
tmp_10_cast1_reg_3647[8 : 7] <= tmp_10_cast1_fu_1964_p3[8 : 7];
        tmp_8_cast1_reg_3618[3] <= tmp_8_cast1_fu_1936_p3[3];
tmp_8_cast1_reg_3618[8 : 7] <= tmp_8_cast1_fu_1936_p3[8 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it12))) begin
        a1_assign_s_reg_1267 <= ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12;
        a2_assign_s_reg_1253 <= ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16)) begin
        ap_reg_ppstg_c1_reg_4016_pp1_iter14 <= c1_reg_4016;
        ap_reg_ppstg_or_cond2_reg_3836_pp1_iter10 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9;
        ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter10;
        ap_reg_ppstg_or_cond2_reg_3836_pp1_iter2 <= or_cond2_reg_3836;
        ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter2;
        ap_reg_ppstg_or_cond2_reg_3836_pp1_iter4 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3;
        ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter4;
        ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5;
        ap_reg_ppstg_or_cond2_reg_3836_pp1_iter7 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6;
        ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter7;
        ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8;
        ap_reg_ppstg_or_cond3_reg_3840_pp1_iter10 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9;
        ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter10;
        ap_reg_ppstg_or_cond3_reg_3840_pp1_iter2 <= or_cond3_reg_3840;
        ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter2;
        ap_reg_ppstg_or_cond3_reg_3840_pp1_iter4 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3;
        ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter4;
        ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5;
        ap_reg_ppstg_or_cond3_reg_3840_pp1_iter7 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6;
        ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter7;
        ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8;
        ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter10 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter9;
        ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter11 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter10;
        ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter2 <= p_Result_10_reg_3824;
        ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter3 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter2;
        ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter4 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter3;
        ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter5 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter4;
        ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter6 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter5;
        ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter7 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter6;
        ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter8 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter7;
        ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter9 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter8;
        ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter10 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter9;
        ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter11 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter10;
        ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter2 <= p_Result_18_reg_3831;
        ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter3 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter2;
        ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter4 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter3;
        ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter5 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter4;
        ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter6 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter5;
        ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter7 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter6;
        ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter8 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter7;
        ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter9 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter8;
        ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter7 <= p_Result_20_reg_3900;
        ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter8 <= ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter7;
        ap_reg_ppstg_s1_reg_4023_pp1_iter14 <= s1_reg_4023;
        ap_reg_ppstg_vy_int_reg_4030_pp1_iter14 <= vy_int_reg_4030;
        ap_reg_ppstg_vy_int_reg_4030_pp1_iter15 <= ap_reg_ppstg_vy_int_reg_4030_pp1_iter14;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13)) begin
        ap_reg_ppstg_c2_reg_3996_pp1_iter14 <= c2_reg_3996;
        ap_reg_ppstg_c2_reg_3996_pp1_iter15 <= ap_reg_ppstg_c2_reg_3996_pp1_iter14;
        ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter10 <= tanThetaAdiv2_0_i1_reg_1243;
        ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter11 <= ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18)) begin
        ap_reg_ppstg_diag_w_out_addr_reg_4098_pp1_iter15 <= diag_w_out_addr_reg_4098;
        ap_reg_ppstg_diag_z_out_addr_reg_4103_pp1_iter15 <= diag_z_out_addr_reg_4103;
        ap_reg_ppstg_vw_new_addr_reg_4078_pp1_iter15 <= vw_new_addr_reg_4078;
        ap_reg_ppstg_vx_new_addr_reg_4083_pp1_iter15 <= vx_new_addr_reg_4083;
        ap_reg_ppstg_vy_new_addr_reg_4088_pp1_iter15 <= vy_new_addr_reg_4088;
        ap_reg_ppstg_vz_new_addr_reg_4093_pp1_iter15 <= vz_new_addr_reg_4093;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12)) begin
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 <= exitcond4_reg_3710;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter10 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter10;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter2 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter2;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter4 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter5 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter4;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter5;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7;
        ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8;
        ap_reg_ppstg_px1_reg_1221_pp1_iter1 <= px1_reg_1221;
        ap_reg_ppstg_px1_reg_1221_pp1_iter10 <= ap_reg_ppstg_px1_reg_1221_pp1_iter9;
        ap_reg_ppstg_px1_reg_1221_pp1_iter11 <= ap_reg_ppstg_px1_reg_1221_pp1_iter10;
        ap_reg_ppstg_px1_reg_1221_pp1_iter12 <= ap_reg_ppstg_px1_reg_1221_pp1_iter11;
        ap_reg_ppstg_px1_reg_1221_pp1_iter13 <= ap_reg_ppstg_px1_reg_1221_pp1_iter12;
        ap_reg_ppstg_px1_reg_1221_pp1_iter14 <= ap_reg_ppstg_px1_reg_1221_pp1_iter13;
        ap_reg_ppstg_px1_reg_1221_pp1_iter2 <= ap_reg_ppstg_px1_reg_1221_pp1_iter1;
        ap_reg_ppstg_px1_reg_1221_pp1_iter3 <= ap_reg_ppstg_px1_reg_1221_pp1_iter2;
        ap_reg_ppstg_px1_reg_1221_pp1_iter4 <= ap_reg_ppstg_px1_reg_1221_pp1_iter3;
        ap_reg_ppstg_px1_reg_1221_pp1_iter5 <= ap_reg_ppstg_px1_reg_1221_pp1_iter4;
        ap_reg_ppstg_px1_reg_1221_pp1_iter6 <= ap_reg_ppstg_px1_reg_1221_pp1_iter5;
        ap_reg_ppstg_px1_reg_1221_pp1_iter7 <= ap_reg_ppstg_px1_reg_1221_pp1_iter6;
        ap_reg_ppstg_px1_reg_1221_pp1_iter8 <= ap_reg_ppstg_px1_reg_1221_pp1_iter7;
        ap_reg_ppstg_px1_reg_1221_pp1_iter9 <= ap_reg_ppstg_px1_reg_1221_pp1_iter8;
        ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter10 <= tanThetaAdiv2_0_i_reg_1233;
        ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter11 <= ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter10;
        exitcond4_reg_3710 <= exitcond4_fu_2079_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
        ap_reg_ppstg_exitcond8_reg_3534_pp0_iter1 <= exitcond8_reg_3534;
        ap_reg_ppstg_tmp_16_reg_3558_pp0_iter1 <= tmp_16_reg_3558;
        exitcond8_reg_3534 <= exitcond8_fu_1817_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_reg_ppstg_exitcond8_reg_3534_pp0_iter2 <= ap_reg_ppstg_exitcond8_reg_3534_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter2 <= ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter1;
        ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3 <= ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter2;
        ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter2 <= ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter1;
        ap_reg_ppstg_tmp_16_reg_3558_pp0_iter2 <= ap_reg_ppstg_tmp_16_reg_3558_pp0_iter1;
        ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter2 <= ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter1;
        ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter3 <= ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48)) begin
        ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter1 <= exitcond_flatten2_reg_4976;
        ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter1 <= row4_mid2_reg_4985;
        ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter1 <= tmp_9_mid2_v_reg_4991;
        exitcond_flatten2_reg_4976 <= exitcond_flatten2_fu_3380_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15)) begin
        ap_reg_ppstg_or_cond1_reg_3814_pp1_iter10 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter9;
        ap_reg_ppstg_or_cond1_reg_3814_pp1_iter11 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter10;
        ap_reg_ppstg_or_cond1_reg_3814_pp1_iter2 <= or_cond1_reg_3814;
        ap_reg_ppstg_or_cond1_reg_3814_pp1_iter3 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter2;
        ap_reg_ppstg_or_cond1_reg_3814_pp1_iter4 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter3;
        ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter4;
        ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5;
        ap_reg_ppstg_or_cond1_reg_3814_pp1_iter7 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6;
        ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter7;
        ap_reg_ppstg_or_cond1_reg_3814_pp1_iter9 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8;
        ap_reg_ppstg_or_cond_reg_3810_pp1_iter10 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter9;
        ap_reg_ppstg_or_cond_reg_3810_pp1_iter11 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter10;
        ap_reg_ppstg_or_cond_reg_3810_pp1_iter2 <= or_cond_reg_3810;
        ap_reg_ppstg_or_cond_reg_3810_pp1_iter3 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter2;
        ap_reg_ppstg_or_cond_reg_3810_pp1_iter4 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter3;
        ap_reg_ppstg_or_cond_reg_3810_pp1_iter5 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter4;
        ap_reg_ppstg_or_cond_reg_3810_pp1_iter6 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter5;
        ap_reg_ppstg_or_cond_reg_3810_pp1_iter7 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter6;
        ap_reg_ppstg_or_cond_reg_3810_pp1_iter8 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter7;
        ap_reg_ppstg_or_cond_reg_3810_pp1_iter9 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter8;
        ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter10 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter9;
        ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter11 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter10;
        ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter2 <= p_Result_15_reg_3805;
        ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter3 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter2;
        ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter4 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter3;
        ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter5 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter4;
        ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter6 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter5;
        ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter7 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter6;
        ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter8 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter7;
        ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter9 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter8;
        ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter7 <= p_Result_17_reg_3888;
        ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter8 <= ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter7;
        ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter10 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter9;
        ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter11 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter10;
        ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter2 <= p_Result_s_reg_3798;
        ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter3 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter2;
        ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter4 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter3;
        ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter5 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter4;
        ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter6 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter5;
        ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter7 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter6;
        ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter8 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter7;
        ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter9 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter8;
        ap_reg_ppstg_s2_reg_4007_pp1_iter14 <= s2_reg_4007;
        ap_reg_ppstg_s2_reg_4007_pp1_iter15 <= ap_reg_ppstg_s2_reg_4007_pp1_iter14;
        ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter4 <= tanThetaA_1_reg_3851;
        ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter5 <= ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter4;
        ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter6 <= ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14)) begin
        ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter4 <= tanThetaA_reg_3844;
        ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter5 <= ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter4;
        ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter6 <= ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21)) begin
        ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1 <= tmp_34_mid2_reg_4227;
        ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1 <= tmp_36_mid2_reg_4237;
        exitcond_flatten_reg_4188 <= exitcond_flatten_fu_2705_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17)) begin
        ap_reg_ppstg_w_in_reg_3790_pp1_iter1 <= w_in_reg_3790;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter10 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter9;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter11 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter10;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter12 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter11;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter2 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter1;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter3 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter2;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter4 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter3;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter5 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter4;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter6 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter5;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter7 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter6;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter8 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter7;
        ap_reg_ppstg_w_in_reg_3790_pp1_iter9 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter8;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter1 <= x_in_1_reg_3783;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter10 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter9;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter11 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter10;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter12 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter11;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter2 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter1;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter3 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter2;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter4 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter3;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter5 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter4;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter6 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter5;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter7 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter6;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter8 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter7;
        ap_reg_ppstg_x_in_1_reg_3783_pp1_iter9 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter8;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter1 <= y_in_reg_3775;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter10 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter9;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter11 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter10;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter12 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter11;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter2 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter1;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter3 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter2;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter4 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter3;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter5 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter4;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter6 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter5;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter7 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter6;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter8 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter7;
        ap_reg_ppstg_y_in_reg_3775_pp1_iter9 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter8;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter1 <= z_in_1_reg_3767;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter10 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter9;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter11 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter10;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter12 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter11;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter13 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter12;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter2 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter1;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter3 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter2;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter4 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter3;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter5 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter4;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter6 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter5;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter7 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter6;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter8 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter7;
        ap_reg_ppstg_z_in_1_reg_3767_pp1_iter9 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        b2_assign_1_reg_1279 <= ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) begin
        c1_reg_4016 <= grp_fu_1415_p2;
        s1_reg_4023 <= grp_fu_1419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) begin
        c2_reg_3996 <= grp_fu_1415_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        col_1_reg_3519 <= col_1_fu_1773_p2;
        next_mul1_reg_3510 <= next_mul1_fu_1761_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5))) begin
        cosThetaA_int_1_reg_3892 <= grp_fu_1430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it11) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter10) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter10))) begin
        cosThetaAdiv2_int_1_reg_3925 <= grp_fu_1506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it11) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter10) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter10))) begin
        cosThetaAdiv2_int_reg_3919 <= grp_fu_1506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) begin
        diag_w_out_addr_reg_4098 <= tmp_21_fu_2529_p1;
        diag_z_out_addr_reg_4103 <= tmp_21_fu_2529_p1;
        vw_new_addr_reg_4078 <= tmp_21_fu_2529_p1;
        vx_new_addr_reg_4083 <= tmp_21_fu_2529_p1;
        vy_new_addr_reg_4088 <= tmp_21_fu_2529_p1;
        vz_new_addr_reg_4093 <= tmp_21_fu_2529_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25))) begin
        diag_w_out_load_reg_4405 <= diag_w_out_q0;
        diag_x_out_load_reg_4410 <= diag_x_out_q0;
        diag_y_out_load_reg_4415 <= diag_y_out_q0;
        diag_z_out_load_reg_4420 <= diag_z_out_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b0 == exitcond_flatten_fu_2705_p2))) begin
        exitcond2_reg_4197 <= exitcond2_fu_2717_p2;
        off_px_mid2_reg_4202 <= off_px_mid2_fu_2723_p3;
        tmp_137_reg_4231 <= tmp_137_fu_2783_p2;
        tmp_34_mid2_reg_4227 <= tmp_34_mid2_fu_2750_p3;
        tmp_36_mid2_reg_4237 <= tmp_36_mid2_fu_2795_p3;
        tmp_56_reg_4210 <= tmp_56_fu_2731_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_4)) begin
        indvar_flatten_next2_reg_3587 <= indvar_flatten_next2_fu_1876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21))) begin
        indvar_flatten_next_reg_4192 <= indvar_flatten_next_fu_2711_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23))) begin
        not_tmp_mid2_reg_4299 <= not_tmp_mid2_fu_2897_p3;
        tmp_134_reg_4293 <= tmp_134_fu_2885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b0 == exitcond_flatten_fu_2705_p2))) begin
        off_px_1_reg_4251 <= off_px_1_fu_2818_p2;
        p_v_reg_4215 <= p_v_fu_2736_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & (1'b0 == or_cond_fu_2267_p2))) begin
        or_cond1_reg_3814 <= or_cond1_fu_2291_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        or_cond2_reg_3836 <= or_cond2_fu_2366_p2;
        p_Result_10_reg_3824 <= p_Val2_12_fu_2297_p1[ap_const_lv32_1F];
        p_Result_18_reg_3831 <= p_Val2_11_fu_2319_p1[ap_const_lv32_1F];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == or_cond2_fu_2366_p2))) begin
        or_cond3_reg_3840 <= or_cond3_fu_2390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        or_cond_reg_3810 <= or_cond_fu_2267_p2;
        p_Result_15_reg_3805 <= p_Val2_3_fu_2219_p1[ap_const_lv32_1F];
        p_Result_s_reg_3798 <= p_Val2_s_fu_2197_p1[ap_const_lv32_1F];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        p_Result_17_reg_3888 <= p_Val2_5_fu_2420_p1[ap_const_lv32_1F];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5))) begin
        p_Result_20_reg_3900 <= p_Val2_14_fu_2432_p1[ap_const_lv32_1F];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) begin
        p_Result_22_reg_4152 <= p_Val2_16_fu_2596_p1[ap_const_lv32_1F];
        p_Val2_16_reg_4147 <= p_Val2_16_fu_2596_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_5)) begin
        px_1_reg_3677 <= px_1_fu_2014_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it0))) begin
        px_3_reg_3714 <= px_3_fu_2085_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it1) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14) & (ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg14_fsm_35) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)))) begin
        reg_1523 <= grp_fu_1411_p2;
        reg_1528 <= grp_fu_1415_p2;
        reg_1533 <= grp_fu_1419_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it3) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter3) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter3)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29) & ~(1'b0 == tmp_57_reg_4439)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_52_reg_4425)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg22_fsm_43) & ~(1'b0 == tmp_80_reg_4467)))) begin
        reg_1538 <= grp_fu_1430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it3) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg9_fsm_30)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & ~(1'b0 == tmp_80_reg_4467) & (1'b1 == ap_sig_cseq_ST_pp2_stg23_fsm_44)))) begin
        reg_1544 <= grp_fu_1430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31)))) begin
        reg_1549 <= grp_fu_1430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29) & ~(1'b0 == tmp_57_reg_4439)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_52_reg_4425)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg22_fsm_43) & ~(1'b0 == tmp_80_reg_4467)) | ((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6)))) begin
        reg_1556 <= grp_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) & (1'b0 == p_Result_17_reg_3888)) | ((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) & ~(1'b0 == p_Result_17_reg_3888)))) begin
        reg_1563 <= grp_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg9_fsm_30)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & ~(1'b0 == tmp_80_reg_4467) & (1'b1 == ap_sig_cseq_ST_pp2_stg23_fsm_44)) | ((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6)))) begin
        reg_1569 <= grp_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it7) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) & (1'b0 == p_Result_20_reg_3900)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it7) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) & ~(1'b0 == p_Result_20_reg_3900)))) begin
        reg_1576 <= grp_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31)) | ((1'b1 == ap_reg_ppiten_pp1_it9) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter8) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9)))) begin
        reg_1594 <= grp_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29) & ~(1'b0 == tmp_57_reg_4439)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_52_reg_4425)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg22_fsm_43) & ~(1'b0 == tmp_80_reg_4467)) | ((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12)))) begin
        reg_1600 <= grp_fu_1442_p2;
        reg_1606 <= grp_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg9_fsm_30)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & ~(1'b0 == tmp_80_reg_4467) & (1'b1 == ap_sig_cseq_ST_pp2_stg23_fsm_44)) | ((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17)))) begin
        reg_1611 <= grp_fu_1442_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg9_fsm_30)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & ~(1'b0 == tmp_80_reg_4467) & (1'b1 == ap_sig_cseq_ST_pp2_stg23_fsm_44)) | ((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13)))) begin
        reg_1617 <= grp_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31)) | ((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13)))) begin
        reg_1623 <= grp_fu_1442_p2;
        reg_1628 <= grp_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)) | ((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)))) begin
        reg_1634 <= grp_fu_1415_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_reg_ppiten_pp3_it4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)))) begin
        reg_1640 <= u_col2_q0;
        reg_1645 <= u_col1_q0;
        reg_1656 <= v_col1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp2_stg14_fsm_35) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)))) begin
        reg_1681 <= grp_fu_1426_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)))) begin
        reg_1729 <= grp_fu_1685_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == exitcond2_reg_4197))) begin
        rev_reg_4256 <= rev_fu_2824_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48) & (1'b0 == exitcond_flatten2_fu_3380_p2))) begin
        row4_mid2_reg_4985 <= row4_mid2_fu_3404_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) begin
        s2_reg_4007 <= grp_fu_1419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36))) begin
        s_col1_addr_6_reg_4786 <= tmp_159_cast_fu_3220_p1;
        s_col1_addr_7_reg_4791 <= tmp_160_cast_fu_3234_p1;
        s_col2_addr_6_reg_4830 <= tmp_159_cast_fu_3220_p1;
        s_col2_addr_7_reg_4835 <= tmp_161_cast_fu_3245_p1;
        tmp_150_reg_4841 <= tmp_150_fu_3252_p2;
        tmp_151_reg_4846 <= tmp_151_fu_3256_p2;
        tmp_152_reg_4851 <= tmp_152_fu_3260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37))) begin
        s_col1_addr_8_reg_4867 <= tmp_163_cast_fu_3264_p1;
        s_col1_addr_9_reg_4872 <= tmp_164_cast_fu_3273_p1;
        s_col2_addr_8_reg_4910 <= tmp_163_cast_fu_3264_p1;
        s_col2_addr_9_reg_4915 <= tmp_165_cast_fu_3279_p1;
        v_col2_addr_6_reg_4883 <= tmp_165_cast_fu_3279_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st146_fsm_20)) begin
        sel_tmp2_reg_4173 <= sel_tmp2_fu_2662_p2;
        tmp_20_reg_4161 <= tmp_20_fu_2656_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        sel_tmp3_mid2_reg_4639 <= sel_tmp3_mid2_fu_3031_p2;
        vz_in_reg_4647[29 : 23] <= vz_in_fu_3035_p3[29 : 23];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it3) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter2) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter2))) begin
        tanThetaA_1_reg_3851 <= grp_fu_1502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it3) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter2) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter2))) begin
        tanThetaA_reg_3844 <= grp_fu_1502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it9) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        tanThetaAdiv2_0_i1_reg_1243 <= ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it9))) begin
        tanThetaAdiv2_0_i_reg_1233 <= ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg9_fsm_30))) begin
        tmp_103_reg_4701 <= grp_fu_1470_p2;
        tmp_104_reg_4706 <= grp_fu_1476_p2;
        tmp_105_reg_4711 <= grp_fu_1482_p2;
        tmp_106_reg_4716 <= grp_fu_1488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31))) begin
        tmp_107_reg_4721 <= grp_fu_1470_p2;
        tmp_108_reg_4726 <= grp_fu_1476_p2;
        tmp_109_reg_4731 <= grp_fu_1482_p2;
        tmp_110_reg_4736 <= grp_fu_1488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12))) begin
        tmp_111_reg_3981 <= grp_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        tmp_112_reg_3986 <= grp_fu_1430_p2;
        tmp_114_reg_3991 <= grp_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) begin
        tmp_118_reg_4038 <= grp_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it14) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) begin
        tmp_120_reg_4043 <= grp_fu_1434_p2;
        tmp_123_reg_4048 <= grp_fu_1442_p2;
        tmp_125_reg_4053 <= grp_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15))) begin
        tmp_121_reg_4118 <= grp_fu_1434_p2;
        tmp_122_reg_4123 <= grp_fu_1442_p2;
        tmp_127_reg_4128 <= grp_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) begin
        tmp_126_reg_4058 <= grp_fu_1430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15))) begin
        tmp_128_reg_4133 <= grp_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22))) begin
        tmp_132_reg_4271 <= tmp_132_fu_2845_p2;
        tmp_143_reg_4277 <= tmp_143_fu_2859_p3;
        tmp_148_reg_4285 <= tmp_148_fu_2867_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp2_stg14_fsm_35) & (1'b0 == exitcond_flatten_reg_4188))) begin
        tmp_139_reg_4769 <= tmp_139_fu_3495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond8_fu_1817_p2))) begin
        tmp_16_reg_3558 <= tmp_16_fu_1859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & (1'b0 == exitcond5_fu_2008_p2))) begin
        tmp_17_reg_3682 <= tmp_17_fu_2020_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & (1'b0 == exitcond5_fu_2008_p2) & (1'b0 == tmp_17_fu_2020_p2))) begin
        tmp_18_reg_3686 <= tmp_18_fu_2026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (exitcond4_reg_3710 == 1'b0))) begin
        tmp_22_reg_3729 <= grp_fu_1511_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (exitcond4_reg_3710 == 1'b0))) begin
        tmp_33_reg_3737 <= tmp_33_fu_2139_p2;
        tmp_37_reg_3742 <= tmp_37_fu_2153_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond9_fu_1767_p2))) begin
        tmp_3_cast_reg_3524[9 : 1] <= tmp_3_cast_fu_1809_p1[9 : 1];
        tmp_4_cast_reg_3529[9 : 1] <= tmp_4_cast_fu_1813_p1[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & (1'b0 == exitcond5_fu_2008_p2) & (1'b0 == tmp_17_fu_2020_p2) & (1'b0 == tmp_18_fu_2026_p2))) begin
        tmp_48_reg_3700 <= tmp_48_fu_2051_p2;
        tmp_55_reg_3705 <= tmp_55_fu_2066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it5) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter5))) begin
        tmp_50_reg_3868 <= grp_fu_1506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25))) begin
        tmp_52_reg_4425 <= tmp_52_fu_2945_p2;
        tmp_57_reg_4439 <= tmp_57_fu_2949_p2;
        tmp_80_reg_4467 <= tmp_80_fu_2953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it5) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5))) begin
        tmp_84_reg_3878 <= grp_fu_1506_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter2)) begin
        tmp_8_reg_5033[19 : 4] <= tmp_8_fu_3444_p2[19 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it9) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        tmp_97_reg_3904 <= grp_fu_1430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it0) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48) & (1'b0 == exitcond_flatten2_fu_3380_p2))) begin
        tmp_9_mid2_v_reg_4991 <= tmp_9_mid2_v_fu_3412_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it1) & (ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        u2_1_reg_3818 <= grp_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        uw_new_load_1_reg_4567 <= uw_new_q0;
        ux_new_load_1_reg_4579 <= ux_new_q0;
        uy_in_reg_4515 <= u_col2_q1;
        uy_new_load_1_reg_4573 <= uy_new_q0;
        uz_in_reg_4521 <= u_col1_q1;
        uz_new_load_1_reg_4587 <= uz_new_q0;
        vy_in_reg_4527 <= v_col2_q1;
        vz_in_3_reg_4533 <= v_col1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        uw_new_load_reg_4595 <= uw_new_q0;
        ux_new_load_reg_4600 <= ux_new_q0;
        uy_new_load_reg_4605 <= uy_new_q0;
        uz_new_load_reg_4610 <= uz_new_q0;
        vw_new_load_reg_4615 <= vw_new_q0;
        vx_new_load_reg_4621 <= vx_new_q0;
        vy_new_load_reg_4627 <= vy_new_q0;
        vz_new_load_reg_4633 <= vz_new_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24))) begin
        uw_new_px_mid2_cast_reg_4373[8 : 0] <= uw_new_px_mid2_cast_fu_2931_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) begin
        vy_int_reg_4030 <= vy_int_fu_2524_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        w_in_9_reg_4560 <= w_in_9_fu_3023_p3;
        x_in_7_reg_4553 <= x_in_7_fu_3007_p3;
        y_in_9_reg_4546 <= y_in_9_fu_2991_p3;
        z_in_7_reg_4539 <= z_in_7_fu_2975_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17) & (exitcond4_reg_3710 == 1'b0))) begin
        w_in_reg_3790 <= w_in_fu_2190_p3;
        x_in_1_reg_3783 <= x_in_1_fu_2183_p3;
        y_in_reg_3775 <= y_in_fu_2176_p3;
        z_in_1_reg_3767 <= z_in_1_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33))) begin
        w_int1_3_reg_4748 <= w_int1_3_fu_3172_p3;
        x_int1_3_reg_4741 <= x_int1_3_fu_3164_p3;
        y_int1_3_reg_4755 <= y_int1_3_fu_3180_p3;
        z_int1_3_reg_4762 <= z_int1_3_fu_3188_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg19_fsm_40))) begin
        w_int2_3_reg_4921 <= w_int2_3_fu_3285_p3;
        x_int2_3_reg_4927 <= x_int2_3_fu_3292_p3;
        y_int2_3_reg_4933 <= y_int2_3_fu_3299_p3;
        z_int2_3_reg_4939 <= z_int2_3_fu_3306_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) begin
        w_out1_reg_4063 <= grp_fu_1411_p2;
        w_out2_reg_4068 <= grp_fu_1415_p2;
        z_out1_reg_4073 <= grp_fu_1419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter9) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter9))) begin
        x_assign_2_reg_3909 <= grp_fu_1415_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter4))) begin
        x_assign_5_reg_3863 <= grp_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter10) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9))) begin
        x_assign_7_reg_3914 <= grp_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter3) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter3) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter4))) begin
        x_assign_reg_3858 <= grp_fu_1415_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) begin
        z_out2_reg_4113 <= grp_fu_1411_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) | (1'b1 == ap_reg_ppiten_pp0_it3) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) | (1'b1 == ap_reg_ppiten_pp0_it3) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it5))) begin
        S_ce0 = 1'b1;
    end else begin
        S_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it5))) begin
        S_ce1 = 1'b1;
    end else begin
        S_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3))) begin
        S_we0 = 1'b1;
    end else begin
        S_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3))) begin
        S_we1 = 1'b1;
    end else begin
        S_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it5))) begin
        U_ce0 = 1'b1;
    end else begin
        U_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it5))) begin
        U_ce1 = 1'b1;
    end else begin
        U_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3))) begin
        U_we0 = 1'b1;
    end else begin
        U_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3))) begin
        U_we1 = 1'b1;
    end else begin
        U_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it5))) begin
        V_ce0 = 1'b1;
    end else begin
        V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it5))) begin
        V_ce1 = 1'b1;
    end else begin
        V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3))) begin
        V_we0 = 1'b1;
    end else begin
        V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3))) begin
        V_we1 = 1'b1;
    end else begin
        V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | (1'b1 == ap_sig_cseq_ST_st183_fsm_49))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st183_fsm_49)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_627) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_126) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_187) begin
        ap_sig_cseq_ST_pp1_stg1_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg1_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_225) begin
        ap_sig_cseq_ST_pp1_stg2_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg2_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_477) begin
        ap_sig_cseq_ST_pp1_stg3_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg3_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_493) begin
        ap_sig_cseq_ST_pp1_stg4_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg4_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_510) begin
        ap_sig_cseq_ST_pp1_stg5_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg5_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_275) begin
        ap_sig_cseq_ST_pp1_stg6_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg6_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_328) begin
        ap_sig_cseq_ST_pp1_stg7_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg7_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1249) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_21 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_21 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_376) begin
        ap_sig_cseq_ST_pp2_stg10_fsm_31 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg10_fsm_31 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2313) begin
        ap_sig_cseq_ST_pp2_stg11_fsm_32 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg11_fsm_32 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1501) begin
        ap_sig_cseq_ST_pp2_stg12_fsm_33 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg12_fsm_33 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_240) begin
        ap_sig_cseq_ST_pp2_stg14_fsm_35 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg14_fsm_35 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_254) begin
        ap_sig_cseq_ST_pp2_stg15_fsm_36 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg15_fsm_36 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_590) begin
        ap_sig_cseq_ST_pp2_stg16_fsm_37 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg16_fsm_37 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2240) begin
        ap_sig_cseq_ST_pp2_stg17_fsm_38 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg17_fsm_38 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2275) begin
        ap_sig_cseq_ST_pp2_stg18_fsm_39 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg18_fsm_39 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1576) begin
        ap_sig_cseq_ST_pp2_stg19_fsm_40 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg19_fsm_40 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1295) begin
        ap_sig_cseq_ST_pp2_stg1_fsm_22 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg1_fsm_22 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2350) begin
        ap_sig_cseq_ST_pp2_stg20_fsm_41 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg20_fsm_41 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_313) begin
        ap_sig_cseq_ST_pp2_stg22_fsm_43 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg22_fsm_43 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_355) begin
        ap_sig_cseq_ST_pp2_stg23_fsm_44 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg23_fsm_44 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1705) begin
        ap_sig_cseq_ST_pp2_stg25_fsm_46 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg25_fsm_46 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1320) begin
        ap_sig_cseq_ST_pp2_stg2_fsm_23 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg2_fsm_23 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1356) begin
        ap_sig_cseq_ST_pp2_stg3_fsm_24 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg3_fsm_24 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1374) begin
        ap_sig_cseq_ST_pp2_stg4_fsm_25 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg4_fsm_25 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_543) begin
        ap_sig_cseq_ST_pp2_stg5_fsm_26 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg5_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1442) begin
        ap_sig_cseq_ST_pp2_stg6_fsm_27 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg6_fsm_27 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1477) begin
        ap_sig_cseq_ST_pp2_stg7_fsm_28 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg7_fsm_28 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_294) begin
        ap_sig_cseq_ST_pp2_stg8_fsm_29 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg8_fsm_29 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_345) begin
        ap_sig_cseq_ST_pp2_stg9_fsm_30 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg9_fsm_30 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1611) begin
        ap_sig_cseq_ST_pp3_stg0_fsm_48 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp3_stg0_fsm_48 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_722) begin
        ap_sig_cseq_ST_st10_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2029) begin
        ap_sig_cseq_ST_st11_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2107) begin
        ap_sig_cseq_ST_st12_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2115) begin
        ap_sig_cseq_ST_st13_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1238) begin
        ap_sig_cseq_ST_st146_fsm_20 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st146_fsm_20 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1948) begin
        ap_sig_cseq_ST_st14_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2082) begin
        ap_sig_cseq_ST_st15_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2091) begin
        ap_sig_cseq_ST_st16_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1603) begin
        ap_sig_cseq_ST_st176_fsm_47 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st176_fsm_47 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_3499) begin
        ap_sig_cseq_ST_st183_fsm_49 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st183_fsm_49 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_67) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_608) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1923) begin
        ap_sig_cseq_ST_st8_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_681) begin
        ap_sig_cseq_ST_st9_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48) & (1'b0 == exitcond_flatten2_reg_4976))) begin
        col3_phi_fu_1393_p4 = tmp_9_mid2_v_reg_4991;
    end else begin
        col3_phi_fu_1393_p4 = col3_reg_1389;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_11)) begin
        diag1_i_address0 = diag1_i_addr_3_reg_3668;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_10)) begin
        diag1_i_address0 = diag1_i_addr_2_reg_3663;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_6)) begin
        diag1_i_address0 = tmp_142_cast_fu_2071_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        diag1_i_address0 = tmp_1_fu_1792_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21))) begin
        diag1_i_address0 = tmp_144_cast_fu_2677_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it0))) begin
        diag1_i_address0 = tmp_135_cast_fu_2100_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & (1'b0 == exitcond5_fu_2008_p2) & ~(1'b0 == tmp_17_fu_2020_p2))) begin
        diag1_i_address0 = diag1_i_addr_1_reg_3637;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & (1'b0 == exitcond5_fu_2008_p2) & (1'b0 == tmp_17_fu_2020_p2) & ~(1'b0 == tmp_18_fu_2026_p2))) begin
        diag1_i_address0 = diag1_i_addr_5_reg_3642;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & (1'b0 == exitcond5_fu_2008_p2) & (1'b0 == tmp_17_fu_2020_p2) & (1'b0 == tmp_18_fu_2026_p2))) begin
        diag1_i_address0 = tmp_141_cast_fu_2041_p1;
    end else begin
        diag1_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22)) begin
            diag1_i_address1 = tmp_145_cast_fu_2830_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21)) begin
            diag1_i_address1 = tmp_157_cast_fu_2812_p1;
        end else begin
            diag1_i_address1 = 'bx;
        end
    end else begin
        diag1_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & (1'b0 == exitcond5_fu_2008_p2) & (1'b0 == tmp_17_fu_2020_p2) & (1'b0 == tmp_18_fu_2026_p2)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it0)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_6) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & (1'b0 == exitcond5_fu_2008_p2) & (1'b0 == tmp_17_fu_2020_p2) & ~(1'b0 == tmp_18_fu_2026_p2)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_5) & (1'b0 == exitcond5_fu_2008_p2) & ~(1'b0 == tmp_17_fu_2020_p2)) | (1'b1 == ap_sig_cseq_ST_st15_fsm_10) | (1'b1 == ap_sig_cseq_ST_st16_fsm_11))) begin
        diag1_i_ce0 = 1'b1;
    end else begin
        diag1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22)))) begin
        diag1_i_ce1 = 1'b1;
    end else begin
        diag1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_11)) begin
        diag1_i_d0 = diag2_i_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_6) | (1'b1 == ap_sig_cseq_ST_st15_fsm_10))) begin
        diag1_i_d0 = diag1_i_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        diag1_i_d0 = tmp_cast_fu_1787_p1;
    end else begin
        diag1_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond9_fu_1767_p2)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_6) | (1'b1 == ap_sig_cseq_ST_st15_fsm_10) | (1'b1 == ap_sig_cseq_ST_st16_fsm_11))) begin
        diag1_i_we0 = 1'b1;
    end else begin
        diag1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_9)) begin
        diag2_i_address0 = diag2_i_addr_5_reg_3658;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        diag2_i_address0 = diag2_i_addr_3_reg_3653;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_6)) begin
        diag2_i_address0 = tmp_143_cast_fu_2075_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        diag2_i_address0 = tmp_1_fu_1792_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21))) begin
        diag2_i_address0 = tmp_144_cast_fu_2677_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it0))) begin
        diag2_i_address0 = tmp_135_cast_fu_2100_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_10)) begin
        diag2_i_address0 = diag2_i_addr_1_reg_3627;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        diag2_i_address0 = diag2_i_addr_4_reg_3632;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_5)) begin
        diag2_i_address0 = tmp_141_cast_fu_2041_p1;
    end else begin
        diag2_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22)) begin
            diag2_i_address1 = tmp_145_cast_fu_2830_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21)) begin
            diag2_i_address1 = tmp_157_cast_fu_2812_p1;
        end else begin
            diag2_i_address1 = 'bx;
        end
    end else begin
        diag2_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st10_fsm_5) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it0)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21)) | (1'b1 == ap_sig_cseq_ST_st14_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_6) | (1'b1 == ap_sig_cseq_ST_st15_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_7) | (1'b1 == ap_sig_cseq_ST_st13_fsm_8))) begin
        diag2_i_ce0 = 1'b1;
    end else begin
        diag2_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22)))) begin
        diag2_i_ce1 = 1'b1;
    end else begin
        diag2_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        diag2_i_d0 = diag1_i_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st14_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_6))) begin
        diag2_i_d0 = diag2_i_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        diag2_i_d0 = tmp_2_cast_fu_1804_p1;
    end else begin
        diag2_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond9_fu_1767_p2)) | (1'b1 == ap_sig_cseq_ST_st11_fsm_6) | (1'b1 == ap_sig_cseq_ST_st12_fsm_7) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_9) & (1'b0 == tmp_17_reg_3682) & ~(1'b0 == tmp_18_reg_3686)))) begin
        diag2_i_we0 = 1'b1;
    end else begin
        diag2_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & ~(1'b0 == p_Result_21_fu_2564_p3)) | ((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & (1'b0 == p_Result_21_fu_2564_p3)))) begin
        diag_w_out_address0 = ap_reg_ppstg_diag_w_out_addr_reg_4098_pp1_iter15;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24))) begin
        diag_w_out_address0 = uw_new_px_mid2_cast_fu_2931_p1;
    end else begin
        diag_w_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & ~(1'b0 == p_Result_21_fu_2564_p3)) | ((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & (1'b0 == p_Result_21_fu_2564_p3)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)))) begin
        diag_w_out_ce0 = 1'b1;
    end else begin
        diag_w_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_535) begin
        if (~(1'b0 == p_Result_21_fu_2564_p3)) begin
            diag_w_out_d0 = tmp_129_fu_2578_p1;
        end else if ((1'b0 == p_Result_21_fu_2564_p3)) begin
            diag_w_out_d0 = reg_1634;
        end else begin
            diag_w_out_d0 = 'bx;
        end
    end else begin
        diag_w_out_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & ~(1'b0 == p_Result_21_fu_2564_p3)) | ((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & (1'b0 == p_Result_21_fu_2564_p3)))) begin
        diag_w_out_we0 = 1'b1;
    end else begin
        diag_w_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        diag_x_out_address0 = tmp_21_fu_2529_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24))) begin
        diag_x_out_address0 = uw_new_px_mid2_cast_fu_2931_p1;
    end else begin
        diag_x_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)))) begin
        diag_x_out_ce0 = 1'b1;
    end else begin
        diag_x_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) begin
        diag_x_out_we0 = 1'b1;
    end else begin
        diag_x_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        diag_y_out_address0 = tmp_21_fu_2529_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24))) begin
        diag_y_out_address0 = uw_new_px_mid2_cast_fu_2931_p1;
    end else begin
        diag_y_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)))) begin
        diag_y_out_ce0 = 1'b1;
    end else begin
        diag_y_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) begin
        diag_y_out_we0 = 1'b1;
    end else begin
        diag_y_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & (1'b0 == p_Result_22_reg_4152)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & ~(1'b0 == p_Result_22_reg_4152)))) begin
        diag_z_out_address0 = ap_reg_ppstg_diag_z_out_addr_reg_4103_pp1_iter15;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24))) begin
        diag_z_out_address0 = uw_new_px_mid2_cast_fu_2931_p1;
    end else begin
        diag_z_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & (1'b0 == p_Result_22_reg_4152)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & ~(1'b0 == p_Result_22_reg_4152)))) begin
        diag_z_out_ce0 = 1'b1;
    end else begin
        diag_z_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2214) begin
        if (~(1'b0 == p_Result_22_reg_4152)) begin
            diag_z_out_d0 = tmp_130_fu_2626_p1;
        end else if ((1'b0 == p_Result_22_reg_4152)) begin
            diag_z_out_d0 = reg_1634;
        end else begin
            diag_z_out_d0 = 'bx;
        end
    end else begin
        diag_z_out_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & (1'b0 == p_Result_22_reg_4152)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & ~(1'b0 == p_Result_22_reg_4152)))) begin
        diag_z_out_we0 = 1'b1;
    end else begin
        diag_z_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & ~(1'b0 == p_Result_17_fu_2424_p3)) | ((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) & ~(1'b0 == p_Result_20_fu_2435_p3)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (exitcond4_reg_3710 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (exitcond4_reg_3710 == 1'b0)))) begin
        grp_fu_1411_opcode = ap_const_lv2_1;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29) & ~(1'b0 == tmp_57_reg_4439)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_52_reg_4425)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg22_fsm_43) & ~(1'b0 == tmp_80_reg_4467)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & ~(1'b0 == tmp_80_reg_4467) & (1'b1 == ap_sig_cseq_ST_pp2_stg23_fsm_44)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31)) | ((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)) | ((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & (1'b0 == p_Result_17_fu_2424_p3)) | ((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) & (1'b0 == p_Result_20_fu_2435_p3)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it4) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3)) | ((1'b1 == ap_reg_ppiten_pp1_it9) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9)) | ((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg11_fsm_32)))) begin
        grp_fu_1411_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_1411_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg22_fsm_43)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg23_fsm_44)))) begin
        grp_fu_1411_p0 = grp_fu_1430_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1411_p0 = tmp_125_reg_4053;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1411_p0 = reg_1617;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it9) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1411_p0 = tmp_97_reg_3904;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) & (1'b0 == p_Result_20_fu_2435_p3))) begin
        grp_fu_1411_p0 = cosThetaA_int_1_reg_3892;
    end else if ((((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & ~(1'b0 == p_Result_17_fu_2424_p3)) | ((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) & ~(1'b0 == p_Result_20_fu_2435_p3)))) begin
        grp_fu_1411_p0 = ap_const_lv32_3F800000;
    end else if ((((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & (1'b0 == p_Result_17_fu_2424_p3)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg11_fsm_32)))) begin
        grp_fu_1411_p0 = reg_1549;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it4)))) begin
        grp_fu_1411_p0 = reg_1544;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        grp_fu_1411_p0 = y_in_reg_3775;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1411_p0 = z_in_1_reg_3767;
    end else begin
        grp_fu_1411_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg11_fsm_32))) begin
        grp_fu_1411_p1 = reg_1594;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31))) begin
        grp_fu_1411_p1 = reg_1569;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg22_fsm_43)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg23_fsm_44)))) begin
        grp_fu_1411_p1 = grp_fu_1434_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1411_p1 = tmp_126_reg_4058;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1411_p1 = tmp_118_reg_4038;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) & ~(1'b0 == p_Result_20_fu_2435_p3))) begin
        grp_fu_1411_p1 = cosThetaA_int_1_reg_3892;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & ~(1'b0 == p_Result_17_fu_2424_p3))) begin
        grp_fu_1411_p1 = reg_1549;
    end else if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it4)) | ((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15) & (1'b0 == p_Result_17_fu_2424_p3)) | ((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) & (1'b0 == p_Result_20_fu_2435_p3)) | ((1'b1 == ap_reg_ppiten_pp1_it9) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17)))) begin
        grp_fu_1411_p1 = ap_const_lv32_3F800000;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        grp_fu_1411_p1 = x_in_1_reg_3783;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1411_p1 = w_in_reg_3790;
    end else begin
        grp_fu_1411_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31))) begin
        grp_fu_1415_p0 = reg_1611;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg22_fsm_43)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg23_fsm_44)))) begin
        grp_fu_1415_p0 = grp_fu_1442_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        grp_fu_1415_p0 = tmp_127_reg_4128;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1415_p0 = tmp_121_reg_4118;
    end else if ((((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg11_fsm_32)))) begin
        grp_fu_1415_p0 = reg_1623;
    end else if ((((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it13)))) begin
        grp_fu_1415_p0 = tmp_111_reg_3981;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it9) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1415_p0 = reg_1594;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it3) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        grp_fu_1415_p0 = reg_1538;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1415_p0 = y_in_reg_3775;
    end else begin
        grp_fu_1415_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg11_fsm_32))) begin
        grp_fu_1415_p1 = reg_1628;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31))) begin
        grp_fu_1415_p1 = reg_1617;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg22_fsm_43)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg23_fsm_44)))) begin
        grp_fu_1415_p1 = grp_fu_1452_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        grp_fu_1415_p1 = tmp_128_reg_4133;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1415_p1 = tmp_122_reg_4123;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1415_p1 = tmp_120_reg_4043;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it13))) begin
        grp_fu_1415_p1 = tmp_112_reg_3986;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1415_p1 = reg_1606;
    end else if ((((1'b1 == ap_reg_ppiten_pp1_it3) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)) | ((1'b1 == ap_reg_ppiten_pp1_it9) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16)))) begin
        grp_fu_1415_p1 = ap_const_lv32_3F800000;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1415_p1 = x_in_1_reg_3783;
    end else begin
        grp_fu_1415_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg11_fsm_32))) begin
        grp_fu_1419_p0 = tmp_107_reg_4721;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31))) begin
        grp_fu_1419_p0 = tmp_103_reg_4701;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29)))) begin
        grp_fu_1419_p0 = grp_fu_1470_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1419_p0 = tmp_123_reg_4048;
    end else if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it13)) | ((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)))) begin
        grp_fu_1419_p0 = reg_1600;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1419_p0 = z_in_1_reg_3767;
    end else begin
        grp_fu_1419_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg11_fsm_32))) begin
        grp_fu_1419_p1 = tmp_108_reg_4726;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31))) begin
        grp_fu_1419_p1 = tmp_104_reg_4706;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29)))) begin
        grp_fu_1419_p1 = grp_fu_1476_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1419_p1 = reg_1628;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it13))) begin
        grp_fu_1419_p1 = tmp_114_reg_3991;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        grp_fu_1419_p1 = reg_1611;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1419_p1 = w_in_reg_3790;
    end else begin
        grp_fu_1419_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg11_fsm_32))) begin
        grp_fu_1426_p0 = tmp_109_reg_4731;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31))) begin
        grp_fu_1426_p0 = tmp_105_reg_4711;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29)))) begin
        grp_fu_1426_p0 = grp_fu_1482_p2;
    end else begin
        grp_fu_1426_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg11_fsm_32))) begin
        grp_fu_1426_p1 = tmp_110_reg_4736;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg10_fsm_31))) begin
        grp_fu_1426_p1 = tmp_106_reg_4716;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg8_fsm_29)))) begin
        grp_fu_1426_p1 = grp_fu_1488_p2;
    end else begin
        grp_fu_1426_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg20_fsm_41))) begin
        grp_fu_1430_p0 = ux_new_load_1_reg_4579;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg19_fsm_40))) begin
        grp_fu_1430_p0 = uw_new_load_1_reg_4567;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33))) begin
        grp_fu_1430_p0 = w_int1_3_fu_3172_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28))) begin
        grp_fu_1430_p0 = a3_assign_1_fu_3156_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1430_p0 = a1_assign_5_fu_3100_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1430_p0 = uw_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1430_p0 = ap_reg_ppstg_z_in_1_reg_3767_pp1_iter13;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1430_p0 = a2_assign_s_reg_1253;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it11) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1430_p0 = cosThetaAdiv2_int_1_reg_3925;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it9) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1430_p0 = ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it6))) begin
        grp_fu_1430_p0 = ret_0_i1_fu_2415_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it5) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        grp_fu_1430_p0 = ret_0_i_fu_2403_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it3) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1430_p0 = tanThetaA_1_reg_3851;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it3) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        grp_fu_1430_p0 = tanThetaA_reg_3844;
    end else begin
        grp_fu_1430_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg20_fsm_41))) begin
        grp_fu_1430_p1 = w_int2_3_reg_4921;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg19_fsm_40))) begin
        grp_fu_1430_p1 = w_int2_3_fu_3285_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33))) begin
        grp_fu_1430_p1 = vw_new_load_reg_4615;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28))) begin
        grp_fu_1430_p1 = uw_new_load_reg_4595;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1430_p1 = uw_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1430_p1 = w_in_9_fu_3023_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1430_p1 = c2_reg_3996;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1430_p1 = b2_assign_1_reg_1279;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it11) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1430_p1 = ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter11;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it9) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1430_p1 = ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it6))) begin
        grp_fu_1430_p1 = tmp_84_reg_3878;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it5) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        grp_fu_1430_p1 = tmp_50_reg_3868;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it3) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1430_p1 = tanThetaA_1_reg_3851;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it3) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        grp_fu_1430_p1 = tanThetaA_reg_3844;
    end else begin
        grp_fu_1430_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg20_fsm_41))) begin
        grp_fu_1434_p0 = uz_new_load_1_reg_4587;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg19_fsm_40))) begin
        grp_fu_1434_p0 = uy_new_load_1_reg_4573;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33))) begin
        grp_fu_1434_p0 = x_int1_3_fu_3164_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28))) begin
        grp_fu_1434_p0 = a4_assign_1_fu_3142_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1434_p0 = a2_assign_6_fu_3083_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1434_p0 = uy_new_q0;
    end else if ((((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18)) | ((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19)))) begin
        grp_fu_1434_p0 = ap_reg_ppstg_c1_reg_4016_pp1_iter14;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1434_p0 = ap_reg_ppstg_z_in_1_reg_3767_pp1_iter12;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1434_p0 = b2_assign_1_reg_1279;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1434_p0 = a1_assign_s_reg_1267;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it9))) begin
        grp_fu_1434_p0 = ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1434_p0 = cosThetaA_int_1_reg_3892;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        grp_fu_1434_p0 = reg_1549;
    end else begin
        grp_fu_1434_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg20_fsm_41))) begin
        grp_fu_1434_p1 = y_int2_3_reg_4933;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg19_fsm_40))) begin
        grp_fu_1434_p1 = y_int2_3_fu_3299_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33))) begin
        grp_fu_1434_p1 = vy_new_load_reg_4627;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28))) begin
        grp_fu_1434_p1 = uy_new_load_reg_4605;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1434_p1 = uy_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1434_p1 = y_in_9_fu_2991_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19))) begin
        grp_fu_1434_p1 = z_out2_reg_4113;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1434_p1 = w_out1_reg_4063;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1434_p1 = vy_int_reg_4030;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1434_p1 = a2_assign_2_fu_2510_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1434_p1 = ap_reg_phiprechg_b1_assign_reg_1293pp1_it12;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it9))) begin
        grp_fu_1434_p1 = ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1434_p1 = ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter6;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it6) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        grp_fu_1434_p1 = ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter6;
    end else begin
        grp_fu_1434_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg20_fsm_41))) begin
        grp_fu_1442_p0 = ux_new_load_1_reg_4579;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg19_fsm_40))) begin
        grp_fu_1442_p0 = uw_new_load_1_reg_4567;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33))) begin
        grp_fu_1442_p0 = w_int1_3_fu_3172_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28))) begin
        grp_fu_1442_p0 = a3_assign_1_fu_3156_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1442_p0 = a1_assign_5_fu_3100_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1442_p0 = uw_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1442_p0 = w_out2_reg_4068;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1442_p0 = ap_reg_ppstg_w_in_reg_3790_pp1_iter12;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        grp_fu_1442_p0 = ap_reg_ppstg_y_in_reg_3775_pp1_iter12;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1442_p0 = a1_assign_s_reg_1267;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1442_p0 = a2_assign_s_reg_1253;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it11) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1442_p0 = cosThetaAdiv2_int_reg_3919;
    end else begin
        grp_fu_1442_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg20_fsm_41))) begin
        grp_fu_1442_p1 = x_int2_3_reg_4927;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg19_fsm_40))) begin
        grp_fu_1442_p1 = x_int2_3_fu_3292_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33))) begin
        grp_fu_1442_p1 = vx_new_load_reg_4621;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28))) begin
        grp_fu_1442_p1 = ux_new_load_reg_4600;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1442_p1 = ux_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1442_p1 = x_in_7_fu_3007_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1442_p1 = uy_int_fu_2554_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1442_p1 = s2_reg_4007;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        grp_fu_1442_p1 = c2_reg_3996;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1442_p1 = b2_assign_1_reg_1279;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1442_p1 = ap_reg_phiprechg_b1_assign_reg_1293pp1_it12;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it11) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1442_p1 = ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter11;
    end else begin
        grp_fu_1442_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg20_fsm_41))) begin
        grp_fu_1452_p0 = uz_new_load_1_reg_4587;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg19_fsm_40))) begin
        grp_fu_1452_p0 = uy_new_load_1_reg_4573;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33))) begin
        grp_fu_1452_p0 = x_int1_3_fu_3164_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28))) begin
        grp_fu_1452_p0 = a4_assign_1_fu_3142_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1452_p0 = a2_assign_6_fu_3083_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1452_p0 = uy_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1452_p0 = ap_reg_ppstg_s1_reg_4023_pp1_iter14;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1452_p0 = ap_reg_ppstg_y_in_reg_3775_pp1_iter12;
    end else if ((((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15)) | ((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16)))) begin
        grp_fu_1452_p0 = ap_reg_ppstg_x_in_1_reg_3783_pp1_iter12;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1452_p0 = ap_reg_ppstg_w_in_reg_3790_pp1_iter12;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1452_p0 = ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12;
    end else begin
        grp_fu_1452_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg20_fsm_41))) begin
        grp_fu_1452_p1 = z_int2_3_reg_4939;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg19_fsm_40))) begin
        grp_fu_1452_p1 = z_int2_3_fu_3306_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33))) begin
        grp_fu_1452_p1 = vz_new_load_reg_4633;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28))) begin
        grp_fu_1452_p1 = uz_new_load_reg_4610;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1452_p1 = uz_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1452_p1 = z_in_7_fu_2975_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        grp_fu_1452_p1 = z_out1_reg_4073;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1452_p1 = s2_reg_4007;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1452_p1 = vy_int_fu_2524_p1;
    end else if ((((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15)) | ((1'b1 == ap_reg_ppiten_pp1_it13) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14)))) begin
        grp_fu_1452_p1 = c2_reg_3996;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it12) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1452_p1 = a2_assign_3_fu_2495_p1;
    end else begin
        grp_fu_1452_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33)) begin
            grp_fu_1470_p0 = y_int1_3_fu_3180_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28)) begin
            grp_fu_1470_p0 = a3_assign_2_fu_3129_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27)) begin
            grp_fu_1470_p0 = a1_assign_7_fu_3066_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) begin
            grp_fu_1470_p0 = ux_new_q0;
        end else begin
            grp_fu_1470_p0 = 'bx;
        end
    end else begin
        grp_fu_1470_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33)))) begin
        grp_fu_1470_p1 = vw_new_load_reg_4615;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1470_p1 = vw_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1470_p1 = w_in_9_fu_3023_p3;
    end else begin
        grp_fu_1470_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33)) begin
            grp_fu_1476_p0 = z_int1_3_fu_3188_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28)) begin
            grp_fu_1476_p0 = a4_assign_2_fu_3115_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27)) begin
            grp_fu_1476_p0 = a2_assign_8_fu_3049_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) begin
            grp_fu_1476_p0 = uz_new_q0;
        end else begin
            grp_fu_1476_p0 = 'bx;
        end
    end else begin
        grp_fu_1476_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33)))) begin
        grp_fu_1476_p1 = vy_new_load_reg_4627;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1476_p1 = vy_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1476_p1 = y_in_9_fu_2991_p3;
    end else begin
        grp_fu_1476_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33)) begin
            grp_fu_1482_p0 = y_int1_3_fu_3180_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28)) begin
            grp_fu_1482_p0 = a3_assign_2_fu_3129_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27)) begin
            grp_fu_1482_p0 = a1_assign_7_fu_3066_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) begin
            grp_fu_1482_p0 = ux_new_q0;
        end else begin
            grp_fu_1482_p0 = 'bx;
        end
    end else begin
        grp_fu_1482_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33)))) begin
        grp_fu_1482_p1 = vx_new_load_reg_4621;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1482_p1 = vx_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1482_p1 = x_in_7_fu_3007_p3;
    end else begin
        grp_fu_1482_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33)) begin
            grp_fu_1488_p0 = z_int1_3_fu_3188_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28)) begin
            grp_fu_1488_p0 = a4_assign_2_fu_3115_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27)) begin
            grp_fu_1488_p0 = a2_assign_8_fu_3049_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) begin
            grp_fu_1488_p0 = uz_new_q0;
        end else begin
            grp_fu_1488_p0 = 'bx;
        end
    end else begin
        grp_fu_1488_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg7_fsm_28)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg12_fsm_33)))) begin
        grp_fu_1488_p1 = vz_new_load_reg_4633;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg6_fsm_27))) begin
        grp_fu_1488_p1 = vz_new_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        grp_fu_1488_p1 = z_in_7_fu_2975_p3;
    end else begin
        grp_fu_1488_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it7) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) & ~(1'b0 == p_Result_20_reg_3900) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7))) begin
        grp_fu_1502_p0 = reg_1576;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it7) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) & (1'b0 == p_Result_20_reg_3900) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7))) begin
        grp_fu_1502_p0 = reg_1569;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it7) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) & ~(1'b0 == p_Result_17_reg_3888))) begin
        grp_fu_1502_p0 = reg_1563;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it7) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) & (1'b0 == p_Result_17_reg_3888))) begin
        grp_fu_1502_p0 = reg_1556;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it1) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1502_p0 = u2_1_reg_3818;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it1) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        grp_fu_1502_p0 = reg_1528;
    end else begin
        grp_fu_1502_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it7) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) & ~(1'b0 == p_Result_20_reg_3900) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7))) begin
        grp_fu_1502_p1 = reg_1569;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it7) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13) & (1'b0 == ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) & (1'b0 == p_Result_20_reg_3900) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7))) begin
        grp_fu_1502_p1 = reg_1576;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it7) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) & ~(1'b0 == p_Result_17_reg_3888))) begin
        grp_fu_1502_p1 = reg_1556;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it7) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) & (1'b0 == p_Result_17_reg_3888))) begin
        grp_fu_1502_p1 = reg_1563;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it1) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1502_p1 = reg_1533;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it1) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15))) begin
        grp_fu_1502_p1 = reg_1523;
    end else begin
        grp_fu_1502_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        grp_fu_1506_p1 = x_assign_7_reg_3914;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b1 == ap_sig_cseq_ST_pp1_stg1_fsm_13))) begin
        grp_fu_1506_p1 = x_assign_2_reg_3909;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it4) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17))) begin
        grp_fu_1506_p1 = x_assign_5_reg_3863;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it4) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16))) begin
        grp_fu_1506_p1 = x_assign_reg_3858;
    end else begin
        grp_fu_1506_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1))) begin
        indvar_flatten_phi_fu_1349_p4 = indvar_flatten_next_reg_4192;
    end else begin
        indvar_flatten_phi_fu_1349_p4 = indvar_flatten_reg_1345;
    end
end

always @ (*) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1))) begin
        off_px_phi_fu_1371_p4 = off_px_1_reg_4251;
    end else begin
        off_px_phi_fu_1371_p4 = off_px_reg_1367;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it1) & (exitcond4_reg_3710 == 1'b0))) begin
        px1_phi_fu_1225_p4 = px_3_reg_3714;
    end else begin
        px1_phi_fu_1225_p4 = px1_reg_1221;
    end
end

always @ (*) begin
    if (((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1))) begin
        px2_phi_fu_1360_p4 = p_v_reg_4215;
    end else begin
        px2_phi_fu_1360_p4 = px2_reg_1356;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & ~(1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1))) begin
        s_col1_address0 = s_col1_addr_8_reg_4867;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & (1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))) begin
        s_col1_address0 = s_col1_addr_9_reg_4872;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1))) begin
        s_col1_address0 = s_col1_addr_7_reg_4791;
    end else if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        s_col1_address0 = tmp_38_cast_fu_1865_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23))) begin
        s_col1_address0 = tmp_162_cast_fu_2921_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        s_col1_address0 = tmp_139_cast_fu_2159_p1;
    end else begin
        s_col1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22))) begin
        s_col1_address1 = s_col1_addr_9_reg_4872;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & ~(1'b0 == tmp_34_mid2_reg_4227))) begin
        s_col1_address1 = s_col1_addr_6_reg_4786;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237))) begin
        s_col1_address1 = s_col1_addr_7_reg_4791;
    end else if (((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48))) begin
        s_col1_address1 = tmp_134_cast_fu_3432_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23))) begin
        s_col1_address1 = tmp_158_cast_fu_2907_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        s_col1_address1 = tmp_140_cast_fu_2164_p1;
    end else begin
        s_col1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | (1'b1 == ap_reg_ppiten_pp0_it3) | (1'b1 == ap_reg_ppiten_pp0_it4) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & (1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & ~(1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)))) begin
        s_col1_ce0 = 1'b1;
    end else begin
        s_col1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | (1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it2) | (1'b1 == ap_reg_ppiten_pp3_it3) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & ~(1'b0 == tmp_34_mid2_reg_4227)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)))) begin
        s_col1_ce1 = 1'b1;
    end else begin
        s_col1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & (1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & ~(1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1)))) begin
        s_col1_d0 = z_out_0_y_out_fu_3366_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1))) begin
        s_col1_d0 = w_out_0_x_out_fu_3325_p3;
    end else if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        s_col1_d0 = A_q0;
    end else begin
        s_col1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22))) begin
        s_col1_d1 = y_out_0_z_out_fu_3356_p3;
    end else if ((((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & ~(1'b0 == tmp_34_mid2_reg_4227)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)))) begin
        s_col1_d1 = x_out_0_w_out_fu_3335_p3;
    end else begin
        s_col1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b0 == ap_reg_ppstg_exitcond8_reg_3534_pp0_iter2)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & ~(1'b0 == tmp_34_mid2_reg_4227)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & (1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & ~(1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1)))) begin
        s_col1_we0 = 1'b1;
    end else begin
        s_col1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & ~(1'b0 == tmp_34_mid2_reg_4227)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & ~(1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)))) begin
        s_col1_we1 = 1'b1;
    end else begin
        s_col1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))) begin
        s_col2_address0 = s_col2_addr_8_reg_4910;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & (1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))) begin
        s_col2_address0 = s_col2_addr_9_reg_4915;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1))) begin
        s_col2_address0 = s_col2_addr_7_reg_4835;
    end else if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        s_col2_address0 = tmp_38_cast_fu_1865_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23))) begin
        s_col2_address0 = tmp_162_cast_fu_2921_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        s_col2_address0 = tmp_139_cast_fu_2159_p1;
    end else begin
        s_col2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22))) begin
        s_col2_address1 = s_col2_addr_9_reg_4915;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237))) begin
        s_col2_address1 = s_col2_addr_6_reg_4830;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237))) begin
        s_col2_address1 = s_col2_addr_7_reg_4835;
    end else if (((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48))) begin
        s_col2_address1 = tmp_134_cast_fu_3432_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23))) begin
        s_col2_address1 = tmp_158_cast_fu_2907_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14))) begin
        s_col2_address1 = tmp_140_cast_fu_2164_p1;
    end else begin
        s_col2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | (1'b1 == ap_reg_ppiten_pp0_it3) | (1'b1 == ap_reg_ppiten_pp0_it4) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & (1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)))) begin
        s_col2_ce0 = 1'b1;
    end else begin
        s_col2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | (1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it2) | (1'b1 == ap_reg_ppiten_pp3_it3) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg2_fsm_14)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg3_fsm_15)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg4_fsm_16)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg5_fsm_17)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)))) begin
        s_col2_ce1 = 1'b1;
    end else begin
        s_col2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))) begin
        s_col2_d0 = z_out_0_y_out_fu_3366_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & (1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))) begin
        s_col2_d0 = y_out_0_z_out_fu_3356_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1))) begin
        s_col2_d0 = w_out_0_x_out_fu_3325_p3;
    end else if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        s_col2_d0 = A_q1;
    end else begin
        s_col2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it1)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22)) begin
            s_col2_d1 = y_out_0_z_out_fu_3356_p3;
        end else if (ap_sig_3653) begin
            s_col2_d1 = x_out_0_w_out_fu_3335_p3;
        end else if (ap_sig_3651) begin
            s_col2_d1 = w_out_0_x_out_fu_3325_p3;
        end else begin
            s_col2_d1 = 'bx;
        end
    end else begin
        s_col2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b0 == ap_reg_ppstg_exitcond8_reg_3534_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & (1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)))) begin
        s_col2_we0 = 1'b1;
    end else begin
        s_col2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg1_fsm_22) & (1'b0 == ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)))) begin
        s_col2_we1 = 1'b1;
    end else begin
        s_col2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37))) begin
        u_col1_address0 = tmp_164_cast_fu_3273_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & ~(1'b0 == tmp_34_mid2_reg_4227))) begin
        u_col1_address0 = tmp_159_cast_fu_3220_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237))) begin
        u_col1_address0 = tmp_160_cast_fu_3234_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48))) begin
        u_col1_address0 = tmp_134_cast_fu_3432_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23))) begin
        u_col1_address0 = tmp_158_cast_fu_2907_p1;
    end else begin
        u_col1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if (ap_sig_3658) begin
            u_col1_address1 = tmp_163_cast_fu_3264_p1;
        end else if (ap_sig_3656) begin
            u_col1_address1 = tmp_164_cast_fu_3273_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) begin
            u_col1_address1 = tmp_160_cast_fu_3234_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) begin
            u_col1_address1 = tmp_162_cast_fu_2921_p1;
        end else begin
            u_col1_address1 = 'bx;
        end
    end else begin
        u_col1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | (1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it2) | (1'b1 == ap_reg_ppiten_pp3_it3) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        u_col1_ce0 = 1'b1;
    end else begin
        u_col1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        u_col1_ce1 = 1'b1;
    end else begin
        u_col1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37))) begin
        u_col1_d0 = grp_fu_1707_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        u_col1_d0 = grp_fu_1718_p3;
    end else begin
        u_col1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        u_col1_d1 = grp_fu_1718_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36))) begin
        u_col1_d1 = grp_fu_1707_p3;
    end else begin
        u_col1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & ~(1'b0 == tmp_34_mid2_reg_4227)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        u_col1_we0 = 1'b1;
    end else begin
        u_col1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & ~(1'b0 == tmp_34_mid2_reg_4227)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        u_col1_we1 = 1'b1;
    end else begin
        u_col1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37))) begin
        u_col2_address0 = tmp_165_cast_fu_3279_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237))) begin
        u_col2_address0 = tmp_159_cast_fu_3220_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237))) begin
        u_col2_address0 = tmp_161_cast_fu_3245_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48))) begin
        u_col2_address0 = tmp_134_cast_fu_3432_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23))) begin
        u_col2_address0 = tmp_158_cast_fu_2907_p1;
    end else begin
        u_col2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if (ap_sig_3660) begin
            u_col2_address1 = tmp_163_cast_fu_3264_p1;
        end else if (ap_sig_3656) begin
            u_col2_address1 = tmp_165_cast_fu_3279_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) begin
            u_col2_address1 = tmp_161_cast_fu_3245_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) begin
            u_col2_address1 = tmp_162_cast_fu_2921_p1;
        end else begin
            u_col2_address1 = 'bx;
        end
    end else begin
        u_col2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | (1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it2) | (1'b1 == ap_reg_ppiten_pp3_it3) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)))) begin
        u_col2_ce0 = 1'b1;
    end else begin
        u_col2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)))) begin
        u_col2_ce1 = 1'b1;
    end else begin
        u_col2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237))) begin
        u_col2_d0 = grp_fu_1718_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)))) begin
        u_col2_d0 = grp_fu_1707_p3;
    end else begin
        u_col2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237))) begin
        u_col2_d1 = grp_fu_1718_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)))) begin
        u_col2_d1 = grp_fu_1707_p3;
    end else begin
        u_col2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)))) begin
        u_col2_we0 = 1'b1;
    end else begin
        u_col2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)))) begin
        u_col2_we1 = 1'b1;
    end else begin
        u_col2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        uw_new_address0 = tmp_21_fu_2529_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        uw_new_address0 = uw_new_px_mid2_cast_reg_4373;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25))) begin
        uw_new_address0 = tmp_44_fu_2938_p1;
    end else begin
        uw_new_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)))) begin
        uw_new_ce0 = 1'b1;
    end else begin
        uw_new_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) begin
        uw_new_we0 = 1'b1;
    end else begin
        uw_new_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        ux_new_address0 = tmp_21_fu_2529_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        ux_new_address0 = uw_new_px_mid2_cast_reg_4373;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25))) begin
        ux_new_address0 = tmp_44_fu_2938_p1;
    end else begin
        ux_new_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)))) begin
        ux_new_ce0 = 1'b1;
    end else begin
        ux_new_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) begin
        ux_new_we0 = 1'b1;
    end else begin
        ux_new_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        uy_new_address0 = tmp_21_fu_2529_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        uy_new_address0 = uw_new_px_mid2_cast_reg_4373;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25))) begin
        uy_new_address0 = tmp_44_fu_2938_p1;
    end else begin
        uy_new_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)))) begin
        uy_new_ce0 = 1'b1;
    end else begin
        uy_new_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) begin
        uy_new_we0 = 1'b1;
    end else begin
        uy_new_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18))) begin
        uz_new_address0 = tmp_21_fu_2529_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        uz_new_address0 = uw_new_px_mid2_cast_reg_4373;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25))) begin
        uz_new_address0 = tmp_44_fu_2938_p1;
    end else begin
        uz_new_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)))) begin
        uz_new_ce0 = 1'b1;
    end else begin
        uz_new_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it14) & (1'b1 == ap_sig_cseq_ST_pp1_stg6_fsm_18) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) begin
        uz_new_we0 = 1'b1;
    end else begin
        uz_new_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37))) begin
        v_col1_address0 = tmp_164_cast_fu_3273_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & ~(1'b0 == tmp_34_mid2_reg_4227))) begin
        v_col1_address0 = tmp_159_cast_fu_3220_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237))) begin
        v_col1_address0 = tmp_160_cast_fu_3234_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48))) begin
        v_col1_address0 = tmp_134_cast_fu_3432_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23))) begin
        v_col1_address0 = tmp_158_cast_fu_2907_p1;
    end else begin
        v_col1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if (ap_sig_3658) begin
            v_col1_address1 = tmp_163_cast_fu_3264_p1;
        end else if (ap_sig_3656) begin
            v_col1_address1 = tmp_164_cast_fu_3273_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) begin
            v_col1_address1 = tmp_160_cast_fu_3234_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) begin
            v_col1_address1 = tmp_162_cast_fu_2921_p1;
        end else begin
            v_col1_address1 = 'bx;
        end
    end else begin
        v_col1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | (1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it2) | (1'b1 == ap_reg_ppiten_pp3_it3) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        v_col1_ce0 = 1'b1;
    end else begin
        v_col1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        v_col1_ce1 = 1'b1;
    end else begin
        v_col1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37))) begin
        v_col1_d0 = grp_fu_1685_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        v_col1_d0 = grp_fu_1696_p3;
    end else begin
        v_col1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        v_col1_d1 = grp_fu_1696_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36))) begin
        v_col1_d1 = grp_fu_1685_p3;
    end else begin
        v_col1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & ~(1'b0 == tmp_34_mid2_reg_4227)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        v_col1_we0 = 1'b1;
    end else begin
        v_col1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & ~(1'b0 == tmp_34_mid2_reg_4227)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & ~(1'b0 == tmp_34_mid2_reg_4227)))) begin
        v_col1_we1 = 1'b1;
    end else begin
        v_col1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)) begin
            v_col2_address0 = v_col2_addr_6_reg_4883;
        end else if (ap_sig_3665) begin
            v_col2_address0 = tmp_159_cast_fu_3220_p1;
        end else if (ap_sig_3663) begin
            v_col2_address0 = tmp_161_cast_fu_3245_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) begin
            v_col2_address0 = tmp_158_cast_fu_2907_p1;
        end else begin
            v_col2_address0 = 'bx;
        end
    end else begin
        v_col2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37))) begin
        v_col2_address1 = tmp_163_cast_fu_3264_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36))) begin
        v_col2_address1 = tmp_161_cast_fu_3245_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48))) begin
        v_col2_address1 = tmp_134_cast_fu_3432_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23))) begin
        v_col2_address1 = tmp_162_cast_fu_2921_p1;
    end else begin
        v_col2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg18_fsm_39)))) begin
        v_col2_ce0 = 1'b1;
    end else begin
        v_col2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | (1'b1 == ap_reg_ppiten_pp3_it4) | (1'b1 == ap_reg_ppiten_pp3_it2) | (1'b1 == ap_reg_ppiten_pp3_it3) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg4_fsm_25)) | ((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_48)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg3_fsm_24)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)))) begin
        v_col2_ce1 = 1'b1;
    end else begin
        v_col2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)) begin
            v_col2_d0 = reg_1729;
        end else if (ap_sig_3665) begin
            v_col2_d0 = grp_fu_1696_p3;
        end else if (ap_sig_3663) begin
            v_col2_d0 = grp_fu_1685_p3;
        end else begin
            v_col2_d0 = 'bx;
        end
    end else begin
        v_col2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp2_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37)) begin
            v_col2_d1 = grp_fu_1696_p3;
        end else if ((1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36)) begin
            v_col2_d1 = grp_fu_1685_p3;
        end else begin
            v_col2_d1 = 'bx;
        end
    end else begin
        v_col2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b1 == ap_sig_cseq_ST_pp2_stg17_fsm_38)))) begin
        v_col2_we0 = 1'b1;
    end else begin
        v_col2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)) | ((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237)))) begin
        v_col2_we1 = 1'b1;
    end else begin
        v_col2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16))) begin
        vw_new_address0 = ap_reg_ppstg_vw_new_addr_reg_4078_pp1_iter15;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        vw_new_address0 = uw_new_px_mid2_cast_reg_4373;
    end else begin
        vw_new_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16)))) begin
        vw_new_ce0 = 1'b1;
    end else begin
        vw_new_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15))) begin
        vw_new_we0 = 1'b1;
    end else begin
        vw_new_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16))) begin
        vx_new_address0 = ap_reg_ppstg_vx_new_addr_reg_4083_pp1_iter15;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        vx_new_address0 = uw_new_px_mid2_cast_reg_4373;
    end else begin
        vx_new_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16)))) begin
        vx_new_ce0 = 1'b1;
    end else begin
        vx_new_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15))) begin
        vx_new_we0 = 1'b1;
    end else begin
        vx_new_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16))) begin
        vy_new_address0 = ap_reg_ppstg_vy_new_addr_reg_4088_pp1_iter15;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        vy_new_address0 = uw_new_px_mid2_cast_reg_4373;
    end else begin
        vy_new_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16)))) begin
        vy_new_ce0 = 1'b1;
    end else begin
        vy_new_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15))) begin
        vy_new_we0 = 1'b1;
    end else begin
        vy_new_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16))) begin
        vz_new_address0 = ap_reg_ppstg_vz_new_addr_reg_4093_pp1_iter15;
    end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26))) begin
        vz_new_address0 = uw_new_px_mid2_cast_reg_4373;
    end else begin
        vz_new_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp2_it0) & (1'b1 == ap_sig_cseq_ST_pp2_stg5_fsm_26)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16)))) begin
        vz_new_ce0 = 1'b1;
    end else begin
        vz_new_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15))) begin
        vz_new_we0 = 1'b1;
    end else begin
        vz_new_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == exitcond9_fu_1767_p2)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_4;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b1 == ap_reg_ppiten_pp0_it3)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond8_fu_1817_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond8_fu_1817_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st8_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_3;
            end
        end
        ap_ST_st8_fsm_3 : begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st9_fsm_4 : begin
            if ((1'b0 == exitcond_flatten1_fu_1870_p2)) begin
                ap_NS_fsm = ap_ST_st10_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_48;
            end
        end
        ap_ST_st10_fsm_5 : begin
            if (((1'b0 == exitcond5_fu_2008_p2) & (1'b0 == tmp_17_fu_2020_p2) & ~(1'b0 == tmp_18_fu_2026_p2))) begin
                ap_NS_fsm = ap_ST_st12_fsm_7;
            end else if (((1'b0 == exitcond5_fu_2008_p2) & (1'b0 == tmp_17_fu_2020_p2) & (1'b0 == tmp_18_fu_2026_p2))) begin
                ap_NS_fsm = ap_ST_st11_fsm_6;
            end else if (((1'b0 == exitcond5_fu_2008_p2) & ~(1'b0 == tmp_17_fu_2020_p2))) begin
                ap_NS_fsm = ap_ST_st15_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_12;
            end
        end
        ap_ST_st11_fsm_6 : begin
            ap_NS_fsm = ap_ST_st14_fsm_9;
        end
        ap_ST_st12_fsm_7 : begin
            ap_NS_fsm = ap_ST_st13_fsm_8;
        end
        ap_ST_st13_fsm_8 : begin
            ap_NS_fsm = ap_ST_st14_fsm_9;
        end
        ap_ST_st14_fsm_9 : begin
            ap_NS_fsm = ap_ST_st10_fsm_5;
        end
        ap_ST_st15_fsm_10 : begin
            ap_NS_fsm = ap_ST_st16_fsm_11;
        end
        ap_ST_st16_fsm_11 : begin
            ap_NS_fsm = ap_ST_st14_fsm_9;
        end
        ap_ST_pp1_stg0_fsm_12 : begin
            if ((~((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & ~(1'b1 == ap_reg_ppiten_pp1_it15)) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ~(1'b0 == exitcond4_fu_2079_p2) & ~(1'b1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_13;
            end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & ~(1'b0 == exitcond4_fu_2079_p2) & ~(1'b1 == ap_reg_ppiten_pp1_it1))) begin
                ap_NS_fsm = ap_ST_st146_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st146_fsm_20;
            end
        end
        ap_ST_pp1_stg1_fsm_13 : begin
            ap_NS_fsm = ap_ST_pp1_stg2_fsm_14;
        end
        ap_ST_pp1_stg2_fsm_14 : begin
            ap_NS_fsm = ap_ST_pp1_stg3_fsm_15;
        end
        ap_ST_pp1_stg3_fsm_15 : begin
            ap_NS_fsm = ap_ST_pp1_stg4_fsm_16;
        end
        ap_ST_pp1_stg4_fsm_16 : begin
            ap_NS_fsm = ap_ST_pp1_stg5_fsm_17;
        end
        ap_ST_pp1_stg5_fsm_17 : begin
            ap_NS_fsm = ap_ST_pp1_stg6_fsm_18;
        end
        ap_ST_pp1_stg6_fsm_18 : begin
            ap_NS_fsm = ap_ST_pp1_stg7_fsm_19;
        end
        ap_ST_pp1_stg7_fsm_19 : begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_12;
        end
        ap_ST_st146_fsm_20 : begin
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_21;
        end
        ap_ST_pp2_stg0_fsm_21 : begin
            ap_NS_fsm = ap_ST_pp2_stg1_fsm_22;
        end
        ap_ST_pp2_stg1_fsm_22 : begin
            if (~((1'b1 == ap_reg_ppiten_pp2_it0) & ~(1'b0 == exitcond_flatten_reg_4188) & ~(1'b1 == ap_reg_ppiten_pp2_it1))) begin
                ap_NS_fsm = ap_ST_pp2_stg2_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_st176_fsm_47;
            end
        end
        ap_ST_pp2_stg2_fsm_23 : begin
            if (~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b1 == ap_sig_cseq_ST_pp2_stg2_fsm_23) & ~(1'b1 == ap_reg_ppiten_pp2_it0))) begin
                ap_NS_fsm = ap_ST_pp2_stg3_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_st176_fsm_47;
            end
        end
        ap_ST_pp2_stg3_fsm_24 : begin
            ap_NS_fsm = ap_ST_pp2_stg4_fsm_25;
        end
        ap_ST_pp2_stg4_fsm_25 : begin
            ap_NS_fsm = ap_ST_pp2_stg5_fsm_26;
        end
        ap_ST_pp2_stg5_fsm_26 : begin
            ap_NS_fsm = ap_ST_pp2_stg6_fsm_27;
        end
        ap_ST_pp2_stg6_fsm_27 : begin
            ap_NS_fsm = ap_ST_pp2_stg7_fsm_28;
        end
        ap_ST_pp2_stg7_fsm_28 : begin
            ap_NS_fsm = ap_ST_pp2_stg8_fsm_29;
        end
        ap_ST_pp2_stg8_fsm_29 : begin
            ap_NS_fsm = ap_ST_pp2_stg9_fsm_30;
        end
        ap_ST_pp2_stg9_fsm_30 : begin
            ap_NS_fsm = ap_ST_pp2_stg10_fsm_31;
        end
        ap_ST_pp2_stg10_fsm_31 : begin
            ap_NS_fsm = ap_ST_pp2_stg11_fsm_32;
        end
        ap_ST_pp2_stg11_fsm_32 : begin
            ap_NS_fsm = ap_ST_pp2_stg12_fsm_33;
        end
        ap_ST_pp2_stg12_fsm_33 : begin
            ap_NS_fsm = ap_ST_pp2_stg13_fsm_34;
        end
        ap_ST_pp2_stg13_fsm_34 : begin
            ap_NS_fsm = ap_ST_pp2_stg14_fsm_35;
        end
        ap_ST_pp2_stg14_fsm_35 : begin
            ap_NS_fsm = ap_ST_pp2_stg15_fsm_36;
        end
        ap_ST_pp2_stg15_fsm_36 : begin
            ap_NS_fsm = ap_ST_pp2_stg16_fsm_37;
        end
        ap_ST_pp2_stg16_fsm_37 : begin
            ap_NS_fsm = ap_ST_pp2_stg17_fsm_38;
        end
        ap_ST_pp2_stg17_fsm_38 : begin
            ap_NS_fsm = ap_ST_pp2_stg18_fsm_39;
        end
        ap_ST_pp2_stg18_fsm_39 : begin
            ap_NS_fsm = ap_ST_pp2_stg19_fsm_40;
        end
        ap_ST_pp2_stg19_fsm_40 : begin
            ap_NS_fsm = ap_ST_pp2_stg20_fsm_41;
        end
        ap_ST_pp2_stg20_fsm_41 : begin
            ap_NS_fsm = ap_ST_pp2_stg21_fsm_42;
        end
        ap_ST_pp2_stg21_fsm_42 : begin
            ap_NS_fsm = ap_ST_pp2_stg22_fsm_43;
        end
        ap_ST_pp2_stg22_fsm_43 : begin
            ap_NS_fsm = ap_ST_pp2_stg23_fsm_44;
        end
        ap_ST_pp2_stg23_fsm_44 : begin
            ap_NS_fsm = ap_ST_pp2_stg24_fsm_45;
        end
        ap_ST_pp2_stg24_fsm_45 : begin
            ap_NS_fsm = ap_ST_pp2_stg25_fsm_46;
        end
        ap_ST_pp2_stg25_fsm_46 : begin
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_21;
        end
        ap_ST_st176_fsm_47 : begin
            ap_NS_fsm = ap_ST_st9_fsm_4;
        end
        ap_ST_pp3_stg0_fsm_48 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp3_it5) & ~(1'b1 == ap_reg_ppiten_pp3_it4)) & ~((1'b1 == ap_reg_ppiten_pp3_it0) & ~(1'b0 == exitcond_flatten2_fu_3380_p2) & ~(1'b1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_48;
            end else if (((1'b1 == ap_reg_ppiten_pp3_it0) & ~(1'b0 == exitcond_flatten2_fu_3380_p2) & ~(1'b1 == ap_reg_ppiten_pp3_it1))) begin
                ap_NS_fsm = ap_ST_st183_fsm_49;
            end else begin
                ap_NS_fsm = ap_ST_st183_fsm_49;
            end
        end
        ap_ST_st183_fsm_49 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = tmp_31_cast_fu_1844_p1;

assign A_address1 = tmp_37_cast_fu_1854_p1;

assign INPUT_BANK_fu_1918_p2 = (tmp_3_fu_1910_p1 ^ tmp_4_fu_1914_p1);

assign OUTPUT_BANK_fu_1930_p2 = (tmp_3_fu_1910_p1 ^ tmp1_fu_1924_p2);

assign S_address0 = tmp_132_cast_fu_3476_p1;

assign S_address1 = tmp_133_cast_fu_3488_p1;

assign S_d0 = s_col1_q1;

assign S_d1 = s_col2_q1;

assign U_address0 = tmp_132_cast_fu_3476_p1;

assign U_address1 = tmp_133_cast_fu_3488_p1;

assign U_d0 = u_col1_q0;

assign U_d1 = u_col2_q0;

assign V_address0 = tmp_132_cast_fu_3476_p1;

assign V_address1 = tmp_133_cast_fu_3488_p1;

assign V_d0 = v_col1_q0;

assign V_d1 = v_col2_q1;

assign a1_assign_5_fu_3100_p3 = ((sel_tmp3_mid2_fu_3031_p2[0:0] === 1'b1) ? reg_1640 : sel_tmp8_fu_3093_p3);

assign a1_assign_7_fu_3066_p3 = ((sel_tmp3_mid2_fu_3031_p2[0:0] === 1'b1) ? reg_1650 : sel_tmp1_fu_3059_p3);

assign a2_assign_11_neg_fu_2504_p2 = (a2_assign_11_to_int_fu_2500_p1 ^ ap_const_lv32_80000000);

assign a2_assign_11_to_int_fu_2500_p1 = a1_assign_s_reg_1267;

assign a2_assign_12_neg_fu_2489_p2 = (a2_assign_12_to_int_fu_2485_p1 ^ ap_const_lv32_80000000);

assign a2_assign_12_to_int_fu_2485_p1 = a2_assign_s_reg_1253;

assign a2_assign_2_fu_2510_p1 = a2_assign_11_neg_fu_2504_p2;

assign a2_assign_3_fu_2495_p1 = a2_assign_12_neg_fu_2489_p2;

assign a2_assign_6_fu_3083_p3 = ((sel_tmp3_mid2_fu_3031_p2[0:0] === 1'b1) ? reg_1645 : sel_tmp7_fu_3076_p3);

assign a2_assign_8_fu_3049_p3 = ((sel_tmp3_mid2_fu_3031_p2[0:0] === 1'b1) ? reg_1656 : sel_tmp9_fu_3042_p3);

assign a3_assign_1_fu_3156_p3 = ((sel_tmp3_mid2_reg_4639[0:0] === 1'b1) ? uy_in_reg_4515 : sel_tmp6_fu_3150_p3);

assign a3_assign_2_fu_3129_p3 = ((sel_tmp3_mid2_reg_4639[0:0] === 1'b1) ? vy_in_reg_4527 : sel_tmp5_fu_3123_p3);

assign a4_assign_1_fu_3142_p3 = ((sel_tmp3_mid2_reg_4639[0:0] === 1'b1) ? uz_in_reg_4521 : sel_tmp4_fu_3137_p3);

assign a4_assign_2_fu_3115_p3 = ((sel_tmp3_mid2_reg_4639[0:0] === 1'b1) ? vz_in_3_reg_4533 : sel_tmp_fu_3110_p3);

assign ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it11 = 'bx;

assign ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it11 = 'bx;

assign ap_reg_phiprechg_b1_assign_reg_1293pp1_it11 = 'bx;

assign ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it11 = 'bx;

assign ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it8 = 'bx;

assign ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it8 = 'bx;

assign ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it15 = 'bx;

assign ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it15 = 'bx;

assign ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it15 = 'bx;

assign ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it15 = 'bx;

always @ (*) begin
    ap_sig_1086 = ((1'b1 == ap_reg_ppiten_pp1_it11) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19));
end

always @ (*) begin
    ap_sig_1090 = ((1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter11));
end

always @ (*) begin
    ap_sig_1095 = ((1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & (1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter11) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3814_pp1_iter11));
end

always @ (*) begin
    ap_sig_1100 = ((1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_3810_pp1_iter11));
end

always @ (*) begin
    ap_sig_1220 = ((1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & ~(1'b0 == p_Result_21_fu_2564_p3));
end

always @ (*) begin
    ap_sig_1230 = ((1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & ~(1'b0 == p_Result_22_fu_2600_p3));
end

always @ (*) begin
    ap_sig_1238 = (1'b1 == ap_CS_fsm[ap_const_lv32_14]);
end

always @ (*) begin
    ap_sig_1249 = (1'b1 == ap_CS_fsm[ap_const_lv32_15]);
end

always @ (*) begin
    ap_sig_126 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_1295 = (1'b1 == ap_CS_fsm[ap_const_lv32_16]);
end

always @ (*) begin
    ap_sig_1320 = (1'b1 == ap_CS_fsm[ap_const_lv32_17]);
end

always @ (*) begin
    ap_sig_1356 = (1'b1 == ap_CS_fsm[ap_const_lv32_18]);
end

always @ (*) begin
    ap_sig_1374 = (1'b1 == ap_CS_fsm[ap_const_lv32_19]);
end

always @ (*) begin
    ap_sig_1442 = (1'b1 == ap_CS_fsm[ap_const_lv32_1B]);
end

always @ (*) begin
    ap_sig_1477 = (1'b1 == ap_CS_fsm[ap_const_lv32_1C]);
end

always @ (*) begin
    ap_sig_1501 = (1'b1 == ap_CS_fsm[ap_const_lv32_21]);
end

always @ (*) begin
    ap_sig_1576 = (1'b1 == ap_CS_fsm[ap_const_lv32_28]);
end

always @ (*) begin
    ap_sig_1603 = (1'b1 == ap_CS_fsm[ap_const_lv32_2F]);
end

always @ (*) begin
    ap_sig_1611 = (1'b1 == ap_CS_fsm[ap_const_lv32_30]);
end

always @ (*) begin
    ap_sig_1705 = (1'b1 == ap_CS_fsm[ap_const_lv32_2E]);
end

always @ (*) begin
    ap_sig_187 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_1923 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_1948 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_1984 = ((1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & (1'b0 == p_Result_21_fu_2564_p3));
end

always @ (*) begin
    ap_sig_1993 = ((1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) & (1'b0 == p_Result_22_fu_2600_p3));
end

always @ (*) begin
    ap_sig_2029 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_2082 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_2091 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_2107 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_2115 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_2214 = ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (1'b1 == ap_reg_ppiten_pp1_it16) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15));
end

always @ (*) begin
    ap_sig_2240 = (1'b1 == ap_CS_fsm[ap_const_lv32_26]);
end

always @ (*) begin
    ap_sig_225 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_2275 = (1'b1 == ap_CS_fsm[ap_const_lv32_27]);
end

always @ (*) begin
    ap_sig_2313 = (1'b1 == ap_CS_fsm[ap_const_lv32_20]);
end

always @ (*) begin
    ap_sig_2350 = (1'b1 == ap_CS_fsm[ap_const_lv32_29]);
end

always @ (*) begin
    ap_sig_240 = (1'b1 == ap_CS_fsm[ap_const_lv32_23]);
end

always @ (*) begin
    ap_sig_254 = (1'b1 == ap_CS_fsm[ap_const_lv32_24]);
end

always @ (*) begin
    ap_sig_275 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_294 = (1'b1 == ap_CS_fsm[ap_const_lv32_1D]);
end

always @ (*) begin
    ap_sig_313 = (1'b1 == ap_CS_fsm[ap_const_lv32_2B]);
end

always @ (*) begin
    ap_sig_328 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_345 = (1'b1 == ap_CS_fsm[ap_const_lv32_1E]);
end

always @ (*) begin
    ap_sig_3499 = (1'b1 == ap_CS_fsm[ap_const_lv32_31]);
end

always @ (*) begin
    ap_sig_355 = (1'b1 == ap_CS_fsm[ap_const_lv32_2C]);
end

always @ (*) begin
    ap_sig_3651 = ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237));
end

always @ (*) begin
    ap_sig_3653 = ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_21) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237));
end

always @ (*) begin
    ap_sig_3656 = ((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237));
end

always @ (*) begin
    ap_sig_3658 = ((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & ~(1'b0 == tmp_34_mid2_reg_4227));
end

always @ (*) begin
    ap_sig_3660 = ((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg16_fsm_37) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237));
end

always @ (*) begin
    ap_sig_3663 = ((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & (1'b0 == tmp_36_mid2_reg_4237));
end

always @ (*) begin
    ap_sig_3665 = ((1'b0 == exitcond_flatten_reg_4188) & (1'b1 == ap_sig_cseq_ST_pp2_stg15_fsm_36) & (1'b0 == tmp_34_mid2_reg_4227) & ~(1'b0 == tmp_36_mid2_reg_4237));
end

always @ (*) begin
    ap_sig_376 = (1'b1 == ap_CS_fsm[ap_const_lv32_1F]);
end

always @ (*) begin
    ap_sig_477 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_493 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_510 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_534 = ((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19));
end

always @ (*) begin
    ap_sig_535 = ((1'b1 == ap_reg_ppiten_pp1_it15) & (1'b1 == ap_sig_cseq_ST_pp1_stg7_fsm_19) & (1'b0 == ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15));
end

always @ (*) begin
    ap_sig_543 = (1'b1 == ap_CS_fsm[ap_const_lv32_1A]);
end

always @ (*) begin
    ap_sig_590 = (1'b1 == ap_CS_fsm[ap_const_lv32_25]);
end

always @ (*) begin
    ap_sig_608 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_627 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_67 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_681 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_722 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

assign col_1_fu_1773_p2 = (col_reg_1132 + ap_const_lv9_1);

assign col_2_fu_3392_p2 = (col3_phi_fu_1393_p4 + ap_const_lv9_1);

assign cosA_half_fu_2443_p3 = ((ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter11[0:0] === 1'b1) ? ap_const_lv32_BF3504F3 : ap_const_lv32_3F3504F3);

assign cosA_half_i_fu_2457_p3 = ((ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter11[0:0] === 1'b1) ? ap_const_lv32_0 : ap_const_lv32_3F800000);

assign cosB_half_fu_2464_p3 = ((ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter11[0:0] === 1'b1) ? ap_const_lv32_BF3504F3 : ap_const_lv32_3F3504F3);

assign cosB_half_i_fu_2478_p3 = ((ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter11[0:0] === 1'b1) ? ap_const_lv32_0 : ap_const_lv32_3F800000);

assign exitcond1_fu_3398_p2 = ((row4_reg_1400 == ap_const_lv10_310) ? 1'b1 : 1'b0);

assign exitcond2_fu_2717_p2 = ((off_px_phi_fu_1371_p4 == ap_const_lv9_188) ? 1'b1 : 1'b0);

assign exitcond4_fu_2079_p2 = ((px1_phi_fu_1225_p4 == ap_const_lv9_188) ? 1'b1 : 1'b0);

assign exitcond5_fu_2008_p2 = ((px_reg_1210 == ap_const_lv9_188) ? 1'b1 : 1'b0);

assign exitcond8_fu_1817_p2 = ((row_reg_1155 == ap_const_lv10_310) ? 1'b1 : 1'b0);

assign exitcond9_fu_1767_p2 = ((col_reg_1132 == ap_const_lv9_188) ? 1'b1 : 1'b0);

assign exitcond_flatten1_fu_1870_p2 = ((indvar_flatten1_reg_1177 == ap_const_lv13_1E96) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_3380_p2 = ((indvar_flatten2_reg_1378 == ap_const_lv19_4B080) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_2705_p2 = ((indvar_flatten_phi_fu_1349_p4 == ap_const_lv18_25840) ? 1'b1 : 1'b0);

assign exitcond_fu_1888_p2 = ((step_reg_1199 == ap_const_lv10_30F) ? 1'b1 : 1'b0);

assign grp_fu_1511_p2 = (($signed(diag1_i_q0) < $signed(diag2_i_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1517_p2 = (($signed(diag1_i_q1) < $signed(diag2_i_q1)) ? 1'b1 : 1'b0);

assign grp_fu_1685_p3 = ((not_tmp_mid2_reg_4299[0:0] === 1'b1) ? reg_1533 : reg_1681);

assign grp_fu_1696_p3 = ((not_tmp_mid2_reg_4299[0:0] === 1'b1) ? reg_1681 : reg_1533);

assign grp_fu_1707_p3 = ((not_tmp_mid2_reg_4299[0:0] === 1'b1) ? reg_1523 : reg_1528);

assign grp_fu_1718_p3 = ((not_tmp_mid2_reg_4299[0:0] === 1'b1) ? reg_1528 : reg_1523);

assign grp_fu_3501_p0 = grp_fu_3501_p00;

assign grp_fu_3501_p00 = tmp_9_mid2_v_reg_4991;

assign grp_fu_3501_p1 = ap_const_lv20_620;

assign grp_fu_3501_p2 = grp_fu_3501_p20;

assign grp_fu_3501_p20 = row4_mid2_reg_4985;

assign indvar_flatten_next1_fu_3386_p2 = (indvar_flatten2_reg_1378 + ap_const_lv19_1);

assign indvar_flatten_next2_fu_1876_p2 = (indvar_flatten1_reg_1177 + ap_const_lv13_1);

assign indvar_flatten_next_fu_2711_p2 = (indvar_flatten_phi_fu_1349_p4 + ap_const_lv18_1);

assign lhs_V_4_cast_fu_2340_p1 = loc_V_3_fu_2330_p4;

assign lhs_V_cast_fu_2241_p1 = loc_V_1_fu_2231_p4;

assign loc_V_1_fu_2231_p4 = {{p_Val2_3_fu_2219_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign loc_V_2_fu_2309_p4 = {{p_Val2_12_fu_2297_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign loc_V_3_fu_2330_p4 = {{p_Val2_11_fu_2319_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign loc_V_fu_2209_p4 = {{p_Val2_s_fu_2197_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign next_mul1_fu_1761_p2 = (phi_mul1_reg_1143 + ap_const_lv20_620);

assign next_mul_fu_1833_p2 = (phi_mul_reg_1166 + ap_const_lv20_310);

assign not_tmp_mid2_fu_2897_p3 = ((exitcond2_reg_4197[0:0] === 1'b1) ? rev1_fu_2891_p2 : rev_reg_4256);

assign off_px_1_fu_2818_p2 = (off_px_mid2_fu_2723_p3 + ap_const_lv9_1);

assign off_px_mid2_fu_2723_p3 = ((exitcond2_fu_2717_p2[0:0] === 1'b1) ? ap_const_lv9_0 : off_px_phi_fu_1371_p4);

assign or_cond1_fu_2291_p2 = (tmp_43_fu_2279_p2 | tmp_46_fu_2285_p2);

assign or_cond2_fu_2366_p2 = (tmp_65_fu_2354_p2 | tmp_66_fu_2360_p2);

assign or_cond3_fu_2390_p2 = (tmp_72_fu_2378_p2 | tmp_74_fu_2384_p2);

assign or_cond_fu_2267_p2 = (tmp_40_fu_2255_p2 | tmp_41_fu_2261_p2);

assign p_Result_16_fu_2396_p3 = {{ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter5}, {ap_const_lv31_3F800000}};

assign p_Result_17_fu_2424_p3 = p_Val2_5_fu_2420_p1[ap_const_lv32_1F];

assign p_Result_19_fu_2408_p3 = {{ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter5}, {ap_const_lv31_3F800000}};

assign p_Result_20_fu_2435_p3 = p_Val2_14_fu_2432_p1[ap_const_lv32_1F];

assign p_Result_21_fu_2564_p3 = p_Val2_15_fu_2560_p1[ap_const_lv32_1F];

assign p_Result_22_fu_2600_p3 = p_Val2_16_fu_2596_p1[ap_const_lv32_1F];

assign p_Val2_11_fu_2319_p1 = u2_1_reg_3818;

assign p_Val2_12_fu_2297_p1 = reg_1533;

assign p_Val2_14_fu_2432_p1 = cosThetaA_int_1_reg_3892;

assign p_Val2_15_fu_2560_p1 = reg_1634;

assign p_Val2_16_fu_2596_p1 = grp_fu_1415_p2;

assign p_Val2_3_fu_2219_p1 = reg_1528;

assign p_Val2_5_fu_2420_p1 = reg_1549;

assign p_Val2_s_fu_2197_p1 = reg_1523;

assign p_v_fu_2736_p3 = ((exitcond2_fu_2717_p2[0:0] === 1'b1) ? px_2_fu_2689_p2 : px2_phi_fu_1360_p4);

assign px_1_fu_2014_p2 = (px_reg_1210 + ap_const_lv9_1);

assign px_2_fu_2689_p2 = (px2_phi_fu_1360_p4 + ap_const_lv9_1);

assign px_2_mid1_fu_2758_p2 = (ap_const_lv9_2 + px2_phi_fu_1360_p4);

assign px_3_fu_2085_p2 = (px1_phi_fu_1225_p4 + ap_const_lv9_1);

assign r_V_1_fu_2273_p2 = (tmp_41_cast_fu_2251_p1 + ap_const_lv9_18);

assign r_V_2_fu_2344_p2 = (lhs_V_4_cast_fu_2340_p1 + ap_const_lv9_18);

assign r_V_3_fu_2372_p2 = (tmp_64_cast_fu_2350_p1 + ap_const_lv9_18);

assign r_V_fu_2245_p2 = (ap_const_lv9_18 + lhs_V_cast_fu_2241_p1);

assign ret_0_i1_fu_2415_p1 = p_Result_19_fu_2408_p3;

assign ret_0_i_fu_2403_p1 = p_Result_16_fu_2396_p3;

assign rev1_fu_2891_p2 = (grp_fu_1517_p2 ^ 1'b1);

assign rev_fu_2824_p2 = (grp_fu_1511_p2 ^ 1'b1);

assign row4_mid2_fu_3404_p3 = ((exitcond1_fu_3398_p2[0:0] === 1'b1) ? ap_const_lv10_0 : row4_reg_1400);

assign row_1_fu_1823_p2 = (row_reg_1155 + ap_const_lv10_1);

assign row_2_fu_3420_p2 = (row4_mid2_fu_3404_p3 + ap_const_lv10_1);

assign sel_tmp10_fu_2962_p2 = (not_tmp_mid2_reg_4299 & sel_tmp3_fu_2957_p2);

assign sel_tmp1_fu_3059_p3 = ((tmp_20_reg_4161[0:0] === 1'b1) ? vz_in_fu_3035_p3 : reg_1656);

assign sel_tmp2_fu_2662_p2 = (tmp_20_fu_2656_p2 ^ 1'b1);

assign sel_tmp3_fu_2957_p2 = (tmp_52_reg_4425 ^ 1'b1);

assign sel_tmp3_mid2_fu_3031_p2 = (not_tmp_mid2_reg_4299 & sel_tmp2_reg_4173);

assign sel_tmp4_fu_3137_p3 = ((tmp_20_reg_4161[0:0] === 1'b1) ? vz_in_reg_4647 : uy_in_reg_4515);

assign sel_tmp5_fu_3123_p3 = ((tmp_20_reg_4161[0:0] === 1'b1) ? ap_const_lv32_0 : vz_in_3_reg_4533);

assign sel_tmp6_fu_3150_p3 = ((tmp_20_reg_4161[0:0] === 1'b1) ? ap_const_lv32_0 : uz_in_reg_4521);

assign sel_tmp7_fu_3076_p3 = ((tmp_20_reg_4161[0:0] === 1'b1) ? ap_const_lv32_0 : reg_1640);

assign sel_tmp8_fu_3093_p3 = ((tmp_20_reg_4161[0:0] === 1'b1) ? vz_in_fu_3035_p3 : reg_1645);

assign sel_tmp9_fu_3042_p3 = ((tmp_20_reg_4161[0:0] === 1'b1) ? ap_const_lv32_0 : reg_1650);

assign sel_tmp_fu_3110_p3 = ((tmp_20_reg_4161[0:0] === 1'b1) ? vz_in_reg_4647 : vy_in_reg_4527);

assign sinA_half_i_fu_2450_p3 = ((ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter11[0:0] === 1'b1) ? ap_const_lv32_3F800000 : ap_const_lv32_0);

assign sinB_half_i_fu_2471_p3 = ((ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter11[0:0] === 1'b1) ? ap_const_lv32_3F800000 : ap_const_lv32_0);

assign step_1_fu_3375_p2 = (step_mid2_reg_3592 + ap_const_lv10_1);

assign step_mid2_fu_1894_p3 = ((exitcond_fu_1888_p2[0:0] === 1'b1) ? ap_const_lv10_0 : step_reg_1199);

assign sweepnum_1_fu_1882_p2 = (ap_const_lv4_1 + sweepnum_reg_1188);

assign sweepnum_cast_mid2_v_fu_1902_p3 = ((exitcond_fu_1888_p2[0:0] === 1'b1) ? sweepnum_1_fu_1882_p2 : sweepnum_reg_1188);

assign tmp1_fu_1924_p2 = (tmp_4_fu_1914_p1 ^ 1'b1);

assign tmp_10_cast1_fu_1964_p3 = ((OUTPUT_BANK_fu_1930_p2[0:0] === 1'b1) ? ap_const_lv10_188 : ap_const_lv10_0);

assign tmp_10_cast_fu_1972_p3 = ((OUTPUT_BANK_fu_1930_p2[0:0] === 1'b1) ? ap_const_lv64_188 : ap_const_lv64_0);

assign tmp_10_fu_3483_p2 = (tmp_10_mid2_cast_fu_3467_p1 + tmp_8_reg_5033);

assign tmp_10_mid2_cast_fu_3467_p1 = tmp_10_mid2_v_fu_3461_p2;

assign tmp_10_mid2_v_fu_3461_p2 = (tmp_6_mid2_v_fu_3450_p3 | ap_const_lv10_1);

assign tmp_129_fu_2578_p1 = tmp_144_neg_fu_2572_p2;

assign tmp_12_cast_fu_1981_p3 = ((OUTPUT_BANK_fu_1930_p2[0:0] === 1'b1) ? ap_const_lv64_30F : ap_const_lv64_187);

assign tmp_130_fu_2626_p1 = tmp_150_neg_fu_2621_p2;

assign tmp_131_fu_2835_p3 = {{p_v_reg_4215}, {INPUT_BANK_reg_3605}};

assign tmp_132_cast_fu_3476_p1 = tmp_9_fu_3471_p2;

assign tmp_132_fu_2845_p1 = tmp_132_fu_2845_p10;

assign tmp_132_fu_2845_p10 = tmp_131_fu_2835_p3;

assign tmp_132_fu_2845_p2 = (ap_const_lv21_310 * tmp_132_fu_2845_p1);

assign tmp_133_cast_fu_3488_p1 = tmp_10_fu_3483_p2;

assign tmp_133_fu_2875_p3 = {{p_v_reg_4215}, {OUTPUT_BANK_reg_3611}};

assign tmp_134_cast_fu_3432_p1 = grp_fu_3501_p3;

assign tmp_134_fu_2885_p1 = tmp_134_fu_2885_p10;

assign tmp_134_fu_2885_p10 = tmp_133_fu_2875_p3;

assign tmp_134_fu_2885_p2 = (ap_const_lv21_310 * tmp_134_fu_2885_p1);

assign tmp_135_cast_fu_2100_p1 = tmp_27_fu_2095_p2;

assign tmp_135_fu_2764_p3 = ((exitcond2_fu_2717_p2[0:0] === 1'b1) ? px_2_mid1_fu_2758_p2 : px_2_fu_2689_p2);

assign tmp_136_fu_2772_p3 = {{tmp_135_fu_2764_p3}, {OUTPUT_BANK_reg_3611}};

assign tmp_137_fu_2783_p1 = tmp_137_fu_2783_p10;

assign tmp_137_fu_2783_p10 = tmp_136_fu_2772_p3;

assign tmp_137_fu_2783_p2 = (ap_const_lv21_310 * tmp_137_fu_2783_p1);

assign tmp_138_fu_3205_p3 = {{tmp_38_mid2_v_fu_3199_p2}, {OUTPUT_BANK_reg_3611}};

assign tmp_139_cast_fu_2159_p1 = $signed(tmp_33_reg_3737);

assign tmp_139_fu_3495_p0 = ap_const_lv21_310;

assign tmp_13_fu_2634_p2 = (tmp_23_fu_2631_p1 | sweepnum_cast_mid2_v_reg_3599);

assign tmp_140_cast_fu_2164_p1 = $signed(tmp_37_reg_3742);

assign tmp_140_fu_2807_p2 = (tmp_44_cast_fu_2803_p1 + tmp_8_cast1_reg_3618);

assign tmp_141_cast_fu_2041_p1 = tmp_47_fu_2036_p2;

assign tmp_141_fu_2851_p1 = diag1_i_q1[20:0];

assign tmp_142_cast_fu_2071_p1 = tmp_48_reg_3700;

assign tmp_142_fu_2855_p1 = diag2_i_q1[20:0];

assign tmp_143_cast_fu_2075_p1 = tmp_55_reg_3705;

assign tmp_143_fu_2859_p3 = ((grp_fu_1517_p2[0:0] === 1'b1) ? tmp_141_fu_2851_p1 : tmp_142_fu_2855_p1);

assign tmp_144_cast_fu_2677_p1 = tmp_42_fu_2672_p2;

assign tmp_144_fu_2903_p2 = (tmp_143_reg_4277 + tmp_132_reg_4271);

assign tmp_144_neg_fu_2572_p2 = (p_Val2_15_fu_2560_p1 ^ ap_const_lv32_80000000);

assign tmp_145_cast_fu_2830_p1 = tmp_56_reg_4210;

assign tmp_145_fu_3216_p2 = (tmp_143_reg_4277 + tmp_134_reg_4293);

assign tmp_146_fu_3230_p2 = (tmp_143_reg_4277 + tmp_137_reg_4231);

assign tmp_147_fu_3241_p2 = ($signed(tmp_143_reg_4277) + $signed(tmp_139_reg_4769));

assign tmp_148_fu_2867_p3 = ((grp_fu_1517_p2[0:0] === 1'b1) ? tmp_142_fu_2855_p1 : tmp_141_fu_2851_p1);

assign tmp_149_fu_2917_p2 = (tmp_148_reg_4285 + tmp_132_reg_4271);

assign tmp_14_cast_fu_1990_p3 = ((OUTPUT_BANK_fu_1930_p2[0:0] === 1'b1) ? ap_const_lv64_30E : ap_const_lv64_186);

assign tmp_14_fu_1839_p2 = (phi_mul_reg_1166 + tmp_3_cast_reg_3524);

assign tmp_150_fu_3252_p2 = (tmp_148_reg_4285 + tmp_134_reg_4293);

assign tmp_150_neg_fu_2621_p2 = (p_Val2_16_reg_4147 ^ ap_const_lv32_80000000);

assign tmp_151_fu_3256_p2 = (tmp_148_reg_4285 + tmp_137_reg_4231);

assign tmp_152_fu_3260_p2 = ($signed(tmp_148_reg_4285) + $signed(tmp_139_reg_4769));

assign tmp_157_cast_fu_2812_p1 = tmp_140_fu_2807_p2;

assign tmp_158_cast_fu_2907_p1 = tmp_144_fu_2903_p2;

assign tmp_159_cast_fu_3220_p1 = tmp_145_fu_3216_p2;

assign tmp_15_cast_fu_1999_p3 = ((OUTPUT_BANK_fu_1930_p2[0:0] === 1'b1) ? ap_const_lv64_189 : ap_const_lv64_1);

assign tmp_15_fu_1849_p2 = (phi_mul_reg_1166 + tmp_4_cast_reg_3529);

assign tmp_160_cast_fu_3234_p1 = tmp_146_fu_3230_p2;

assign tmp_161_cast_fu_3245_p1 = $signed(tmp_147_fu_3241_p2);

assign tmp_162_cast_fu_2921_p1 = tmp_149_fu_2917_p2;

assign tmp_163_cast_fu_3264_p1 = tmp_150_reg_4841;

assign tmp_164_cast_fu_3273_p1 = tmp_151_reg_4846;

assign tmp_165_cast_fu_3279_p1 = $signed(tmp_152_reg_4851);

assign tmp_16_fu_1859_p2 = (phi_mul1_reg_1143 + tmp_7_cast_fu_1829_p1);

assign tmp_17_fu_2020_p2 = ((px_reg_1210 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_18_fu_2026_p2 = ((px_reg_1210 == ap_const_lv9_187) ? 1'b1 : 1'b0);

assign tmp_19_fu_2648_p3 = {{tmp_24_fu_2639_p4}, {tmp_13_fu_2634_p2}};

assign tmp_1_fu_1792_p1 = col_reg_1132;

assign tmp_20_fu_2656_p2 = ((tmp_19_fu_2648_p3 == ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_21_cast_fu_2091_p1 = px1_phi_fu_1225_p4;

assign tmp_21_fu_2529_p1 = ap_reg_ppstg_px1_reg_1221_pp1_iter14;

assign tmp_23_cast_fu_2032_p1 = px_reg_1210;

assign tmp_23_fu_2631_p1 = step_mid2_reg_3592[3:0];

assign tmp_24_fu_2639_p4 = {{step_mid2_reg_3592[ap_const_lv32_9 : ap_const_lv32_4]}};

assign tmp_25_cast_fu_2047_p1 = px_1_fu_2014_p2;

assign tmp_26_fu_2056_p2 = ($signed(px_reg_1210) + $signed(ap_const_lv9_1FF));

assign tmp_27_cast_fu_2062_p1 = tmp_26_fu_2056_p2;

assign tmp_27_fu_2095_p2 = (tmp_8_cast1_reg_3618 + tmp_21_cast_fu_2091_p1);

assign tmp_28_cast_fu_2668_p1 = px2_phi_fu_1360_p4;

assign tmp_28_fu_2106_p3 = {{px1_reg_1221}, {INPUT_BANK_reg_3605}};

assign tmp_29_fu_2117_p1 = tmp_29_fu_2117_p10;

assign tmp_29_fu_2117_p10 = tmp_28_fu_2106_p3;

assign tmp_29_fu_2117_p2 = (ap_const_lv21_310 * tmp_29_fu_2117_p1);

assign tmp_2_cast_fu_1804_p1 = tmp_2_fu_1798_p2;

assign tmp_2_fu_1798_p2 = (tmp_fu_1779_p3 | ap_const_lv10_1);

assign tmp_30_fu_2123_p1 = diag1_i_q0[20:0];

assign tmp_31_cast_fu_1844_p1 = tmp_14_fu_1839_p2;

assign tmp_31_fu_2127_p1 = diag2_i_q0[20:0];

assign tmp_32_fu_2131_p3 = ((grp_fu_1511_p2[0:0] === 1'b1) ? tmp_30_fu_2123_p1 : tmp_31_fu_2127_p1);

assign tmp_33_fu_2139_p2 = (tmp_29_fu_2117_p2 + tmp_32_fu_2131_p3);

assign tmp_34_fu_2683_p2 = ((px2_phi_fu_1360_p4 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_34_mid1_fu_2744_p2 = ((px_2_fu_2689_p2 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_34_mid2_fu_2750_p3 = ((exitcond2_fu_2717_p2[0:0] === 1'b1) ? tmp_34_mid1_fu_2744_p2 : tmp_34_fu_2683_p2);

assign tmp_35_cast_fu_2695_p1 = px_2_fu_2689_p2;

assign tmp_35_fu_2145_p3 = ((grp_fu_1511_p2[0:0] === 1'b1) ? tmp_31_fu_2127_p1 : tmp_30_fu_2123_p1);

assign tmp_36_fu_2699_p2 = ((px2_phi_fu_1360_p4 == ap_const_lv9_187) ? 1'b1 : 1'b0);

assign tmp_36_mid1_fu_2789_p2 = ((px_2_fu_2689_p2 == ap_const_lv9_187) ? 1'b1 : 1'b0);

assign tmp_36_mid2_fu_2795_p3 = ((exitcond2_fu_2717_p2[0:0] === 1'b1) ? tmp_36_mid1_fu_2789_p2 : tmp_36_fu_2699_p2);

assign tmp_37_cast_fu_1854_p1 = tmp_15_fu_1849_p2;

assign tmp_37_fu_2153_p2 = (tmp_29_fu_2117_p2 + tmp_35_fu_2145_p3);

assign tmp_38_cast_fu_1865_p1 = ap_reg_ppstg_tmp_16_reg_3558_pp0_iter2;

assign tmp_38_mid2_v_fu_3199_p2 = ($signed(ap_const_lv10_3FF) + $signed(tmp_38_mid2_v_v_fu_3196_p1));

assign tmp_38_mid2_v_v_fu_3196_p1 = p_v_reg_4215;

assign tmp_3_cast_fu_1809_p1 = tmp_fu_1779_p3;

assign tmp_3_fu_1910_p1 = sweepnum_cast_mid2_v_fu_1902_p3[0:0];

assign tmp_40_fu_2255_p2 = ((r_V_fu_2245_p2 < tmp_41_cast_fu_2251_p1) ? 1'b1 : 1'b0);

assign tmp_41_cast_fu_2251_p1 = loc_V_fu_2209_p4;

assign tmp_41_fu_2261_p2 = ((loc_V_1_fu_2231_p4 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_42_fu_2672_p2 = (tmp_8_cast1_reg_3618 + tmp_28_cast_fu_2668_p1);

assign tmp_43_fu_2279_p2 = ((r_V_1_fu_2273_p2 < lhs_V_cast_fu_2241_p1) ? 1'b1 : 1'b0);

assign tmp_44_cast_fu_2803_p1 = off_px_mid2_fu_2723_p3;

assign tmp_44_fu_2938_p1 = off_px_mid2_reg_4202;

assign tmp_46_fu_2285_p2 = ((loc_V_fu_2209_p4 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_47_fu_2036_p2 = (tmp_8_cast1_reg_3618 + tmp_23_cast_fu_2032_p1);

assign tmp_48_fu_2051_p2 = (tmp_10_cast1_reg_3647 + tmp_25_cast_fu_2047_p1);

assign tmp_4_cast_fu_1813_p1 = tmp_2_fu_1798_p2;

assign tmp_4_fu_1914_p1 = step_mid2_fu_1894_p3[0:0];

assign tmp_52_fu_2945_p2 = ((p_v_reg_4215 == off_px_mid2_reg_4202) ? 1'b1 : 1'b0);

assign tmp_55_fu_2066_p2 = (tmp_10_cast1_reg_3647 + tmp_27_cast_fu_2062_p1);

assign tmp_56_fu_2731_p2 = (tmp_35_cast_fu_2695_p1 + tmp_8_cast1_reg_3618);

assign tmp_57_fu_2949_p2 = ((off_px_mid2_reg_4202 < p_v_reg_4215) ? 1'b1 : 1'b0);

assign tmp_64_cast_fu_2350_p1 = loc_V_2_fu_2309_p4;

assign tmp_65_fu_2354_p2 = ((r_V_2_fu_2344_p2 < tmp_64_cast_fu_2350_p1) ? 1'b1 : 1'b0);

assign tmp_66_fu_2360_p2 = ((loc_V_3_fu_2330_p4 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_6_mid2_cast_fu_3457_p1 = tmp_6_mid2_v_fu_3450_p3;

assign tmp_6_mid2_v_fu_3450_p3 = {{ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter3}, {1'b0}};

assign tmp_72_fu_2378_p2 = ((r_V_3_fu_2372_p2 < lhs_V_4_cast_fu_2340_p1) ? 1'b1 : 1'b0);

assign tmp_74_fu_2384_p2 = ((loc_V_2_fu_2309_p4 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_7_cast_fu_1829_p1 = row_reg_1155;

assign tmp_80_fu_2953_p2 = ((off_px_mid2_reg_4202 > p_v_reg_4215) ? 1'b1 : 1'b0);

assign tmp_8_cast1_fu_1936_p3 = ((INPUT_BANK_fu_1918_p2[0:0] === 1'b1) ? ap_const_lv10_188 : ap_const_lv10_0);

assign tmp_8_cast_fu_1944_p3 = ((INPUT_BANK_fu_1918_p2[0:0] === 1'b1) ? ap_const_lv64_188 : ap_const_lv64_0);

assign tmp_8_fu_3444_p0 = tmp_8_fu_3444_p00;

assign tmp_8_fu_3444_p00 = ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter2;

assign tmp_8_fu_3444_p2 = (tmp_8_fu_3444_p0 * $signed('h310));

assign tmp_9_cast_fu_1954_p3 = ((INPUT_BANK_fu_1918_p2[0:0] === 1'b1) ? ap_const_lv64_30F : ap_const_lv64_187);

assign tmp_9_fu_3471_p2 = (tmp_6_mid2_cast_fu_3457_p1 + tmp_8_reg_5033);

assign tmp_9_mid2_v_fu_3412_p3 = ((exitcond1_fu_3398_p2[0:0] === 1'b1) ? col_2_fu_3392_p2 : col3_phi_fu_1393_p4);

assign tmp_cast_fu_1787_p1 = tmp_fu_1779_p3;

assign tmp_fu_1779_p3 = {{col_reg_1132}, {1'b0}};

assign uw_new_px_mid2_cast_fu_2931_p1 = p_v_reg_4215;

assign uy_int_fu_2554_p1 = uy_int_neg_fu_2548_p2;

assign uy_int_neg_fu_2548_p2 = (uy_int_to_int_fu_2545_p1 ^ ap_const_lv32_80000000);

assign uy_int_to_int_fu_2545_p1 = ap_reg_ppstg_s1_reg_4023_pp1_iter14;

assign uy_new_d0 = uy_int_neg_fu_2548_p2;

assign vw_int_fu_2592_p1 = vw_int_neg_fu_2586_p2;

assign vw_int_neg_fu_2586_p2 = (vw_int_to_int_fu_2583_p1 ^ ap_const_lv32_80000000);

assign vw_int_to_int_fu_2583_p1 = ap_reg_ppstg_c2_reg_3996_pp1_iter15;

assign vy_int_fu_2524_p1 = vy_int_neg_fu_2518_p2;

assign vy_int_neg_fu_2518_p2 = (vy_int_to_int_fu_2515_p1 ^ ap_const_lv32_80000000);

assign vy_int_to_int_fu_2515_p1 = s2_reg_4007;

assign vz_in_fu_3035_p3 = ((tmp_52_reg_4425[0:0] === 1'b1) ? ap_const_lv32_3F800000 : ap_const_lv32_0);

assign vz_int_fu_2617_p1 = vz_int_neg_fu_2611_p2;

assign vz_int_neg_fu_2611_p2 = (vz_int_to_int_fu_2608_p1 ^ ap_const_lv32_80000000);

assign vz_int_to_int_fu_2608_p1 = ap_reg_ppstg_c2_reg_3996_pp1_iter15;

assign w_in_4_fu_3015_p3 = ((sel_tmp10_fu_2962_p2[0:0] === 1'b1) ? s_col2_q1 : s_col1_q1);

assign w_in_9_fu_3023_p3 = ((tmp_52_reg_4425[0:0] === 1'b1) ? diag_w_out_load_reg_4405 : w_in_4_fu_3015_p3);

assign w_in_fu_2190_p3 = ((tmp_22_reg_3729[0:0] === 1'b1) ? s_col1_q0 : s_col2_q0);

assign w_int1_3_fu_3172_p3 = ((tmp_57_reg_4439[0:0] === 1'b1) ? grp_fu_1411_p2 : w_in_9_reg_4560);

assign w_int2_3_fu_3285_p3 = ((tmp_52_reg_4425[0:0] === 1'b1) ? w_int1_3_reg_4748 : grp_fu_1411_p2);

assign w_out_0_x_out_fu_3325_p3 = ((not_tmp_mid2_reg_4299[0:0] === 1'b1) ? w_out_3_fu_3313_p3 : x_out_3_fu_3319_p3);

assign w_out_3_fu_3313_p3 = ((tmp_80_reg_4467[0:0] === 1'b1) ? grp_fu_1411_p2 : w_int2_3_reg_4921);

assign x_in_1_fu_2183_p3 = ((tmp_22_reg_3729[0:0] === 1'b1) ? s_col2_q0 : s_col1_q0);

assign x_in_4_fu_2999_p3 = ((sel_tmp10_fu_2962_p2[0:0] === 1'b1) ? s_col1_q1 : s_col2_q1);

assign x_in_7_fu_3007_p3 = ((tmp_52_reg_4425[0:0] === 1'b1) ? diag_x_out_load_reg_4410 : x_in_4_fu_2999_p3);

assign x_int1_3_fu_3164_p3 = ((tmp_57_reg_4439[0:0] === 1'b1) ? grp_fu_1415_p2 : x_in_7_reg_4553);

assign x_int2_3_fu_3292_p3 = ((tmp_52_reg_4425[0:0] === 1'b1) ? x_int1_3_reg_4741 : grp_fu_1415_p2);

assign x_out_0_w_out_fu_3335_p3 = ((not_tmp_mid2_reg_4299[0:0] === 1'b1) ? x_out_3_fu_3319_p3 : w_out_3_fu_3313_p3);

assign x_out_3_fu_3319_p3 = ((tmp_80_reg_4467[0:0] === 1'b1) ? grp_fu_1415_p2 : x_int2_3_reg_4927);

assign y_in_4_fu_2983_p3 = ((sel_tmp10_fu_2962_p2[0:0] === 1'b1) ? s_col2_q0 : s_col1_q0);

assign y_in_9_fu_2991_p3 = ((tmp_52_reg_4425[0:0] === 1'b1) ? diag_y_out_load_reg_4415 : y_in_4_fu_2983_p3);

assign y_in_fu_2176_p3 = ((tmp_22_reg_3729[0:0] === 1'b1) ? s_col1_q1 : s_col2_q1);

assign y_int1_3_fu_3180_p3 = ((tmp_57_reg_4439[0:0] === 1'b1) ? grp_fu_1419_p2 : y_in_9_reg_4546);

assign y_int2_3_fu_3299_p3 = ((tmp_52_reg_4425[0:0] === 1'b1) ? y_int1_3_reg_4755 : grp_fu_1419_p2);

assign y_out_0_z_out_fu_3356_p3 = ((not_tmp_mid2_reg_4299[0:0] === 1'b1) ? y_out_3_fu_3344_p3 : z_out_3_fu_3350_p3);

assign y_out_3_fu_3344_p3 = ((tmp_80_reg_4467[0:0] === 1'b1) ? grp_fu_1411_p2 : y_int2_3_reg_4933);

assign z_in_1_fu_2169_p3 = ((tmp_22_reg_3729[0:0] === 1'b1) ? s_col2_q1 : s_col1_q1);

assign z_in_4_fu_2967_p3 = ((sel_tmp10_fu_2962_p2[0:0] === 1'b1) ? s_col1_q0 : s_col2_q0);

assign z_in_7_fu_2975_p3 = ((tmp_52_reg_4425[0:0] === 1'b1) ? diag_z_out_load_reg_4420 : z_in_4_fu_2967_p3);

assign z_int1_3_fu_3188_p3 = ((tmp_57_reg_4439[0:0] === 1'b1) ? grp_fu_1426_p2 : z_in_7_reg_4539);

assign z_int2_3_fu_3306_p3 = ((tmp_52_reg_4425[0:0] === 1'b1) ? z_int1_3_reg_4762 : grp_fu_1426_p2);

assign z_out_0_y_out_fu_3366_p3 = ((not_tmp_mid2_reg_4299[0:0] === 1'b1) ? z_out_3_fu_3350_p3 : y_out_3_fu_3344_p3);

assign z_out_3_fu_3350_p3 = ((tmp_80_reg_4467[0:0] === 1'b1) ? grp_fu_1415_p2 : z_int2_3_reg_4939);

always @ (posedge ap_clk) begin
    tmp_3_cast_reg_3524[0] <= 1'b0;
    tmp_3_cast_reg_3524[19:10] <= 10'b0000000000;
    tmp_4_cast_reg_3529[0] <= 1'b1;
    tmp_4_cast_reg_3529[19:10] <= 10'b0000000000;
    tmp_8_cast1_reg_3618[2:0] <= 3'b000;
    tmp_8_cast1_reg_3618[6:4] <= 3'b000;
    tmp_8_cast1_reg_3618[9] <= 1'b0;
    diag2_i_addr_1_reg_3627[2:0] <= 3'b000;
    diag2_i_addr_1_reg_3627[6:4] <= 3'b000;
    diag2_i_addr_1_reg_3627[9] <= 1'b0;
    diag2_i_addr_4_reg_3632[2:0] <= 3'b111;
    diag2_i_addr_4_reg_3632[6:4] <= 3'b000;
    diag2_i_addr_4_reg_3632[8] <= 1'b1;
    diag1_i_addr_1_reg_3637[2:0] <= 3'b000;
    diag1_i_addr_1_reg_3637[6:4] <= 3'b000;
    diag1_i_addr_1_reg_3637[9] <= 1'b0;
    diag1_i_addr_5_reg_3642[2:0] <= 3'b111;
    diag1_i_addr_5_reg_3642[6:4] <= 3'b000;
    diag1_i_addr_5_reg_3642[8] <= 1'b1;
    tmp_10_cast1_reg_3647[2:0] <= 3'b000;
    tmp_10_cast1_reg_3647[6:4] <= 3'b000;
    tmp_10_cast1_reg_3647[9] <= 1'b0;
    diag2_i_addr_3_reg_3653[2:0] <= 3'b111;
    diag2_i_addr_3_reg_3653[6:4] <= 3'b000;
    diag2_i_addr_3_reg_3653[8] <= 1'b1;
    diag2_i_addr_5_reg_3658[2:0] <= 3'b110;
    diag2_i_addr_5_reg_3658[6:4] <= 3'b000;
    diag2_i_addr_5_reg_3658[8] <= 1'b1;
    diag1_i_addr_2_reg_3663[2:0] <= 3'b000;
    diag1_i_addr_2_reg_3663[6:4] <= 3'b000;
    diag1_i_addr_2_reg_3663[9] <= 1'b0;
    diag1_i_addr_3_reg_3668[2:0] <= 3'b001;
    diag1_i_addr_3_reg_3668[6:4] <= 3'b000;
    diag1_i_addr_3_reg_3668[9] <= 1'b0;
    uw_new_px_mid2_cast_reg_4373[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    vz_in_reg_4647[22:0] <= 23'b00000000000000000000000;
    vz_in_reg_4647[31:30] <= 2'b00;
    tmp_8_reg_5033[3:0] <= 4'b0000;
end

endmodule //dut_svd_pairs
