{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524309030908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524309030909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 21 16:40:30 2018 " "Processing started: Sat Apr 21 16:40:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524309030909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309030909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off endsem -c endsem " "Command: quartus_map --read_settings_files=on --write_settings_files=off endsem -c endsem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309030909 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1524309031095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "/home/ritesh/Desktop/endsemprep/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "/home/ritesh/Desktop/endsemprep/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309042375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/endsemprep/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "/home/ritesh/Desktop/endsemprep/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309042375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Top1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top1-Struct " "Found design unit 1: Top1-Struct" {  } { { "Top1.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/Top1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top1 " "Found entity 1: Top1" {  } { { "Top1.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/Top1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309042376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dut-DutWrap " "Found design unit 1: dut-DutWrap" {  } { { "dut.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/dut.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042376 ""} { "Info" "ISGN_ENTITY_NAME" "1 dut " "Found entity 1: dut" {  } { { "dut.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/dut.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309042376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-Behave " "Found design unit 1: testbench-Behave" {  } { { "testbench.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042377 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/testbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309042377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EE224_Components.vhd 11 5 " "Found 11 design units, including 5 entities, in source file EE224_Components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components " "Found design unit 1: EE224_Components" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Behave " "Found design unit 2: INVERTER-Behave" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Behave " "Found design unit 3: AND_2-Behave" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OR_2-Behave " "Found design unit 4: OR_2-Behave" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Behave " "Found design unit 5: NAND_2-Behave" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 XOR_2-Behave " "Found design unit 6: XOR_2-Behave" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR_2 " "Found entity 3: OR_2" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_ENTITY_NAME" "5 XOR_2 " "Found entity 5: XOR_2" {  } { { "EE224_Components.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/EE224_Components.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309042378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_new.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dff_new.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_new-anything " "Found design unit 1: dff_new-anything" {  } { { "dff_new.vhdl" "" { Text "/home/ritesh/Desktop/endsemprep/dff_new.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_new " "Found entity 1: dff_new" {  } { { "dff_new.vhdl" "" { Text "/home/ritesh/Desktop/endsemprep/dff_new.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309042378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endsem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endsem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endsem-Behave " "Found design unit 1: endsem-Behave" {  } { { "endsem.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/endsem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042379 ""} { "Info" "ISGN_ENTITY_NAME" "1 endsem " "Found entity 1: endsem" {  } { { "endsem.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/endsem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524309042379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309042379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top1 " "Elaborating entity \"Top1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524309042443 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "7 3 Top1.vhd(62) " "VHDL expression error at Top1.vhd(62): expression has 7 elements, but must have 3 elements" {  } { { "Top1.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/Top1.vhd" 62 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1524309042444 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "input_vector Top1.vhd(61) " "VHDL error at Top1.vhd(61): formal port or parameter \"input_vector\" must have actual or default value" {  } { { "Top1.vhd" "" { Text "/home/ritesh/Desktop/endsemprep/Top1.vhd" 61 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1524309042444 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524309042444 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1214 " "Peak virtual memory: 1214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524309042503 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 21 16:40:42 2018 " "Processing ended: Sat Apr 21 16:40:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524309042503 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524309042503 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524309042503 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309042503 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524309042636 ""}
