
Starting:    C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
Hostname:    IRD-LT-M52413
Date:        Fri Feb 28 12:14:29 2020
Version:     O-2018.09M-SP1-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log BaseDesign_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

Implementation not found: synthesis
log file: "C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.srr"
Running: synthesis in foreground

Running BaseDesign_syn|synthesis

Running Flow: compile (Compile) on BaseDesign_syn|synthesis
# Fri Feb 28 12:14:30 2020

Running Flow: compile_flow (Compile Process) on BaseDesign_syn|synthesis
# Fri Feb 28 12:14:30 2020

Running: compiler (Compile Input) on BaseDesign_syn|synthesis
# Fri Feb 28 12:14:30 2020
Copied C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synwork\BaseDesign_comp.srs to C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.srs

compiler completed
# Fri Feb 28 12:14:43 2020

Return Code: 0
Run Time:00h:00m:13s

Running: multi_srs_gen (Multi-srs Generator) on BaseDesign_syn|synthesis
# Fri Feb 28 12:14:43 2020

multi_srs_gen completed
# Fri Feb 28 12:14:44 2020

Return Code: 0
Run Time:00h:00m:01s
Copied C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synwork\BaseDesign_mult.srs to C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.srs
Complete: Compile Process on BaseDesign_syn|synthesis

Running: premap (Premap) on BaseDesign_syn|synthesis
# Fri Feb 28 12:14:44 2020

premap completed with warnings
# Fri Feb 28 12:14:49 2020

Return Code: 1
Run Time:00h:00m:05s
Complete: Compile on BaseDesign_syn|synthesis

Running Flow: map (Map) on BaseDesign_syn|synthesis
# Fri Feb 28 12:14:49 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on BaseDesign_syn|synthesis
# Fri Feb 28 12:14:49 2020
Copied C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synwork\BaseDesign_m.srm to C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.srm

fpga_mapper completed with warnings
# Fri Feb 28 12:16:43 2020

Return Code: 1
Run Time:00h:01m:54s
Complete: Map on BaseDesign_syn|synthesis
Complete: Logic Synthesis on BaseDesign_syn|synthesis
Copied C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.srr to C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\backup\BaseDesign.srr
TCL script complete: "BaseDesign_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
