19:27:58 DEBUG : Logs will be stored at 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/IDE.log'.
19:28:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\temp_xsdb_launch_script.tcl
19:28:01 INFO  : Registering command handlers for Vitis TCF services
19:28:01 INFO  : Platform repository initialization has completed.
19:28:03 INFO  : XSCT server has started successfully.
19:28:03 INFO  : Successfully done setting XSCT server connection channel  
19:28:03 INFO  : plnx-install-location is set to ''
19:28:03 INFO  : Successfully done query RDI_DATADIR 
19:28:03 INFO  : Successfully done setting workspace for the tool. 
19:29:16 INFO  : Result from executing command 'getProjects': toplevel_lab3
19:29:16 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
19:29:16 WARN  : An unexpected exception occurred in the module 'platform project logging'
19:29:17 INFO  : Platform 'toplevel_lab3' is added to custom repositories.
19:29:30 INFO  : Platform 'toplevel_lab3' is added to custom repositories.
11:45:07 DEBUG : Logs will be stored at 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/IDE.log'.
11:45:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\temp_xsdb_launch_script.tcl
11:45:11 INFO  : Platform repository initialization has completed.
11:45:11 INFO  : Registering command handlers for Vitis TCF services
11:45:11 INFO  : XSCT server has started successfully.
11:45:11 INFO  : Successfully done setting XSCT server connection channel  
11:45:12 INFO  : plnx-install-location is set to ''
11:45:12 INFO  : Successfully done setting workspace for the tool. 
11:45:12 INFO  : Successfully done query RDI_DATADIR 
14:54:07 INFO  : Hardware specification for platform project 'toplevel_lab3' is updated.
14:54:20 INFO  : Hardware specification for platform project 'toplevel_lab3' is updated.
14:54:49 INFO  : Result from executing command 'getProjects': toplevel_lab3
14:54:49 INFO  : Result from executing command 'getPlatforms': toplevel_lab3|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/toplevel_lab3.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
14:56:34 INFO  : Hardware specification for platform project 'toplevel_lab3' is updated.
14:56:49 INFO  : Result from executing command 'getProjects': toplevel_lab3
14:56:49 INFO  : Result from executing command 'getPlatforms': toplevel_lab3|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/toplevel_lab3.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
15:00:11 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

15:01:11 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
15:01:18 INFO  : The hardware specification used by project 'lab3b' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:01:18 INFO  : The file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\bitstream\toplevel_lab3.bit' stored in project is removed.
15:01:18 INFO  : The updated bitstream files are copied from platform to folder 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\bitstream' in project 'lab3b'.
15:01:18 INFO  : The file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:01:23 INFO  : The updated ps init files are copied from platform to folder 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\psinit' in project 'lab3b'.
15:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
15:01:27 INFO  : 'jtag frequency' command is executed.
15:01:27 INFO  : Context for 'APU' is selected.
15:01:27 INFO  : System reset is completed.
15:01:30 INFO  : 'after 3000' command is executed.
15:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
15:01:32 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
15:01:32 INFO  : Context for 'APU' is selected.
15:01:32 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
15:01:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:32 INFO  : Context for 'APU' is selected.
15:01:32 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
15:01:33 INFO  : 'ps7_init' command is executed.
15:01:33 INFO  : 'ps7_post_config' command is executed.
15:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

15:01:33 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
15:02:35 INFO  : Disconnected from the channel tcfchan#3.
15:10:51 INFO  : Hardware specification for platform project 'toplevel_lab3' is updated.
15:11:11 INFO  : Result from executing command 'getProjects': toplevel_lab3
15:11:11 INFO  : Result from executing command 'getPlatforms': toplevel_lab3|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/toplevel_lab3.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
15:11:12 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
15:13:40 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
15:14:24 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
15:15:19 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
15:15:30 INFO  : The hardware specification used by project 'lab3b' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:15:30 INFO  : The file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\bitstream\toplevel_lab3.bit' stored in project is removed.
15:15:30 INFO  : The updated bitstream files are copied from platform to folder 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\bitstream' in project 'lab3b'.
15:15:30 INFO  : The file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:15:35 INFO  : The updated ps init files are copied from platform to folder 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\psinit' in project 'lab3b'.
15:15:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
15:15:37 INFO  : 'jtag frequency' command is executed.
15:15:37 INFO  : Context for 'APU' is selected.
15:15:38 INFO  : System reset is completed.
15:15:41 INFO  : 'after 3000' command is executed.
15:15:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
15:15:43 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
15:15:43 INFO  : Context for 'APU' is selected.
15:15:43 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
15:15:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:43 INFO  : Context for 'APU' is selected.
15:15:43 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
15:15:43 INFO  : 'ps7_init' command is executed.
15:15:43 INFO  : 'ps7_post_config' command is executed.
15:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:44 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:44 INFO  : 'con' command is executed.
15:15:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:44 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\debugger_lab3b-default.tcl'
15:16:43 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

15:17:43 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
15:17:56 INFO  : Disconnected from the channel tcfchan#5.
15:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
15:17:57 INFO  : 'jtag frequency' command is executed.
15:17:57 INFO  : Context for 'APU' is selected.
15:17:57 INFO  : System reset is completed.
15:18:00 INFO  : 'after 3000' command is executed.
15:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
15:18:03 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
15:18:03 INFO  : Context for 'APU' is selected.
15:18:03 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
15:18:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:03 INFO  : Context for 'APU' is selected.
15:18:03 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
15:18:03 INFO  : 'ps7_init' command is executed.
15:18:03 INFO  : 'ps7_post_config' command is executed.
15:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:03 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:03 INFO  : 'con' command is executed.
15:18:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:03 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
15:27:24 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
15:27:54 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
15:35:01 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
15:37:26 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
15:37:49 INFO  : Disconnected from the channel tcfchan#6.
15:37:50 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

15:38:50 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
15:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
15:38:52 INFO  : 'jtag frequency' command is executed.
15:38:52 INFO  : Context for 'APU' is selected.
15:38:53 INFO  : System reset is completed.
15:38:56 INFO  : 'after 3000' command is executed.
15:38:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
15:38:58 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
15:38:58 INFO  : Context for 'APU' is selected.
15:38:58 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
15:38:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:58 INFO  : Context for 'APU' is selected.
15:38:58 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
15:38:58 INFO  : 'ps7_init' command is executed.
15:38:58 INFO  : 'ps7_post_config' command is executed.
15:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:58 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:59 INFO  : 'con' command is executed.
15:38:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:59 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
15:39:30 INFO  : Disconnected from the channel tcfchan#8.
15:39:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
15:39:31 INFO  : 'jtag frequency' command is executed.
15:39:31 INFO  : Context for 'APU' is selected.
15:39:31 INFO  : System reset is completed.
15:39:34 INFO  : 'after 3000' command is executed.
15:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
15:39:36 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
15:39:36 INFO  : Context for 'APU' is selected.
15:39:36 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
15:39:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:36 INFO  : Context for 'APU' is selected.
15:39:36 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
15:39:37 INFO  : 'ps7_init' command is executed.
15:39:37 INFO  : 'ps7_post_config' command is executed.
15:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:37 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:37 INFO  : 'con' command is executed.
15:39:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:37 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
15:48:31 INFO  : Result from executing command 'getProjects': toplevel_lab3
15:48:31 INFO  : Result from executing command 'getPlatforms': toplevel_lab3|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/toplevel_lab3.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
15:48:32 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
15:49:02 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
15:49:13 INFO  : Disconnected from the channel tcfchan#9.
15:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
15:49:13 INFO  : 'jtag frequency' command is executed.
15:49:13 INFO  : Context for 'APU' is selected.
15:49:13 INFO  : System reset is completed.
15:49:16 INFO  : 'after 3000' command is executed.
15:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
15:49:19 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
15:49:19 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
15:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:19 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
15:49:19 INFO  : 'ps7_init' command is executed.
15:49:19 INFO  : 'ps7_post_config' command is executed.
15:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:19 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:19 INFO  : 'con' command is executed.
15:49:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:19 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
15:52:21 INFO  : Disconnected from the channel tcfchan#12.
15:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
15:52:21 INFO  : 'jtag frequency' command is executed.
15:52:21 INFO  : Context for 'APU' is selected.
15:52:22 INFO  : System reset is completed.
15:52:25 INFO  : 'after 3000' command is executed.
15:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
15:52:27 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
15:52:27 INFO  : Context for 'APU' is selected.
15:52:27 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
15:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:27 INFO  : Context for 'APU' is selected.
15:52:27 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
15:52:27 INFO  : 'ps7_init' command is executed.
15:52:27 INFO  : 'ps7_post_config' command is executed.
15:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:28 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:28 INFO  : 'con' command is executed.
15:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:28 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
15:52:44 INFO  : Disconnected from the channel tcfchan#13.
15:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
15:52:44 INFO  : 'jtag frequency' command is executed.
15:52:44 INFO  : Context for 'APU' is selected.
15:52:45 INFO  : System reset is completed.
15:52:48 INFO  : 'after 3000' command is executed.
15:52:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
15:52:50 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
15:52:50 INFO  : Context for 'APU' is selected.
15:52:50 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
15:52:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:50 INFO  : Context for 'APU' is selected.
15:52:50 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
15:52:50 INFO  : 'ps7_init' command is executed.
15:52:50 INFO  : 'ps7_post_config' command is executed.
15:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:51 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:51 INFO  : 'con' command is executed.
15:52:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:51 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
15:53:09 INFO  : Disconnected from the channel tcfchan#14.
15:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
15:53:10 INFO  : 'jtag frequency' command is executed.
15:53:10 INFO  : Context for 'APU' is selected.
15:53:10 INFO  : System reset is completed.
15:53:13 INFO  : 'after 3000' command is executed.
15:53:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
15:53:15 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
15:53:15 INFO  : Context for 'APU' is selected.
15:53:15 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
15:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:15 INFO  : Context for 'APU' is selected.
15:53:15 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
15:53:15 INFO  : 'ps7_init' command is executed.
15:53:15 INFO  : 'ps7_post_config' command is executed.
15:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:16 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:16 INFO  : 'con' command is executed.
15:53:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:16 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
16:02:26 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
16:02:47 INFO  : Disconnected from the channel tcfchan#15.
16:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
16:02:47 INFO  : 'jtag frequency' command is executed.
16:02:47 INFO  : Context for 'APU' is selected.
16:02:47 INFO  : System reset is completed.
16:02:50 INFO  : 'after 3000' command is executed.
16:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
16:02:53 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
16:02:53 INFO  : Context for 'APU' is selected.
16:02:53 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
16:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:53 INFO  : Context for 'APU' is selected.
16:02:53 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
16:02:53 INFO  : 'ps7_init' command is executed.
16:02:53 INFO  : 'ps7_post_config' command is executed.
16:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:53 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:53 INFO  : 'con' command is executed.
16:02:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:02:53 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
16:05:00 INFO  : Disconnected from the channel tcfchan#17.
16:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
16:05:00 INFO  : 'jtag frequency' command is executed.
16:05:00 INFO  : Context for 'APU' is selected.
16:05:00 INFO  : System reset is completed.
16:05:03 INFO  : 'after 3000' command is executed.
16:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
16:05:05 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
16:05:06 INFO  : Context for 'APU' is selected.
16:05:06 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
16:05:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:06 INFO  : Context for 'APU' is selected.
16:05:06 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
16:05:06 INFO  : 'ps7_init' command is executed.
16:05:06 INFO  : 'ps7_post_config' command is executed.
16:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:06 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:06 INFO  : 'con' command is executed.
16:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:06 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
18:53:59 INFO  : Hardware specification for platform project 'toplevel_lab3' is updated.
18:54:11 INFO  : Result from executing command 'getProjects': toplevel_lab3
18:54:11 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
18:54:12 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
18:54:32 INFO  : Disconnected from the channel tcfchan#18.
18:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
18:54:32 INFO  : 'jtag frequency' command is executed.
18:54:32 INFO  : Context for 'APU' is selected.
18:54:32 INFO  : System reset is completed.
18:54:35 INFO  : 'after 3000' command is executed.
18:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
18:54:38 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
18:54:38 INFO  : Context for 'APU' is selected.
18:54:38 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
18:54:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:38 INFO  : Context for 'APU' is selected.
18:54:38 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
18:54:38 INFO  : 'ps7_init' command is executed.
18:54:38 INFO  : 'ps7_post_config' command is executed.
18:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:38 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:38 INFO  : 'con' command is executed.
18:54:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:38 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
22:52:36 INFO  : Projects exported to 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis_export_archive.ide.zip'
13:54:03 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
13:54:17 INFO  : Disconnected from the channel tcfchan#21.
13:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
13:54:17 INFO  : 'jtag frequency' command is executed.
13:54:17 INFO  : Context for 'APU' is selected.
13:54:18 INFO  : System reset is completed.
13:54:21 INFO  : 'after 3000' command is executed.
13:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
13:54:23 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
13:54:23 INFO  : Context for 'APU' is selected.
13:54:23 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
13:54:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:23 INFO  : Context for 'APU' is selected.
13:54:23 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
13:54:24 INFO  : 'ps7_init' command is executed.
13:54:24 INFO  : 'ps7_post_config' command is executed.
13:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:24 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:24 INFO  : 'con' command is executed.
13:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:54:24 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
13:54:35 INFO  : Disconnected from the channel tcfchan#23.
13:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
13:54:35 INFO  : 'jtag frequency' command is executed.
13:54:35 INFO  : Context for 'APU' is selected.
13:54:35 INFO  : System reset is completed.
13:54:38 INFO  : 'after 3000' command is executed.
13:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
13:54:40 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
13:54:40 INFO  : Context for 'APU' is selected.
13:54:40 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
13:54:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:40 INFO  : Context for 'APU' is selected.
13:54:40 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
13:54:41 INFO  : 'ps7_init' command is executed.
13:54:41 INFO  : 'ps7_post_config' command is executed.
13:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:41 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:41 INFO  : 'con' command is executed.
13:54:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:54:41 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
13:56:53 INFO  : Disconnected from the channel tcfchan#24.
13:57:33 DEBUG : Logs will be stored at 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/IDE.log'.
13:57:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\temp_xsdb_launch_script.tcl
13:57:35 INFO  : Platform repository initialization has completed.
13:57:35 INFO  : XSCT server has started successfully.
13:57:35 INFO  : Successfully done setting XSCT server connection channel  
13:57:35 INFO  : plnx-install-location is set to ''
13:57:35 INFO  : Successfully done setting workspace for the tool. 
13:57:37 INFO  : Registering command handlers for Vitis TCF services
13:57:37 INFO  : Successfully done query RDI_DATADIR 
13:57:48 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
13:57:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa is already opened

13:59:23 INFO  : Hardware specification for platform project 'toplevel_lab3' is updated.
13:59:35 INFO  : Result from executing command 'getProjects': toplevel_lab3
13:59:35 INFO  : Result from executing command 'getPlatforms': toplevel_lab3|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/toplevel_lab3.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
13:59:35 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
14:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
14:00:04 INFO  : 'jtag frequency' command is executed.
14:00:04 INFO  : Context for 'APU' is selected.
14:00:05 INFO  : System reset is completed.
14:00:08 INFO  : 'after 3000' command is executed.
14:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
14:00:10 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
14:00:10 INFO  : Context for 'APU' is selected.
14:00:10 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
14:00:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:10 INFO  : Context for 'APU' is selected.
14:00:10 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
14:00:10 INFO  : 'ps7_init' command is executed.
14:00:10 INFO  : 'ps7_post_config' command is executed.
14:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:11 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:11 INFO  : 'con' command is executed.
14:00:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:00:11 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
14:03:32 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
14:06:53 INFO  : Disconnected from the channel tcfchan#4.
17:54:58 DEBUG : Logs will be stored at 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/IDE.log'.
17:54:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\temp_xsdb_launch_script.tcl
17:55:00 INFO  : XSCT server has started successfully.
17:55:00 INFO  : Successfully done setting XSCT server connection channel  
17:55:01 INFO  : plnx-install-location is set to ''
17:55:01 INFO  : Successfully done setting workspace for the tool. 
17:55:01 INFO  : Successfully done query RDI_DATADIR 
17:55:01 INFO  : Registering command handlers for Vitis TCF services
17:55:01 INFO  : Platform repository initialization has completed.
18:19:52 INFO  : Result from executing command 'getProjects': toplevel_lab3
18:19:52 INFO  : Result from executing command 'getPlatforms': toplevel_lab3|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/toplevel_lab3.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
18:19:53 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
18:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
18:20:48 INFO  : 'jtag frequency' command is executed.
18:20:48 INFO  : Context for 'APU' is selected.
18:20:48 INFO  : System reset is completed.
18:20:51 INFO  : 'after 3000' command is executed.
18:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
18:20:53 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
18:20:54 INFO  : Context for 'APU' is selected.
18:20:54 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
18:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:54 INFO  : Context for 'APU' is selected.
18:20:54 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
18:20:54 INFO  : 'ps7_init' command is executed.
18:20:54 INFO  : 'ps7_post_config' command is executed.
18:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:54 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:54 INFO  : 'con' command is executed.
18:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:54 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
18:27:12 INFO  : Disconnected from the channel tcfchan#3.
18:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
18:27:13 INFO  : 'jtag frequency' command is executed.
18:27:13 INFO  : Context for 'APU' is selected.
18:27:13 INFO  : System reset is completed.
18:27:16 INFO  : 'after 3000' command is executed.
18:27:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
18:27:18 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
18:27:18 INFO  : Context for 'APU' is selected.
18:27:18 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
18:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:18 INFO  : Context for 'APU' is selected.
18:27:18 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
18:27:18 INFO  : 'ps7_init' command is executed.
18:27:18 INFO  : 'ps7_post_config' command is executed.
18:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:19 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:19 INFO  : 'con' command is executed.
18:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:19 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
21:35:35 INFO  : Hardware specification for platform project 'toplevel_lab3' is updated.
21:36:28 INFO  : Result from executing command 'getProjects': toplevel_lab3
21:36:28 INFO  : Result from executing command 'getPlatforms': toplevel_lab3|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/toplevel_lab3.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
21:36:28 INFO  : Checking for BSP changes to sync application flags for project 'lab3b'...
21:36:36 INFO  : The hardware specification used by project 'lab3b' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:36:36 INFO  : The file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\bitstream\toplevel_lab3.bit' stored in project is removed.
21:36:36 INFO  : The updated bitstream files are copied from platform to folder 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\bitstream' in project 'lab3b'.
21:36:36 INFO  : The file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:36:42 INFO  : The updated ps init files are copied from platform to folder 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b\_ide\psinit' in project 'lab3b'.
21:36:48 INFO  : Disconnected from the channel tcfchan#4.
21:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
21:36:48 INFO  : 'jtag frequency' command is executed.
21:36:48 INFO  : Context for 'APU' is selected.
21:36:48 INFO  : System reset is completed.
21:36:51 INFO  : 'after 3000' command is executed.
21:36:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
21:36:54 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit"
21:36:54 INFO  : Context for 'APU' is selected.
21:36:54 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa'.
21:36:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:54 INFO  : Context for 'APU' is selected.
21:36:54 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl' is done.
21:36:54 INFO  : 'ps7_init' command is executed.
21:36:54 INFO  : 'ps7_post_config' command is executed.
21:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:54 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/bitstream/toplevel_lab3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/hw/toplevel_lab3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/lab3b/Debug/lab3b.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:54 INFO  : 'con' command is executed.
21:36:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:36:54 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\lab3b_system\_ide\scripts\systemdebugger_lab3b_system_standalone.tcl'
21:43:35 INFO  : Projects exported to 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis_export_archive.ide.zip'
21:43:47 INFO  : Disconnected from the channel tcfchan#7.
22:04:59 DEBUG : Logs will be stored at 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/IDE.log'.
22:05:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis\temp_xsdb_launch_script.tcl
22:05:02 INFO  : XSCT server has started successfully.
22:05:02 INFO  : Successfully done setting XSCT server connection channel  
22:05:02 INFO  : plnx-install-location is set to ''
22:05:02 INFO  : Successfully done setting workspace for the tool. 
22:05:02 INFO  : Successfully done query RDI_DATADIR 
22:05:02 INFO  : Registering command handlers for Vitis TCF services
22:05:02 INFO  : Platform repository initialization has completed.
22:05:36 INFO  : Projects exported to 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vitis_export_archive.ide.zip'
