--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -xml MYCPU.twx MYCPU.ncd -o MYCPU.twr MYCPU.pcf -ucf MYCPU.ucf

Design file:              MYCPU.ncd
Physical constraint file: MYCPU.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "mydcm/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mydcm/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: mydcm/DCM_SP_INST/CLKIN
  Logical resource: mydcm/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: mydcm/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: mydcm/DCM_SP_INST/CLKIN
  Logical resource: mydcm/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: mydcm/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 16.001ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: mydcm/DCM_SP_INST/CLKIN
  Logical resource: mydcm/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: mydcm/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "mydcm/CLKFX_BUF" derived from  NET 
"mydcm/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;  divided by 1.20 to 16.667 nS and 
duty cycle corrected to HIGH 8.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 999869 paths analyzed, 8751 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.604ns.
--------------------------------------------------------------------------------

Paths for end point myCore/myStacks/BufferedOutput_31 (SLICE_X5Y14.CE), 559 paths
--------------------------------------------------------------------------------
Slack:                  0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCore/myStacks/Phantom<1>_0_2 (FF)
  Destination:          myCore/myStacks/BufferedOutput_31 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.507ns (Levels of Logic = 16)
  Clock Path Skew:      -0.097ns (0.589 - 0.686)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myCore/myStacks/Phantom<1>_0_2 to myCore/myStacks/BufferedOutput_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y33.XQ      Tcko                  0.591   myCore/myStacks/Phantom<1>_0_2
                                                       myCore/myStacks/Phantom<1>_0_2
    SLICE_X27Y45.F2      net (fanout=4)        1.854   myCore/myStacks/Phantom<1>_0_2
    SLICE_X27Y45.X       Tif5x                 0.924   myCore/myStacks/ImmediatePop<5>
                                                       myCore/myStacks/y_0_mux0002<2>81
                                                       myCore/myStacks/y_0_mux0002<2>8_f5
    SLICE_X32Y40.G2      net (fanout=4)        1.098   myCore/myStacks/Pre<0><2>
    SLICE_X32Y40.Y       Tilo                  0.707   myCore/myStacks/ImmediateStep<13>
                                                       myCore/myStacks/Actual<0>_0_mux0000<2>1
    SLICE_X33Y44.F1      net (fanout=3)        0.757   myCore/myStacks/Actual<0><0><2>
    SLICE_X33Y44.COUT    Topcyf                1.195   myCore/myStacks/relative<2>
                                                       myCore/myStacks/Msub_relative_lut<2>
                                                       myCore/myStacks/Msub_relative_cy<2>
                                                       myCore/myStacks/Msub_relative_cy<3>
    SLICE_X33Y45.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<3>
    SLICE_X33Y45.COUT    Tbyp                  0.130   myCore/myStacks/relative<4>
                                                       myCore/myStacks/Msub_relative_cy<4>
                                                       myCore/myStacks/Msub_relative_cy<5>
    SLICE_X33Y46.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<5>
    SLICE_X33Y46.COUT    Tbyp                  0.130   myCore/myStacks/relative<6>
                                                       myCore/myStacks/Msub_relative_cy<6>
                                                       myCore/myStacks/Msub_relative_cy<7>
    SLICE_X33Y47.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<7>
    SLICE_X33Y47.COUT    Tbyp                  0.130   myCore/myStacks/relative<8>
                                                       myCore/myStacks/Msub_relative_cy<8>
                                                       myCore/myStacks/Msub_relative_cy<9>
    SLICE_X33Y48.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<9>
    SLICE_X33Y48.COUT    Tbyp                  0.130   myCore/myStacks/relative<10>
                                                       myCore/myStacks/Msub_relative_cy<10>
                                                       myCore/myStacks/Msub_relative_cy<11>
    SLICE_X33Y49.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<11>
    SLICE_X33Y49.COUT    Tbyp                  0.130   myCore/myStacks/relative<12>
                                                       myCore/myStacks/Msub_relative_cy<12>
                                                       myCore/myStacks/Msub_relative_cy<13>
    SLICE_X33Y50.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<13>
    SLICE_X33Y50.COUT    Tbyp                  0.130   myCore/myStacks/relative<14>
                                                       myCore/myStacks/Msub_relative_cy<14>
                                                       myCore/myStacks/Msub_relative_cy<15>
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<15>
    SLICE_X33Y51.COUT    Tbyp                  0.130   myCore/myStacks/relative<16>
                                                       myCore/myStacks/Msub_relative_cy<16>
                                                       myCore/myStacks/Msub_relative_cy<17>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<17>
    SLICE_X33Y52.COUT    Tbyp                  0.130   myCore/myStacks/relative<18>
                                                       myCore/myStacks/Msub_relative_cy<18>
                                                       myCore/myStacks/Msub_relative_cy<19>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<19>
    SLICE_X33Y53.COUT    Tbyp                  0.130   myCore/myStacks/relative<20>
                                                       myCore/myStacks/Msub_relative_cy<20>
                                                       myCore/myStacks/Msub_relative_cy<21>
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<21>
    SLICE_X33Y54.COUT    Tbyp                  0.130   myCore/myStacks/relative<22>
                                                       myCore/myStacks/Msub_relative_cy<22>
                                                       myCore/myStacks/Msub_relative_cy<23>
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<23>
    SLICE_X33Y55.Y       Tciny                 0.864   myCore/myStacks/relative<24>
                                                       myCore/myStacks/Msub_relative_cy<24>
                                                       myCore/myStacks/Msub_relative_xor<25>
    SLICE_X33Y40.G4      net (fanout=7)        0.661   myCore/myStacks/relative<25>
    SLICE_X33Y40.Y       Tilo                  0.648   myCore/myStacks/ImmediateStep<8>
                                                       myCore/myStacks/newTarget0_21_or00001
    SLICE_X31Y28.G3      net (fanout=8)        0.869   myCore/myStacks/newTarget0_21_or0000
    SLICE_X31Y28.Y       Tilo                  0.648   myCore/myStacks/overload_2_10
                                                       myCore/myStacks/BufferedOutput_not00011
    SLICE_X5Y14.CE       net (fanout=32)       4.080   myCore/myStacks/BufferedOutput_not0001
    SLICE_X5Y14.CLK      Tceck                 0.311   myCore/myStacks/BufferedOutput<31>
                                                       myCore/myStacks/BufferedOutput_31
    -------------------------------------------------  ---------------------------
    Total                                     16.507ns (7.188ns logic, 9.319ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCore/myStacks/SelectedOp_0_3 (FF)
  Destination:          myCore/myStacks/BufferedOutput_31 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.448ns (Levels of Logic = 16)
  Clock Path Skew:      -0.119ns (0.450 - 0.569)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myCore/myStacks/SelectedOp_0_3 to myCore/myStacks/BufferedOutput_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y44.YQ      Tcko                  0.676   myCore/myStacks/SelectedOp_0_3
                                                       myCore/myStacks/SelectedOp_0_3
    SLICE_X27Y45.BX      net (fanout=6)        1.878   myCore/myStacks/SelectedOp_0_3
    SLICE_X27Y45.X       Tbxx                  0.756   myCore/myStacks/ImmediatePop<5>
                                                       myCore/myStacks/y_0_mux0002<2>8_f5
    SLICE_X32Y40.G2      net (fanout=4)        1.098   myCore/myStacks/Pre<0><2>
    SLICE_X32Y40.Y       Tilo                  0.707   myCore/myStacks/ImmediateStep<13>
                                                       myCore/myStacks/Actual<0>_0_mux0000<2>1
    SLICE_X33Y44.F1      net (fanout=3)        0.757   myCore/myStacks/Actual<0><0><2>
    SLICE_X33Y44.COUT    Topcyf                1.195   myCore/myStacks/relative<2>
                                                       myCore/myStacks/Msub_relative_lut<2>
                                                       myCore/myStacks/Msub_relative_cy<2>
                                                       myCore/myStacks/Msub_relative_cy<3>
    SLICE_X33Y45.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<3>
    SLICE_X33Y45.COUT    Tbyp                  0.130   myCore/myStacks/relative<4>
                                                       myCore/myStacks/Msub_relative_cy<4>
                                                       myCore/myStacks/Msub_relative_cy<5>
    SLICE_X33Y46.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<5>
    SLICE_X33Y46.COUT    Tbyp                  0.130   myCore/myStacks/relative<6>
                                                       myCore/myStacks/Msub_relative_cy<6>
                                                       myCore/myStacks/Msub_relative_cy<7>
    SLICE_X33Y47.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<7>
    SLICE_X33Y47.COUT    Tbyp                  0.130   myCore/myStacks/relative<8>
                                                       myCore/myStacks/Msub_relative_cy<8>
                                                       myCore/myStacks/Msub_relative_cy<9>
    SLICE_X33Y48.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<9>
    SLICE_X33Y48.COUT    Tbyp                  0.130   myCore/myStacks/relative<10>
                                                       myCore/myStacks/Msub_relative_cy<10>
                                                       myCore/myStacks/Msub_relative_cy<11>
    SLICE_X33Y49.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<11>
    SLICE_X33Y49.COUT    Tbyp                  0.130   myCore/myStacks/relative<12>
                                                       myCore/myStacks/Msub_relative_cy<12>
                                                       myCore/myStacks/Msub_relative_cy<13>
    SLICE_X33Y50.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<13>
    SLICE_X33Y50.COUT    Tbyp                  0.130   myCore/myStacks/relative<14>
                                                       myCore/myStacks/Msub_relative_cy<14>
                                                       myCore/myStacks/Msub_relative_cy<15>
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<15>
    SLICE_X33Y51.COUT    Tbyp                  0.130   myCore/myStacks/relative<16>
                                                       myCore/myStacks/Msub_relative_cy<16>
                                                       myCore/myStacks/Msub_relative_cy<17>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<17>
    SLICE_X33Y52.COUT    Tbyp                  0.130   myCore/myStacks/relative<18>
                                                       myCore/myStacks/Msub_relative_cy<18>
                                                       myCore/myStacks/Msub_relative_cy<19>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<19>
    SLICE_X33Y53.COUT    Tbyp                  0.130   myCore/myStacks/relative<20>
                                                       myCore/myStacks/Msub_relative_cy<20>
                                                       myCore/myStacks/Msub_relative_cy<21>
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<21>
    SLICE_X33Y54.COUT    Tbyp                  0.130   myCore/myStacks/relative<22>
                                                       myCore/myStacks/Msub_relative_cy<22>
                                                       myCore/myStacks/Msub_relative_cy<23>
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<23>
    SLICE_X33Y55.Y       Tciny                 0.864   myCore/myStacks/relative<24>
                                                       myCore/myStacks/Msub_relative_cy<24>
                                                       myCore/myStacks/Msub_relative_xor<25>
    SLICE_X33Y40.G4      net (fanout=7)        0.661   myCore/myStacks/relative<25>
    SLICE_X33Y40.Y       Tilo                  0.648   myCore/myStacks/ImmediateStep<8>
                                                       myCore/myStacks/newTarget0_21_or00001
    SLICE_X31Y28.G3      net (fanout=8)        0.869   myCore/myStacks/newTarget0_21_or0000
    SLICE_X31Y28.Y       Tilo                  0.648   myCore/myStacks/overload_2_10
                                                       myCore/myStacks/BufferedOutput_not00011
    SLICE_X5Y14.CE       net (fanout=32)       4.080   myCore/myStacks/BufferedOutput_not0001
    SLICE_X5Y14.CLK      Tceck                 0.311   myCore/myStacks/BufferedOutput<31>
                                                       myCore/myStacks/BufferedOutput_31
    -------------------------------------------------  ---------------------------
    Total                                     16.448ns (7.105ns logic, 9.343ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCore/myStacks/BufferedInput_2 (FF)
  Destination:          myCore/myStacks/BufferedOutput_31 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.506ns (Levels of Logic = 16)
  Clock Path Skew:      -0.054ns (0.450 - 0.504)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myCore/myStacks/BufferedInput_2 to myCore/myStacks/BufferedOutput_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.XQ      Tcko                  0.591   myCore/myStacks/BufferedInput<2>
                                                       myCore/myStacks/BufferedInput_2
    SLICE_X27Y45.G1      net (fanout=11)       1.853   myCore/myStacks/BufferedInput<2>
    SLICE_X27Y45.X       Tif5x                 0.924   myCore/myStacks/ImmediatePop<5>
                                                       myCore/myStacks/y_0_mux0002<2>82
                                                       myCore/myStacks/y_0_mux0002<2>8_f5
    SLICE_X32Y40.G2      net (fanout=4)        1.098   myCore/myStacks/Pre<0><2>
    SLICE_X32Y40.Y       Tilo                  0.707   myCore/myStacks/ImmediateStep<13>
                                                       myCore/myStacks/Actual<0>_0_mux0000<2>1
    SLICE_X33Y44.F1      net (fanout=3)        0.757   myCore/myStacks/Actual<0><0><2>
    SLICE_X33Y44.COUT    Topcyf                1.195   myCore/myStacks/relative<2>
                                                       myCore/myStacks/Msub_relative_lut<2>
                                                       myCore/myStacks/Msub_relative_cy<2>
                                                       myCore/myStacks/Msub_relative_cy<3>
    SLICE_X33Y45.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<3>
    SLICE_X33Y45.COUT    Tbyp                  0.130   myCore/myStacks/relative<4>
                                                       myCore/myStacks/Msub_relative_cy<4>
                                                       myCore/myStacks/Msub_relative_cy<5>
    SLICE_X33Y46.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<5>
    SLICE_X33Y46.COUT    Tbyp                  0.130   myCore/myStacks/relative<6>
                                                       myCore/myStacks/Msub_relative_cy<6>
                                                       myCore/myStacks/Msub_relative_cy<7>
    SLICE_X33Y47.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<7>
    SLICE_X33Y47.COUT    Tbyp                  0.130   myCore/myStacks/relative<8>
                                                       myCore/myStacks/Msub_relative_cy<8>
                                                       myCore/myStacks/Msub_relative_cy<9>
    SLICE_X33Y48.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<9>
    SLICE_X33Y48.COUT    Tbyp                  0.130   myCore/myStacks/relative<10>
                                                       myCore/myStacks/Msub_relative_cy<10>
                                                       myCore/myStacks/Msub_relative_cy<11>
    SLICE_X33Y49.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<11>
    SLICE_X33Y49.COUT    Tbyp                  0.130   myCore/myStacks/relative<12>
                                                       myCore/myStacks/Msub_relative_cy<12>
                                                       myCore/myStacks/Msub_relative_cy<13>
    SLICE_X33Y50.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<13>
    SLICE_X33Y50.COUT    Tbyp                  0.130   myCore/myStacks/relative<14>
                                                       myCore/myStacks/Msub_relative_cy<14>
                                                       myCore/myStacks/Msub_relative_cy<15>
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<15>
    SLICE_X33Y51.COUT    Tbyp                  0.130   myCore/myStacks/relative<16>
                                                       myCore/myStacks/Msub_relative_cy<16>
                                                       myCore/myStacks/Msub_relative_cy<17>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<17>
    SLICE_X33Y52.COUT    Tbyp                  0.130   myCore/myStacks/relative<18>
                                                       myCore/myStacks/Msub_relative_cy<18>
                                                       myCore/myStacks/Msub_relative_cy<19>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<19>
    SLICE_X33Y53.COUT    Tbyp                  0.130   myCore/myStacks/relative<20>
                                                       myCore/myStacks/Msub_relative_cy<20>
                                                       myCore/myStacks/Msub_relative_cy<21>
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<21>
    SLICE_X33Y54.COUT    Tbyp                  0.130   myCore/myStacks/relative<22>
                                                       myCore/myStacks/Msub_relative_cy<22>
                                                       myCore/myStacks/Msub_relative_cy<23>
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   myCore/myStacks/Msub_relative_cy<23>
    SLICE_X33Y55.Y       Tciny                 0.864   myCore/myStacks/relative<24>
                                                       myCore/myStacks/Msub_relative_cy<24>
                                                       myCore/myStacks/Msub_relative_xor<25>
    SLICE_X33Y40.G4      net (fanout=7)        0.661   myCore/myStacks/relative<25>
    SLICE_X33Y40.Y       Tilo                  0.648   myCore/myStacks/ImmediateStep<8>
                                                       myCore/myStacks/newTarget0_21_or00001
    SLICE_X31Y28.G3      net (fanout=8)        0.869   myCore/myStacks/newTarget0_21_or0000
    SLICE_X31Y28.Y       Tilo                  0.648   myCore/myStacks/overload_2_10
                                                       myCore/myStacks/BufferedOutput_not00011
    SLICE_X5Y14.CE       net (fanout=32)       4.080   myCore/myStacks/BufferedOutput_not0001
    SLICE_X5Y14.CLK      Tceck                 0.311   myCore/myStacks/BufferedOutput<31>
                                                       myCore/myStacks/BufferedOutput_31
    -------------------------------------------------  ---------------------------
    Total                                     16.506ns (7.188ns logic, 9.318ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point myCore/myStacks/BufferedInput_27 (SLICE_X8Y48.F4), 1364 paths
--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCore/myStacks/afast_0 (FF)
  Destination:          myCore/myStacks/BufferedInput_27 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.427ns (Levels of Logic = 10)
  Clock Path Skew:      -0.070ns (0.588 - 0.658)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myCore/myStacks/afast_0 to myCore/myStacks/BufferedInput_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.YQ       Tcko                  0.676   myCore/myStacks/afast<0>
                                                       myCore/myStacks/afast_0
    SLICE_X6Y36.G1       net (fanout=3)        0.885   myCore/myStacks/afast<0>
    SLICE_X6Y36.Y        Tilo                  0.707   myCore/myStacks/SideA<31>
                                                       myCore/myStacks/SideA_and00001_1
    SLICE_X4Y46.G1       net (fanout=16)       1.356   myCore/myStacks/SideA_and00001
    SLICE_X4Y46.Y        Tilo                  0.707   N1153
                                                       myCore/myStacks/SideA<30>1
    SLICE_X3Y35.G3       net (fanout=10)       1.897   myCore/myStacks/SideA<30>
    SLICE_X3Y35.Y        Tilo                  0.648   myCore/myStacks/myALU/Sh130
                                                       myCore/myStacks/myALU/Sh131_SW0
    SLICE_X3Y35.F1       net (fanout=2)        0.502   N932
    SLICE_X3Y35.X        Tilo                  0.643   myCore/myStacks/myALU/Sh130
                                                       myCore/myStacks/myALU/Sh130
    SLICE_X3Y36.F1       net (fanout=3)        0.564   myCore/myStacks/myALU/Sh130
    SLICE_X3Y36.X        Tilo                  0.643   myCore/myStacks/myALU/Sh164
                                                       myCore/myStacks/myALU/Sh1641
    SLICE_X0Y37.G2       net (fanout=2)        0.443   myCore/myStacks/myALU/Sh164
    SLICE_X0Y37.Y        Tilo                  0.707   N1548
                                                       myCore/myStacks/myALU/Mmux_result<2>_not00001961
    SLICE_X9Y39.G1       net (fanout=1)        1.178   myCore/myStacks/myALU/Mmux_result<2>_not00001961
    SLICE_X9Y39.X        Tif5x                 0.924   myCore/myStacks/myALU/Mmux_result<2>_not000020
                                                       myCore/myStacks/myALU/Mmux_result<2>_not000019106_F
                                                       myCore/myStacks/myALU/Mmux_result<2>_not000019106
    SLICE_X8Y46.F2       net (fanout=1)        0.897   myCore/myStacks/myALU/Mmux_result<2>_not000020
    SLICE_X8Y46.X        Tif5x                 0.987   myCore/myStacks/myALU/_varindex0000<27>
                                                       myCore/myStacks/myALU/Mmux__varindex0000_319
                                                       myCore/myStacks/myALU/Mmux__varindex0000_2_f5_18
    SLICE_X8Y48.G1       net (fanout=1)        0.494   myCore/myStacks/myALU/_varindex0000<27>
    SLICE_X8Y48.Y        Tilo                  0.707   myCore/myStacks/BufferedInput<27>
                                                       myCore/myStacks/BufferedInput_mux0001<27>49_SW0
    SLICE_X8Y48.F4       net (fanout=1)        0.060   myCore/myStacks/BufferedInput_mux0001<27>49_SW0/O
    SLICE_X8Y48.CLK      Tfck                  0.802   myCore/myStacks/BufferedInput<27>
                                                       myCore/myStacks/BufferedInput_mux0001<27>49
                                                       myCore/myStacks/BufferedInput_27
    -------------------------------------------------  ---------------------------
    Total                                     16.427ns (8.151ns logic, 8.276ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCore/myStacks/fast_1 (FF)
  Destination:          myCore/myStacks/BufferedInput_27 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.292ns (Levels of Logic = 10)
  Clock Path Skew:      -0.081ns (0.588 - 0.669)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myCore/myStacks/fast_1 to myCore/myStacks/BufferedInput_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.XQ       Tcko                  0.631   myCore/myStacks/fast<1>
                                                       myCore/myStacks/fast_1
    SLICE_X6Y36.G2       net (fanout=4)        0.795   myCore/myStacks/fast<1>
    SLICE_X6Y36.Y        Tilo                  0.707   myCore/myStacks/SideA<31>
                                                       myCore/myStacks/SideA_and00001_1
    SLICE_X4Y46.G1       net (fanout=16)       1.356   myCore/myStacks/SideA_and00001
    SLICE_X4Y46.Y        Tilo                  0.707   N1153
                                                       myCore/myStacks/SideA<30>1
    SLICE_X3Y35.G3       net (fanout=10)       1.897   myCore/myStacks/SideA<30>
    SLICE_X3Y35.Y        Tilo                  0.648   myCore/myStacks/myALU/Sh130
                                                       myCore/myStacks/myALU/Sh131_SW0
    SLICE_X3Y35.F1       net (fanout=2)        0.502   N932
    SLICE_X3Y35.X        Tilo                  0.643   myCore/myStacks/myALU/Sh130
                                                       myCore/myStacks/myALU/Sh130
    SLICE_X3Y36.F1       net (fanout=3)        0.564   myCore/myStacks/myALU/Sh130
    SLICE_X3Y36.X        Tilo                  0.643   myCore/myStacks/myALU/Sh164
                                                       myCore/myStacks/myALU/Sh1641
    SLICE_X0Y37.G2       net (fanout=2)        0.443   myCore/myStacks/myALU/Sh164
    SLICE_X0Y37.Y        Tilo                  0.707   N1548
                                                       myCore/myStacks/myALU/Mmux_result<2>_not00001961
    SLICE_X9Y39.G1       net (fanout=1)        1.178   myCore/myStacks/myALU/Mmux_result<2>_not00001961
    SLICE_X9Y39.X        Tif5x                 0.924   myCore/myStacks/myALU/Mmux_result<2>_not000020
                                                       myCore/myStacks/myALU/Mmux_result<2>_not000019106_F
                                                       myCore/myStacks/myALU/Mmux_result<2>_not000019106
    SLICE_X8Y46.F2       net (fanout=1)        0.897   myCore/myStacks/myALU/Mmux_result<2>_not000020
    SLICE_X8Y46.X        Tif5x                 0.987   myCore/myStacks/myALU/_varindex0000<27>
                                                       myCore/myStacks/myALU/Mmux__varindex0000_319
                                                       myCore/myStacks/myALU/Mmux__varindex0000_2_f5_18
    SLICE_X8Y48.G1       net (fanout=1)        0.494   myCore/myStacks/myALU/_varindex0000<27>
    SLICE_X8Y48.Y        Tilo                  0.707   myCore/myStacks/BufferedInput<27>
                                                       myCore/myStacks/BufferedInput_mux0001<27>49_SW0
    SLICE_X8Y48.F4       net (fanout=1)        0.060   myCore/myStacks/BufferedInput_mux0001<27>49_SW0/O
    SLICE_X8Y48.CLK      Tfck                  0.802   myCore/myStacks/BufferedInput<27>
                                                       myCore/myStacks/BufferedInput_mux0001<27>49
                                                       myCore/myStacks/BufferedInput_27
    -------------------------------------------------  ---------------------------
    Total                                     16.292ns (8.106ns logic, 8.186ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCore/myStacks/afast_0 (FF)
  Destination:          myCore/myStacks/BufferedInput_27 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.209ns (Levels of Logic = 10)
  Clock Path Skew:      -0.070ns (0.588 - 0.658)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myCore/myStacks/afast_0 to myCore/myStacks/BufferedInput_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.YQ       Tcko                  0.676   myCore/myStacks/afast<0>
                                                       myCore/myStacks/afast_0
    SLICE_X6Y36.G1       net (fanout=3)        0.885   myCore/myStacks/afast<0>
    SLICE_X6Y36.Y        Tilo                  0.707   myCore/myStacks/SideA<31>
                                                       myCore/myStacks/SideA_and00001_1
    SLICE_X5Y44.G4       net (fanout=16)       1.237   myCore/myStacks/SideA_and00001
    SLICE_X5Y44.Y        Tilo                  0.648   myCore/myStacks/myALU/Mmux_result<2>_not00002429
                                                       myCore/myStacks/SideA<28>1
    SLICE_X3Y35.G1       net (fanout=11)       1.857   myCore/myStacks/SideA<28>
    SLICE_X3Y35.Y        Tilo                  0.648   myCore/myStacks/myALU/Sh130
                                                       myCore/myStacks/myALU/Sh131_SW0
    SLICE_X3Y35.F1       net (fanout=2)        0.502   N932
    SLICE_X3Y35.X        Tilo                  0.643   myCore/myStacks/myALU/Sh130
                                                       myCore/myStacks/myALU/Sh130
    SLICE_X3Y36.F1       net (fanout=3)        0.564   myCore/myStacks/myALU/Sh130
    SLICE_X3Y36.X        Tilo                  0.643   myCore/myStacks/myALU/Sh164
                                                       myCore/myStacks/myALU/Sh1641
    SLICE_X0Y37.G2       net (fanout=2)        0.443   myCore/myStacks/myALU/Sh164
    SLICE_X0Y37.Y        Tilo                  0.707   N1548
                                                       myCore/myStacks/myALU/Mmux_result<2>_not00001961
    SLICE_X9Y39.G1       net (fanout=1)        1.178   myCore/myStacks/myALU/Mmux_result<2>_not00001961
    SLICE_X9Y39.X        Tif5x                 0.924   myCore/myStacks/myALU/Mmux_result<2>_not000020
                                                       myCore/myStacks/myALU/Mmux_result<2>_not000019106_F
                                                       myCore/myStacks/myALU/Mmux_result<2>_not000019106
    SLICE_X8Y46.F2       net (fanout=1)        0.897   myCore/myStacks/myALU/Mmux_result<2>_not000020
    SLICE_X8Y46.X        Tif5x                 0.987   myCore/myStacks/myALU/_varindex0000<27>
                                                       myCore/myStacks/myALU/Mmux__varindex0000_319
                                                       myCore/myStacks/myALU/Mmux__varindex0000_2_f5_18
    SLICE_X8Y48.G1       net (fanout=1)        0.494   myCore/myStacks/myALU/_varindex0000<27>
    SLICE_X8Y48.Y        Tilo                  0.707   myCore/myStacks/BufferedInput<27>
                                                       myCore/myStacks/BufferedInput_mux0001<27>49_SW0
    SLICE_X8Y48.F4       net (fanout=1)        0.060   myCore/myStacks/BufferedInput_mux0001<27>49_SW0/O
    SLICE_X8Y48.CLK      Tfck                  0.802   myCore/myStacks/BufferedInput<27>
                                                       myCore/myStacks/BufferedInput_mux0001<27>49
                                                       myCore/myStacks/BufferedInput_27
    -------------------------------------------------  ---------------------------
    Total                                     16.209ns (8.092ns logic, 8.117ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point myCore/myStacks/BufferedInput_1 (SLICE_X16Y31.F3), 858 paths
--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCore/myStacks/afast_0 (FF)
  Destination:          myCore/myStacks/BufferedInput_1 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.355ns (Levels of Logic = 9)
  Clock Path Skew:      -0.080ns (0.414 - 0.494)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myCore/myStacks/afast_0 to myCore/myStacks/BufferedInput_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.YQ       Tcko                  0.676   myCore/myStacks/afast<0>
                                                       myCore/myStacks/afast_0
    SLICE_X6Y36.G1       net (fanout=3)        0.885   myCore/myStacks/afast<0>
    SLICE_X6Y36.Y        Tilo                  0.707   myCore/myStacks/SideA<31>
                                                       myCore/myStacks/SideA_and00001_1
    SLICE_X4Y43.G1       net (fanout=16)       1.064   myCore/myStacks/SideA_and00001
    SLICE_X4Y43.Y        Tilo                  0.707   N891
                                                       myCore/myStacks/SideA<23>1
    SLICE_X2Y23.G1       net (fanout=9)        2.652   myCore/myStacks/SideA<23>
    SLICE_X2Y23.X        Tif5x                 0.987   myCore/myStacks/myALU/Sh124
                                                       myCore/myStacks/myALU/Sh124_F
                                                       myCore/myStacks/myALU/Sh124
    SLICE_X2Y25.F1       net (fanout=4)        0.849   myCore/myStacks/myALU/Sh124
    SLICE_X2Y25.X        Tif5x                 0.987   myCore/myStacks/myALU/Sh154
                                                       myCore/myStacks/myALU/Sh15429_G
                                                       myCore/myStacks/myALU/Sh15429
    SLICE_X9Y33.G2       net (fanout=2)        1.669   myCore/myStacks/myALU/Sh154
    SLICE_X9Y33.Y        Tilo                  0.648   myCore/myStacks/myALU/Mmux_result<2>_not000012
                                                       myCore/myStacks/myALU/Mmux_result<2>_not0000111193_SW0
    SLICE_X9Y33.F4       net (fanout=1)        0.044   myCore/myStacks/myALU/Mmux_result<2>_not0000111193_SW0/O
    SLICE_X9Y33.X        Tilo                  0.643   myCore/myStacks/myALU/Mmux_result<2>_not000012
                                                       myCore/myStacks/myALU/Mmux_result<2>_not0000111193
    SLICE_X13Y32.F4      net (fanout=1)        0.609   myCore/myStacks/myALU/Mmux_result<2>_not000012
    SLICE_X13Y32.X       Tif5x                 0.924   myCore/myStacks/myALU/_varindex0000<1>
                                                       myCore/myStacks/myALU/Mmux__varindex0000_311
                                                       myCore/myStacks/myALU/Mmux__varindex0000_2_f5_10
    SLICE_X16Y31.G2      net (fanout=1)        0.752   myCore/myStacks/myALU/_varindex0000<1>
    SLICE_X16Y31.Y       Tilo                  0.707   myCore/myStacks/BufferedInput<1>
                                                       myCore/myStacks/BufferedInput_mux0001<1>103_SW0
    SLICE_X16Y31.F3      net (fanout=1)        0.043   myCore/myStacks/BufferedInput_mux0001<1>103_SW0/O
    SLICE_X16Y31.CLK     Tfck                  0.802   myCore/myStacks/BufferedInput<1>
                                                       myCore/myStacks/BufferedInput_mux0001<1>103
                                                       myCore/myStacks/BufferedInput_1
    -------------------------------------------------  ---------------------------
    Total                                     16.355ns (7.788ns logic, 8.567ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack:                  0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCore/myStacks/aSelect_0 (FF)
  Destination:          myCore/myStacks/BufferedInput_1 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.226ns (Levels of Logic = 9)
  Clock Path Skew:      -0.103ns (0.414 - 0.517)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myCore/myStacks/aSelect_0 to myCore/myStacks/BufferedInput_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.YQ       Tcko                  0.676   myCore/myStacks/aSelect<0>
                                                       myCore/myStacks/aSelect_0
    SLICE_X6Y34.G1       net (fanout=4)        0.796   myCore/myStacks/aSelect<0>
    SLICE_X6Y34.Y        Tilo                  0.707   myCore/myStacks/SideA<13>
                                                       myCore/myStacks/SideA_and00001_2
    SLICE_X4Y49.F2       net (fanout=16)       1.314   myCore/myStacks/SideA_and00001_1
    SLICE_X4Y49.X        Tilo                  0.692   myCore/myStacks/SideA<24>
                                                       myCore/myStacks/SideA<24>1
    SLICE_X2Y23.F2       net (fanout=9)        2.377   myCore/myStacks/SideA<24>
    SLICE_X2Y23.X        Tif5x                 0.987   myCore/myStacks/myALU/Sh124
                                                       myCore/myStacks/myALU/Sh124_G
                                                       myCore/myStacks/myALU/Sh124
    SLICE_X2Y25.F1       net (fanout=4)        0.849   myCore/myStacks/myALU/Sh124
    SLICE_X2Y25.X        Tif5x                 0.987   myCore/myStacks/myALU/Sh154
                                                       myCore/myStacks/myALU/Sh15429_G
                                                       myCore/myStacks/myALU/Sh15429
    SLICE_X9Y33.G2       net (fanout=2)        1.669   myCore/myStacks/myALU/Sh154
    SLICE_X9Y33.Y        Tilo                  0.648   myCore/myStacks/myALU/Mmux_result<2>_not000012
                                                       myCore/myStacks/myALU/Mmux_result<2>_not0000111193_SW0
    SLICE_X9Y33.F4       net (fanout=1)        0.044   myCore/myStacks/myALU/Mmux_result<2>_not0000111193_SW0/O
    SLICE_X9Y33.X        Tilo                  0.643   myCore/myStacks/myALU/Mmux_result<2>_not000012
                                                       myCore/myStacks/myALU/Mmux_result<2>_not0000111193
    SLICE_X13Y32.F4      net (fanout=1)        0.609   myCore/myStacks/myALU/Mmux_result<2>_not000012
    SLICE_X13Y32.X       Tif5x                 0.924   myCore/myStacks/myALU/_varindex0000<1>
                                                       myCore/myStacks/myALU/Mmux__varindex0000_311
                                                       myCore/myStacks/myALU/Mmux__varindex0000_2_f5_10
    SLICE_X16Y31.G2      net (fanout=1)        0.752   myCore/myStacks/myALU/_varindex0000<1>
    SLICE_X16Y31.Y       Tilo                  0.707   myCore/myStacks/BufferedInput<1>
                                                       myCore/myStacks/BufferedInput_mux0001<1>103_SW0
    SLICE_X16Y31.F3      net (fanout=1)        0.043   myCore/myStacks/BufferedInput_mux0001<1>103_SW0/O
    SLICE_X16Y31.CLK     Tfck                  0.802   myCore/myStacks/BufferedInput<1>
                                                       myCore/myStacks/BufferedInput_mux0001<1>103
                                                       myCore/myStacks/BufferedInput_1
    -------------------------------------------------  ---------------------------
    Total                                     16.226ns (7.773ns logic, 8.453ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCore/myStacks/fast_1 (FF)
  Destination:          myCore/myStacks/BufferedInput_1 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.220ns (Levels of Logic = 9)
  Clock Path Skew:      -0.091ns (0.414 - 0.505)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myCore/myStacks/fast_1 to myCore/myStacks/BufferedInput_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.XQ       Tcko                  0.631   myCore/myStacks/fast<1>
                                                       myCore/myStacks/fast_1
    SLICE_X6Y36.G2       net (fanout=4)        0.795   myCore/myStacks/fast<1>
    SLICE_X6Y36.Y        Tilo                  0.707   myCore/myStacks/SideA<31>
                                                       myCore/myStacks/SideA_and00001_1
    SLICE_X4Y43.G1       net (fanout=16)       1.064   myCore/myStacks/SideA_and00001
    SLICE_X4Y43.Y        Tilo                  0.707   N891
                                                       myCore/myStacks/SideA<23>1
    SLICE_X2Y23.G1       net (fanout=9)        2.652   myCore/myStacks/SideA<23>
    SLICE_X2Y23.X        Tif5x                 0.987   myCore/myStacks/myALU/Sh124
                                                       myCore/myStacks/myALU/Sh124_F
                                                       myCore/myStacks/myALU/Sh124
    SLICE_X2Y25.F1       net (fanout=4)        0.849   myCore/myStacks/myALU/Sh124
    SLICE_X2Y25.X        Tif5x                 0.987   myCore/myStacks/myALU/Sh154
                                                       myCore/myStacks/myALU/Sh15429_G
                                                       myCore/myStacks/myALU/Sh15429
    SLICE_X9Y33.G2       net (fanout=2)        1.669   myCore/myStacks/myALU/Sh154
    SLICE_X9Y33.Y        Tilo                  0.648   myCore/myStacks/myALU/Mmux_result<2>_not000012
                                                       myCore/myStacks/myALU/Mmux_result<2>_not0000111193_SW0
    SLICE_X9Y33.F4       net (fanout=1)        0.044   myCore/myStacks/myALU/Mmux_result<2>_not0000111193_SW0/O
    SLICE_X9Y33.X        Tilo                  0.643   myCore/myStacks/myALU/Mmux_result<2>_not000012
                                                       myCore/myStacks/myALU/Mmux_result<2>_not0000111193
    SLICE_X13Y32.F4      net (fanout=1)        0.609   myCore/myStacks/myALU/Mmux_result<2>_not000012
    SLICE_X13Y32.X       Tif5x                 0.924   myCore/myStacks/myALU/_varindex0000<1>
                                                       myCore/myStacks/myALU/Mmux__varindex0000_311
                                                       myCore/myStacks/myALU/Mmux__varindex0000_2_f5_10
    SLICE_X16Y31.G2      net (fanout=1)        0.752   myCore/myStacks/myALU/_varindex0000<1>
    SLICE_X16Y31.Y       Tilo                  0.707   myCore/myStacks/BufferedInput<1>
                                                       myCore/myStacks/BufferedInput_mux0001<1>103_SW0
    SLICE_X16Y31.F3      net (fanout=1)        0.043   myCore/myStacks/BufferedInput_mux0001<1>103_SW0/O
    SLICE_X16Y31.CLK     Tfck                  0.802   myCore/myStacks/BufferedInput<1>
                                                       myCore/myStacks/BufferedInput_mux0001<1>103
                                                       myCore/myStacks/BufferedInput_1
    -------------------------------------------------  ---------------------------
    Total                                     16.220ns (7.743ns logic, 8.477ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "mydcm/CLKFX_BUF" derived from
 NET "mydcm/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
 divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS 

--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 12.667ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: Clock
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"myRAM/infrastructure_top0/clk_dcm0/clk0dcm" derived from  PERIOD analysis for 
net "mydcm/CLKFX_BUF" derived from NET "mydcm/CLKIN_IBUFG" PERIOD = 20 ns HIGH 
40%; divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS   
duty cycle corrected to 16.667 nS  HIGH 8.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2294 paths analyzed, 991 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.718ns.
--------------------------------------------------------------------------------

Paths for end point myRAM/top0/controller0/rdburst_end_1 (SLICE_X8Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack:                  0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               burst_done (FF)
  Destination:          myRAM/top0/controller0/rdburst_end_1 (FF)
  Requirement:          4.167ns
  Data Path Delay:      3.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.317ns (1.457 - 1.774)
  Source Clock:         Clock90 rising at 4.166ns
  Destination Clock:    myRAM/clk_0 falling at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: burst_done to myRAM/top0/controller0/rdburst_end_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y87.YQ      Tcko                  0.676   burst_done
                                                       burst_done
    SLICE_X8Y94.G4       net (fanout=1)        1.062   burst_done
    SLICE_X8Y94.Y        Tilo                  0.707   myRAM/top0/controller0/rdburst_end_1_or0000
                                                       myRAM/top0/controller0/rdburst_end_1_or00001
    SLICE_X8Y95.SR       net (fanout=1)        0.301   myRAM/top0/controller0/rdburst_end_1_or0000
    SLICE_X8Y95.CLK      Tsrck                 0.867   myRAM/top0/controller0/rdburst_end_1
                                                       myRAM/top0/controller0/rdburst_end_1
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (2.250ns logic, 1.363ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  12.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myRAM/top0/controller0/rst180_r (FF)
  Destination:          myRAM/top0/controller0/rdburst_end_1 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.442 - 0.471)
  Source Clock:         myRAM/clk_0 falling at 8.333ns
  Destination Clock:    myRAM/clk_0 falling at 24.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myRAM/top0/controller0/rst180_r to myRAM/top0/controller0/rdburst_end_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.YQ      Tcko                  0.676   myRAM/top0/controller0/rst180_r
                                                       myRAM/top0/controller0/rst180_r
    SLICE_X8Y94.G2       net (fanout=92)       1.802   myRAM/top0/controller0/rst180_r
    SLICE_X8Y94.Y        Tilo                  0.707   myRAM/top0/controller0/rdburst_end_1_or0000
                                                       myRAM/top0/controller0/rdburst_end_1_or00001
    SLICE_X8Y95.SR       net (fanout=1)        0.301   myRAM/top0/controller0/rdburst_end_1_or0000
    SLICE_X8Y95.CLK      Tsrck                 0.867   myRAM/top0/controller0/rdburst_end_1
                                                       myRAM/top0/controller0/rdburst_end_1
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (2.250ns logic, 2.103ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point myRAM/top0/controller0/INIT_PRE_COUNT_6 (SLICE_X7Y88.SR), 3 paths
--------------------------------------------------------------------------------
Slack:                  3.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_command_register_2 (FF)
  Destination:          myRAM/top0/controller0/INIT_PRE_COUNT_6 (FF)
  Requirement:          8.333ns
  Data Path Delay:      4.296ns (Levels of Logic = 1)
  Clock Path Skew:      -0.208ns (0.821 - 1.029)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    myRAM/clk_0 falling at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: user_command_register_2 to myRAM/top0/controller0/INIT_PRE_COUNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y73.XQ      Tcko                  0.631   user_command_register<2>
                                                       user_command_register_2
    SLICE_X7Y87.F3       net (fanout=5)        1.758   user_command_register<2>
    SLICE_X7Y87.X        Tilo                  0.643   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_or00001
    SLICE_X7Y88.SR       net (fanout=5)        0.397   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
    SLICE_X7Y88.CLK      Tsrck                 0.867   myRAM/top0/controller0/INIT_PRE_COUNT<6>
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_6
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (2.141ns logic, 2.155ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_command_register_1 (FF)
  Destination:          myRAM/top0/controller0/INIT_PRE_COUNT_6 (FF)
  Requirement:          8.333ns
  Data Path Delay:      3.983ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (0.821 - 1.006)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    myRAM/clk_0 falling at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: user_command_register_1 to myRAM/top0/controller0/INIT_PRE_COUNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y75.XQ      Tcko                  0.591   user_command_register<1>
                                                       user_command_register_1
    SLICE_X7Y87.F4       net (fanout=5)        1.485   user_command_register<1>
    SLICE_X7Y87.X        Tilo                  0.643   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_or00001
    SLICE_X7Y88.SR       net (fanout=5)        0.397   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
    SLICE_X7Y88.CLK      Tsrck                 0.867   myRAM/top0/controller0/INIT_PRE_COUNT<6>
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_6
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (2.101ns logic, 1.882ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  12.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myRAM/top0/controller0/rst180_r (FF)
  Destination:          myRAM/top0/controller0/INIT_PRE_COUNT_6 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.461ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.426 - 0.471)
  Source Clock:         myRAM/clk_0 falling at 8.333ns
  Destination Clock:    myRAM/clk_0 falling at 24.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myRAM/top0/controller0/rst180_r to myRAM/top0/controller0/INIT_PRE_COUNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.YQ      Tcko                  0.676   myRAM/top0/controller0/rst180_r
                                                       myRAM/top0/controller0/rst180_r
    SLICE_X7Y87.F1       net (fanout=92)       1.878   myRAM/top0/controller0/rst180_r
    SLICE_X7Y87.X        Tilo                  0.643   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_or00001
    SLICE_X7Y88.SR       net (fanout=5)        0.397   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
    SLICE_X7Y88.CLK      Tsrck                 0.867   myRAM/top0/controller0/INIT_PRE_COUNT<6>
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_6
    -------------------------------------------------  ---------------------------
    Total                                      4.461ns (2.186ns logic, 2.275ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point myRAM/top0/controller0/INIT_PRE_COUNT_4 (SLICE_X7Y90.SR), 3 paths
--------------------------------------------------------------------------------
Slack:                  3.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_command_register_2 (FF)
  Destination:          myRAM/top0/controller0/INIT_PRE_COUNT_4 (FF)
  Requirement:          8.333ns
  Data Path Delay:      4.301ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (0.833 - 1.029)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    myRAM/clk_0 falling at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: user_command_register_2 to myRAM/top0/controller0/INIT_PRE_COUNT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y73.XQ      Tcko                  0.631   user_command_register<2>
                                                       user_command_register_2
    SLICE_X7Y87.F3       net (fanout=5)        1.758   user_command_register<2>
    SLICE_X7Y87.X        Tilo                  0.643   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_or00001
    SLICE_X7Y90.SR       net (fanout=5)        0.402   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
    SLICE_X7Y90.CLK      Tsrck                 0.867   myRAM/top0/controller0/INIT_PRE_COUNT<4>
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_4
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (2.141ns logic, 2.160ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  4.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_command_register_1 (FF)
  Destination:          myRAM/top0/controller0/INIT_PRE_COUNT_4 (FF)
  Requirement:          8.333ns
  Data Path Delay:      3.988ns (Levels of Logic = 1)
  Clock Path Skew:      -0.173ns (0.833 - 1.006)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    myRAM/clk_0 falling at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: user_command_register_1 to myRAM/top0/controller0/INIT_PRE_COUNT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y75.XQ      Tcko                  0.591   user_command_register<1>
                                                       user_command_register_1
    SLICE_X7Y87.F4       net (fanout=5)        1.485   user_command_register<1>
    SLICE_X7Y87.X        Tilo                  0.643   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_or00001
    SLICE_X7Y90.SR       net (fanout=5)        0.402   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
    SLICE_X7Y90.CLK      Tsrck                 0.867   myRAM/top0/controller0/INIT_PRE_COUNT<4>
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_4
    -------------------------------------------------  ---------------------------
    Total                                      3.988ns (2.101ns logic, 1.887ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  12.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myRAM/top0/controller0/rst180_r (FF)
  Destination:          myRAM/top0/controller0/INIT_PRE_COUNT_4 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.466ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.438 - 0.471)
  Source Clock:         myRAM/clk_0 falling at 8.333ns
  Destination Clock:    myRAM/clk_0 falling at 24.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myRAM/top0/controller0/rst180_r to myRAM/top0/controller0/INIT_PRE_COUNT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.YQ      Tcko                  0.676   myRAM/top0/controller0/rst180_r
                                                       myRAM/top0/controller0/rst180_r
    SLICE_X7Y87.F1       net (fanout=92)       1.878   myRAM/top0/controller0/rst180_r
    SLICE_X7Y87.X        Tilo                  0.643   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_or00001
    SLICE_X7Y90.SR       net (fanout=5)        0.402   myRAM/top0/controller0/INIT_PRE_COUNT_or0000
    SLICE_X7Y90.CLK      Tsrck                 0.867   myRAM/top0/controller0/INIT_PRE_COUNT<4>
                                                       myRAM/top0/controller0/INIT_PRE_COUNT_4
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (2.186ns logic, 2.280ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "myRAM/infrastructure_top0/clk_dcm0/clk0dcm" derived from
 PERIOD analysis for net "mydcm/CLKFX_BUF" derived from NET "mydcm/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%; divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS 
 duty cycle corrected to 16.667 nS  HIGH 8.333 nS 

--------------------------------------------------------------------------------
Slack: 12.667ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0
  Logical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: myRAM/infrastructure_top0/clk_dcm0/clk0dcm
--------------------------------------------------------------------------------
Slack: 15.064ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: myRAM/infrastructure_top0/cal_top0/tap_dly0/flop1<29>/CLK
  Logical resource: myRAM/infrastructure_top0/cal_top0/tap_dly0/r29/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: myRAM/clk_0
--------------------------------------------------------------------------------
Slack: 15.064ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: myRAM/infrastructure_top0/cal_top0/tap_dly0/flop1<29>/CLK
  Logical resource: myRAM/infrastructure_top0/cal_top0/tap_dly0/r29/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: myRAM/clk_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"myRAM/infrastructure_top0/clk_dcm0/clk90dcm" derived from  PERIOD analysis for 
net "mydcm/CLKFX_BUF" derived from NET "mydcm/CLKIN_IBUFG" PERIOD = 20 ns HIGH 
40%; divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS   
duty cycle corrected to 16.667 nS  HIGH 8.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 679 paths analyzed, 404 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.569ns.
--------------------------------------------------------------------------------

Paths for end point myRAM/top0/data_path0/data_write0/Mshreg_write_data4_18/SRL16E (SLICE_X4Y51.BY), 1 path
--------------------------------------------------------------------------------
Slack:                  0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_input_data_18 (FF)
  Destination:          myRAM/top0/data_path0/data_write0/Mshreg_write_data4_18/SRL16E (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.250ns (0.860 - 1.110)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock90 rising at 4.166ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: user_input_data_18 to myRAM/top0/data_path0/data_write0/Mshreg_write_data4_18/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.YQ      Tcko                  0.676   user_input_data<18>
                                                       user_input_data_18
    SLICE_X4Y51.BY       net (fanout=1)        2.291   user_input_data<18>
    SLICE_X4Y51.CLK      Tds                   0.175   myRAM/top0/data_path0/data_write0/write_data4<18>
                                                       myRAM/top0/data_path0/data_write0/Mshreg_write_data4_18/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.851ns logic, 2.291ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point user_data_mask_3 (SLICE_X12Y78.G2), 1 path
--------------------------------------------------------------------------------
Slack:                  1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymask_3 (FF)
  Destination:          user_data_mask_3 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.724ns (Levels of Logic = 1)
  Clock Path Skew:      -0.166ns (0.837 - 1.003)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock90 rising at 4.166ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mymask_3 to user_data_mask_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y68.XQ      Tcko                  0.631   mymask<3>
                                                       mymask_3
    SLICE_X12Y78.G2      net (fanout=2)        1.276   mymask<3>
    SLICE_X12Y78.CLK     Tgck                  0.817   user_data_mask<3>
                                                       user_data_mask_mux0001<3>1
                                                       user_data_mask_3
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (1.448ns logic, 1.276ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point myRAM/top0/data_path0/data_write0/Mshreg_write_data_10/SRL16E (SLICE_X2Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack:                  1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_input_data_10 (FF)
  Destination:          myRAM/top0/data_path0/data_write0/Mshreg_write_data_10/SRL16E (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.555ns (Levels of Logic = 1)
  Clock Path Skew:      -0.214ns (0.849 - 1.063)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock90 rising at 4.166ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: user_input_data_10 to myRAM/top0/data_path0/data_write0/Mshreg_write_data_10/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.XQ      Tcko                  0.631   user_input_data<10>
                                                       user_input_data_10
    SLICE_X2Y61.BY       net (fanout=1)        1.749   user_input_data<10>
    SLICE_X2Y61.CLK      Tds                   0.175   myRAM/top0/write_data_falling<10>
                                                       myRAM/top0/data_path0/data_write0/Mshreg_write_data_10/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.806ns logic, 1.749ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "myRAM/infrastructure_top0/clk_dcm0/clk90dcm" derived from
 PERIOD analysis for net "mydcm/CLKFX_BUF" derived from NET "mydcm/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%; divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS 
 duty cycle corrected to 16.667 nS  HIGH 8.333 nS 

--------------------------------------------------------------------------------
Slack: 12.667ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90
  Logical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90
  Location pin: DCM_X1Y0.CLK90
  Clock network: myRAM/infrastructure_top0/clk_dcm0/clk90dcm
--------------------------------------------------------------------------------
Slack: 15.064ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: myRAM/top0/data_path0/fifo0_rd_addr<2>/CLK
  Logical resource: myRAM/top0/data_path0/data_read0/fifo1_rd_addr_inst/bit2/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: Clock90
--------------------------------------------------------------------------------
Slack: 15.064ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: myRAM/top0/data_path0/fifo0_rd_addr<2>/CLK
  Logical resource: myRAM/top0/data_path0/data_read0/fifo1_rd_addr_inst/bit2/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: Clock90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/top0/rst_dqs_div_int" MAXDELAY = 3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.879ns.
--------------------------------------------------------------------------------
Slack:                  2.121ns myRAM/top0/rst_dqs_div_int
Report:    0.879ns delay meets   3.000ns timing constraint by 2.121ns
From                              To                                Delay(ns)
SLICE_X2Y67.YQ                    H3.O1                                 0.879  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "SD_LOOP_IN" MAXDELAY = 3 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/top0/dqs_div_rst" MAXDELAY = 3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.933ns.
--------------------------------------------------------------------------------
Slack:                  2.067ns myRAM/top0/dqs_div_rst
Report:    0.933ns delay meets   3.000ns timing constraint by 2.067ns
From                              To                                Delay(ns)
H4.I                              SLICE_X0Y67.F4                        0.582  
H4.I                              SLICE_X0Y67.G2                        0.933  
H4.I                              SLICE_X1Y66.F1                        0.695  
H4.I                              SLICE_X1Y66.G1                        0.708  
H4.I                              SLICE_X1Y67.G1                        0.708  
H4.I                              SLICE_X0Y66.F4                        0.582  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "SD_LOOP_OUT" MAXDELAY = 3 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/infrastructure_top0/cal_top0/tap_dly0/tap<7>" 
MAXDELAY = 0.7 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.597ns.
--------------------------------------------------------------------------------
Slack:                  0.103ns tap<7>
Report:    0.597ns delay meets   0.700ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X16Y52.X                    SLICE_X15Y49.G4                       0.597  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/infrastructure_top0/cal_top0/tap_dly0/tap<15>" 
MAXDELAY = 0.7 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.597ns.
--------------------------------------------------------------------------------
Slack:                  0.103ns tap<15>
Report:    0.597ns delay meets   0.700ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X16Y50.X                    SLICE_X15Y47.G4                       0.597  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/infrastructure_top0/cal_top0/tap_dly0/tap<23>" 
MAXDELAY = 0.7 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.630ns.
--------------------------------------------------------------------------------
Slack:                  0.070ns tap<23>
Report:    0.630ns delay meets   0.700ns timing constraint by 0.070ns
From                              To                                Delay(ns)
SLICE_X16Y48.X                    SLICE_X15Y45.G4                       0.630  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/top0/data_path0/fifo_01_wr_en" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.408ns.
--------------------------------------------------------------------------------
Slack:                  0.592ns fifo_01_wr_en
Report:    1.408ns delay meets   2.000ns timing constraint by 0.592ns
From                              To                                Delay(ns)
SLICE_X3Y53.Y                     SLICE_X2Y63.SR                        0.862  
SLICE_X3Y53.Y                     SLICE_X2Y59.SR                        0.852  
SLICE_X3Y53.Y                     SLICE_X2Y51.SR                        0.819  
SLICE_X3Y53.Y                     SLICE_X0Y53.SR                        1.215  
SLICE_X3Y53.Y                     SLICE_X2Y53.SR                        0.828  
SLICE_X3Y53.Y                     SLICE_X0Y51.SR                        0.700  
SLICE_X3Y53.Y                     SLICE_X0Y59.SR                        1.114  
SLICE_X3Y53.Y                     SLICE_X0Y63.SR                        1.408  
SLICE_X3Y53.Y                     SLICE_X3Y50.CE                        0.760  
SLICE_X3Y53.Y                     SLICE_X3Y49.CE                        0.937  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/top0/data_path0/fifo_00_wr_en" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.559ns.
--------------------------------------------------------------------------------
Slack:                  0.441ns fifo_00_wr_en
Report:    1.559ns delay meets   2.000ns timing constraint by 0.441ns
From                              To                                Delay(ns)
SLICE_X1Y53.Y                     SLICE_X2Y62.SR                        1.161  
SLICE_X1Y53.Y                     SLICE_X2Y58.SR                        0.893  
SLICE_X1Y53.Y                     SLICE_X2Y50.SR                        1.024  
SLICE_X1Y53.Y                     SLICE_X0Y52.SR                        1.559  
SLICE_X1Y53.Y                     SLICE_X2Y52.SR                        0.741  
SLICE_X1Y53.Y                     SLICE_X0Y50.SR                        0.981  
SLICE_X1Y53.Y                     SLICE_X0Y58.SR                        0.889  
SLICE_X1Y53.Y                     SLICE_X0Y62.SR                        1.157  
SLICE_X1Y53.Y                     SLICE_X1Y50.CE                        1.255  
SLICE_X1Y53.Y                     SLICE_X1Y49.CE                        0.755  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/top0/data_path0/fifo_11_wr_en" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.492ns.
--------------------------------------------------------------------------------
Slack:                  0.508ns fifo_11_wr_en
Report:    1.492ns delay meets   2.000ns timing constraint by 0.508ns
From                              To                                Delay(ns)
SLICE_X3Y72.Y                     SLICE_X2Y71.SR                        1.226  
SLICE_X3Y72.Y                     SLICE_X0Y79.SR                        0.904  
SLICE_X3Y72.Y                     SLICE_X2Y69.SR                        0.670  
SLICE_X3Y72.Y                     SLICE_X0Y77.SR                        1.174  
SLICE_X3Y72.Y                     SLICE_X2Y77.SR                        1.492  
SLICE_X3Y72.Y                     SLICE_X0Y71.SR                        1.228  
SLICE_X3Y72.Y                     SLICE_X0Y69.SR                        0.615  
SLICE_X3Y72.Y                     SLICE_X2Y79.SR                        0.956  
SLICE_X3Y72.Y                     SLICE_X3Y70.CE                        0.768  
SLICE_X3Y72.Y                     SLICE_X3Y69.CE                        0.776  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/top0/data_path0/fifo_10_wr_en" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.397ns.
--------------------------------------------------------------------------------
Slack:                  0.603ns fifo_10_wr_en
Report:    1.397ns delay meets   2.000ns timing constraint by 0.603ns
From                              To                                Delay(ns)
SLICE_X1Y72.Y                     SLICE_X2Y70.SR                        0.889  
SLICE_X1Y72.Y                     SLICE_X0Y78.SR                        0.750  
SLICE_X1Y72.Y                     SLICE_X2Y68.SR                        0.592  
SLICE_X1Y72.Y                     SLICE_X0Y76.SR                        0.745  
SLICE_X1Y72.Y                     SLICE_X2Y76.SR                        1.397  
SLICE_X1Y72.Y                     SLICE_X0Y70.SR                        0.885  
SLICE_X1Y72.Y                     SLICE_X0Y68.SR                        0.586  
SLICE_X1Y72.Y                     SLICE_X2Y78.SR                        1.012  
SLICE_X1Y72.Y                     SLICE_X1Y70.CE                        0.624  
SLICE_X1Y72.Y                     SLICE_X1Y69.CE                        1.144  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/rst_dqs_div" MAXDELAY = 3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.855ns.
--------------------------------------------------------------------------------
Slack:                  1.145ns data_read_controller0/rst_dqs_div
Report:    1.855ns delay meets   3.000ns timing constraint by 1.145ns
From                              To                                Delay(ns)
SLICE_X0Y67.X                     SLICE_X3Y53.F1                        1.171  
SLICE_X0Y67.X                     SLICE_X3Y72.F1                        0.803  
SLICE_X0Y67.X                     SLICE_X1Y53.BY                        1.855  
SLICE_X0Y67.X                     SLICE_X1Y53.G2                        1.820  
SLICE_X0Y67.X                     SLICE_X1Y72.BY                        1.120  
SLICE_X0Y67.X                     SLICE_X1Y72.G2                        1.084  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay5"       
  MAXDELAY = 3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.074ns.
--------------------------------------------------------------------------------
Slack:                  2.926ns data_read_controller0/rst_dqs_div_delayed1/delay5
Report:    0.074ns delay meets   3.000ns timing constraint by 2.926ns
From                              To                                Delay(ns)
SLICE_X1Y66.Y                     SLICE_X0Y67.F2                        0.074  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay3"       
  MAXDELAY = 3 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay4"       
  MAXDELAY = 3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.046ns.
--------------------------------------------------------------------------------
Slack:                  2.954ns data_read_controller0/rst_dqs_div_delayed1/delay4
Report:    0.046ns delay meets   3.000ns timing constraint by 2.954ns
From                              To                                Delay(ns)
SLICE_X0Y66.X                     SLICE_X1Y66.G4                        0.046  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay1"       
  MAXDELAY = 3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.044ns.
--------------------------------------------------------------------------------
Slack:                  2.956ns data_read_controller0/rst_dqs_div_delayed1/delay1
Report:    0.044ns delay meets   3.000ns timing constraint by 2.956ns
From                              To                                Delay(ns)
SLICE_X1Y66.X                     SLICE_X0Y67.G3                        0.044  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay2"       
  MAXDELAY = 3 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/top0/dqs_int_delay_in0" MAXDELAY = 0.7 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.699ns.
--------------------------------------------------------------------------------
Slack:                  0.001ns myRAM/top0/dqs_int_delay_in0
Report:    0.699ns delay meets   0.700ns timing constraint by 0.001ns
From                              To                                Delay(ns)
K3.I                              SLICE_X3Y54.G2                        0.483  
K3.I                              SLICE_X0Y54.F3                        0.407  
K3.I                              SLICE_X0Y54.G3                        0.408  
K3.I                              SLICE_X0Y55.F4                        0.378  
K3.I                              SLICE_X0Y55.G3                        0.408  
K3.I                              SLICE_X2Y54.F4                        0.386  
K3.I                              SLICE_X2Y54.G3                        0.422  
K3.I                              SLICE_X2Y55.F4                        0.386  
K3.I                              SLICE_X2Y55.G3                        0.422  
K3.I                              SLICE_X3Y55.G2                        0.483  
K3.I                              SLICE_X1Y55.G4                        0.699  
K3.I                              SLICE_X1Y54.G3                        0.682  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay2"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.174ns data_read_controller0/dqs_delay0_col0/delay2
Report:    0.186ns delay meets   0.360ns timing constraint by 0.174ns
From                              To                                Delay(ns)
SLICE_X2Y54.Y                     SLICE_X3Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay3"         
MAXDELAY = 0.36 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay4"         
MAXDELAY = 0.36 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay5"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.205ns data_read_controller0/dqs_delay0_col0/delay5
Report:    0.155ns delay meets   0.360ns timing constraint by 0.205ns
From                              To                                Delay(ns)
SLICE_X3Y55.Y                     SLICE_X2Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay1"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.195ns data_read_controller0/dqs_delay0_col0/delay1
Report:    0.165ns delay meets   0.360ns timing constraint by 0.195ns
From                              To                                Delay(ns)
SLICE_X2Y54.X                     SLICE_X2Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay2"         
MAXDELAY = 0.36 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay3"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.239ns data_read_controller0/dqs_delay0_col1/delay3
Report:    0.121ns delay meets   0.360ns timing constraint by 0.239ns
From                              To                                Delay(ns)
SLICE_X1Y54.Y                     SLICE_X0Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay4"         
MAXDELAY = 0.36 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay5"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.205ns data_read_controller0/dqs_delay0_col1/delay5
Report:    0.155ns delay meets   0.360ns timing constraint by 0.205ns
From                              To                                Delay(ns)
SLICE_X1Y55.Y                     SLICE_X0Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay1"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.195ns data_read_controller0/dqs_delay0_col1/delay1
Report:    0.165ns delay meets   0.360ns timing constraint by 0.195ns
From                              To                                Delay(ns)
SLICE_X0Y54.X                     SLICE_X0Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "myRAM/top0/dqs_int_delay_in1" MAXDELAY = 0.7 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.545ns.
--------------------------------------------------------------------------------
Slack:                  0.155ns myRAM/top0/dqs_int_delay_in1
Report:    0.545ns delay meets   0.700ns timing constraint by 0.155ns
From                              To                                Delay(ns)
K6.I                              SLICE_X3Y75.G2                        0.524  
K6.I                              SLICE_X1Y75.G1                        0.545  
K6.I                              SLICE_X3Y74.G2                        0.524  
K6.I                              SLICE_X1Y74.G3                        0.450  
K6.I                              SLICE_X0Y74.F3                        0.448  
K6.I                              SLICE_X0Y74.G3                        0.449  
K6.I                              SLICE_X0Y75.F3                        0.448  
K6.I                              SLICE_X0Y75.G3                        0.436  
K6.I                              SLICE_X2Y74.F4                        0.427  
K6.I                              SLICE_X2Y74.G3                        0.463  
K6.I                              SLICE_X2Y75.F4                        0.427  
K6.I                              SLICE_X2Y75.G3                        0.463  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay2"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.174ns data_read_controller0/dqs_delay1_col0/delay2
Report:    0.186ns delay meets   0.360ns timing constraint by 0.174ns
From                              To                                Delay(ns)
SLICE_X2Y74.Y                     SLICE_X3Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay3"         
MAXDELAY = 0.36 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay4"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  0.019ns data_read_controller0/dqs_delay1_col0/delay4
Report:    0.341ns delay meets   0.360ns timing constraint by 0.019ns
From                              To                                Delay(ns)
SLICE_X2Y75.Y                     SLICE_X3Y75.G4                        0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay5"         
MAXDELAY = 0.36 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay1"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.195ns data_read_controller0/dqs_delay1_col0/delay1
Report:    0.165ns delay meets   0.360ns timing constraint by 0.195ns
From                              To                                Delay(ns)
SLICE_X2Y74.X                     SLICE_X2Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay2"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.174ns data_read_controller0/dqs_delay1_col1/delay2
Report:    0.186ns delay meets   0.360ns timing constraint by 0.174ns
From                              To                                Delay(ns)
SLICE_X0Y74.Y                     SLICE_X1Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay3"         
MAXDELAY = 0.36 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay4"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.255ns data_read_controller0/dqs_delay1_col1/delay4
Report:    0.105ns delay meets   0.360ns timing constraint by 0.255ns
From                              To                                Delay(ns)
SLICE_X0Y75.Y                     SLICE_X1Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay5"         
MAXDELAY = 0.36 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay1"         
MAXDELAY = 0.36 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.195ns data_read_controller0/dqs_delay1_col1/delay1
Report:    0.165ns delay meets   0.360ns timing constraint by 0.195ns
From                              To                                Delay(ns)
SLICE_X0Y74.X                     SLICE_X0Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clock = PERIOD TIMEGRP "Clock" 16 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clock = PERIOD TIMEGRP "Clock" 16 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: Clock
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_myRAM_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD 
TIMEGRP         "myRAM_infrastructure_top0_clk_dcm0_clk0dcm" TS_Clock HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.014ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_myRAM_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "myRAM_infrastructure_top0_clk_dcm0_clk0dcm" TS_Clock HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.986ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 1.007ns (Twpl)
  Physical resource: myRAM/top0/controller0/ROW_ADDRESS_reg<8>/CLK
  Logical resource: myRAM/top0/controller0/Mshreg_ROW_ADDRESS_reg_8/SRL16E/WS
  Location pin: SLICE_X8Y65.CLK
  Clock network: myRAM/clk_0
--------------------------------------------------------------------------------
Slack: 13.986ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.000ns
  High pulse: 8.000ns
  High pulse limit: 1.007ns (Twph)
  Physical resource: myRAM/top0/controller0/ROW_ADDRESS_reg<8>/CLK
  Logical resource: myRAM/top0/controller0/Mshreg_ROW_ADDRESS_reg_8/SRL16E/WS
  Location pin: SLICE_X8Y65.CLK
  Clock network: myRAM/clk_0
--------------------------------------------------------------------------------
Slack: 13.986ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.014ns (496.524MHz) (Tcp)
  Physical resource: myRAM/top0/controller0/ROW_ADDRESS_reg<8>/CLK
  Logical resource: myRAM/top0/controller0/Mshreg_ROW_ADDRESS_reg_8/SRL16E/WS
  Location pin: SLICE_X8Y65.CLK
  Clock network: myRAM/clk_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_myRAM_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD 
TIMEGRP         "myRAM_infrastructure_top0_clk_dcm0_clk90dcm" TS_Clock PHASE 4 
ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.204ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_myRAM_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "myRAM_infrastructure_top0_clk_dcm0_clk90dcm" TS_Clock PHASE 4 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 12.796ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: captured<23>/SR
  Logical resource: captured_23/SR
  Location pin: SLICE_X8Y66.SR
  Clock network: myRAM/infrastructure_top0/sys_rst
--------------------------------------------------------------------------------
Slack: 12.796ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.000ns
  High pulse: 8.000ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: captured<23>/SR
  Logical resource: captured_23/SR
  Location pin: SLICE_X8Y66.SR
  Clock network: myRAM/infrastructure_top0/sys_rst
--------------------------------------------------------------------------------
Slack: 12.796ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: captured<15>/SR
  Logical resource: captured_15/SR
  Location pin: SLICE_X14Y69.SR
  Clock network: myRAM/infrastructure_top0/sys_rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for mydcm/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|mydcm/CLKIN_IBUFG              |     20.000ns|      7.500ns|     19.925ns|            0|            0|            0|      1002842|
| mydcm/CLKFX_BUF               |     16.667ns|     16.604ns|     15.718ns|            0|            0|       999869|         2973|
|  myRAM/infrastructure_top0/clk|     16.667ns|     15.718ns|          N/A|            0|            0|         2294|            0|
|  _dcm0/clk0dcm                |             |             |             |             |             |             |             |
|  myRAM/infrastructure_top0/clk|     16.667ns|     13.569ns|          N/A|            0|            0|          679|            0|
|  _dcm0/clk90dcm               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clock                       |     16.000ns|      6.000ns|      3.204ns|            0|            0|            0|            0|
| TS_myRAM_infrastructure_top0_c|     16.000ns|      2.014ns|          N/A|            0|            0|            0|            0|
| lk_dcm0_clk0dcm               |             |             |             |             |             |             |             |
| TS_myRAM_infrastructure_top0_c|     16.000ns|      3.204ns|          N/A|            0|            0|            0|            0|
| lk_dcm0_clk90dcm              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SysClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SysClock       |   16.604|    8.044|    4.504|   11.030|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1002842 paths, 27 nets, and 28425 connections

Design statistics:
   Minimum period:  16.604ns{1}   (Maximum frequency:  60.226MHz)
   Maximum net delay:   1.855ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 29 10:46:37 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 295 MB



