initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fbeccfdca00,80
launching memcpy command : MemcpyHtoD,0x00007fbeccfdcc00,80
launching memcpy command : MemcpyHtoD,0x00007fbeccfe1200,124
launching memcpy command : MemcpyHtoD,0x00007fbeccfe1400,124
launching memcpy command : MemcpyHtoD,0x00007fbed9600210,520
launching memcpy command : MemcpyHtoD,0x00007fbed9600418,8160
launching memcpy command : MemcpyHtoD,0x00007fbecce00000,1952256
launching memcpy command : MemcpyHtoD,0x00007fbed9600200,16
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1-ctx_0x55f2a06e8540.traceg.xz
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fbeed000000
-local mem base_addr = 0x00007fbeeb000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1-ctx_0x55f2a06e8540.traceg.xz
launching kernel name: _Z6kernelv uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6kernelv'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6kernelv'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6kernelv'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6kernelv'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6kernelv'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6kernelv'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6kernelv'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6kernelv'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 10731
gpu_sim_insn = 5712510
gpu_ipc =     532.3372
gpu_tot_sim_cycle = 10731
gpu_tot_sim_insn = 5712510
gpu_tot_ipc =     532.3372
gpu_tot_issued_cta = 51
gpu_occupancy = 33.3463% 
gpu_tot_occupancy = 33.3463% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6618
partiton_level_parallism_total  =       3.6618
partiton_level_parallism_util =       9.6548
partiton_level_parallism_util_total  =       9.6548
L2_BW  =     132.6458 GB/Sec
L2_BW_total  =     132.6458 GB/Sec
gpu_total_sim_rate=1904170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1987, Miss = 1425, Miss_rate = 0.717, Pending_hits = 135, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2068, Miss = 1425, Miss_rate = 0.689, Pending_hits = 135, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2068, Miss = 1425, Miss_rate = 0.689, Pending_hits = 139, Reservation_fails = 26
	L1D_cache_core[3]: Access = 2020, Miss = 1374, Miss_rate = 0.680, Pending_hits = 134, Reservation_fails = 4
	L1D_cache_core[4]: Access = 2070, Miss = 1425, Miss_rate = 0.688, Pending_hits = 139, Reservation_fails = 29
	L1D_cache_core[5]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 90, Reservation_fails = 90
	L1D_cache_core[6]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 84, Reservation_fails = 62
	L1D_cache_core[7]: Access = 1005, Miss = 687, Miss_rate = 0.684, Pending_hits = 81, Reservation_fails = 67
	L1D_cache_core[8]: Access = 978, Miss = 738, Miss_rate = 0.755, Pending_hits = 85, Reservation_fails = 88
	L1D_cache_core[9]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 89, Reservation_fails = 68
	L1D_cache_core[10]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 93, Reservation_fails = 61
	L1D_cache_core[11]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 91, Reservation_fails = 64
	L1D_cache_core[12]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 94, Reservation_fails = 59
	L1D_cache_core[13]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 93, Reservation_fails = 74
	L1D_cache_core[14]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 85, Reservation_fails = 66
	L1D_cache_core[15]: Access = 1005, Miss = 687, Miss_rate = 0.684, Pending_hits = 84, Reservation_fails = 63
	L1D_cache_core[16]: Access = 928, Miss = 687, Miss_rate = 0.740, Pending_hits = 84, Reservation_fails = 65
	L1D_cache_core[17]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 87, Reservation_fails = 62
	L1D_cache_core[18]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 91, Reservation_fails = 71
	L1D_cache_core[19]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 87, Reservation_fails = 64
	L1D_cache_core[20]: Access = 931, Miss = 687, Miss_rate = 0.738, Pending_hits = 94, Reservation_fails = 63
	L1D_cache_core[21]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 91, Reservation_fails = 61
	L1D_cache_core[22]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 90, Reservation_fails = 84
	L1D_cache_core[23]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 83, Reservation_fails = 64
	L1D_cache_core[24]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 87, Reservation_fails = 63
	L1D_cache_core[25]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 90, Reservation_fails = 64
	L1D_cache_core[26]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 86, Reservation_fails = 70
	L1D_cache_core[27]: Access = 1008, Miss = 687, Miss_rate = 0.682, Pending_hits = 87, Reservation_fails = 62
	L1D_cache_core[28]: Access = 929, Miss = 687, Miss_rate = 0.740, Pending_hits = 91, Reservation_fails = 65
	L1D_cache_core[29]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 90, Reservation_fails = 63
	L1D_cache_core[30]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 84, Reservation_fails = 77
	L1D_cache_core[31]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 81, Reservation_fails = 59
	L1D_cache_core[32]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 85, Reservation_fails = 62
	L1D_cache_core[33]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 83, Reservation_fails = 63
	L1D_cache_core[34]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 89, Reservation_fails = 82
	L1D_cache_core[35]: Access = 1008, Miss = 687, Miss_rate = 0.682, Pending_hits = 98, Reservation_fails = 79
	L1D_cache_core[36]: Access = 978, Miss = 738, Miss_rate = 0.755, Pending_hits = 87, Reservation_fails = 82
	L1D_cache_core[37]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 87, Reservation_fails = 61
	L1D_cache_core[38]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 92, Reservation_fails = 68
	L1D_cache_core[39]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 83, Reservation_fails = 58
	L1D_cache_core[40]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 83, Reservation_fails = 73
	L1D_cache_core[41]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 86, Reservation_fails = 60
	L1D_cache_core[42]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 86, Reservation_fails = 91
	L1D_cache_core[43]: Access = 1007, Miss = 687, Miss_rate = 0.682, Pending_hits = 86, Reservation_fails = 86
	L1D_cache_core[44]: Access = 930, Miss = 687, Miss_rate = 0.739, Pending_hits = 86, Reservation_fails = 62
	L1D_cache_core[45]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 86, Reservation_fails = 92
	L1D_total_cache_accesses = 51416
	L1D_total_cache_misses = 35547
	L1D_total_cache_miss_rate = 0.6914
	L1D_total_cache_pending_hits = 4271
	L1D_total_cache_reservation_fails = 2897
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.084
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4271
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20476

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2752
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 145
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
293, 294, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 293, 294, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 
gpgpu_n_tot_thrd_icount = 6807072
gpgpu_n_tot_w_icount = 212721
gpgpu_n_stall_shd_mem = 7728
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20476
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2078
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2078
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5650
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86997	W0_Idle:84897	W0_Scoreboard:537995	W1:5712	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1734	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:51	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:175338
single_issue_nums: WS0:54111	WS1:54162	WS2:52224	WS3:52224	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 819040 {40:20476,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 163808 {8:20476,}
maxmflatency = 701 
max_icnt2mem_latency = 188 
maxmrqlatency = 130 
max_icnt2sh_latency = 42 
averagemflatency = 328 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:6793 	238 	621 	1625 	609 	272 	67 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21493 	11497 	6305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29759 	8743 	793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27679 	8030 	2762 	796 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18        22         9        13        19        13        20         6        11        13        21         7        22        11        12 
dram[1]:        11        12         7        11        12        10         8        10         5         6        13        24        13         4        10         7 
dram[2]:        13         7        11        12        24        25         9        16        20        16        21        16         9         9         9         7 
dram[3]:         5         8        11        10        14        11        10         9        20        25         9         4        10        12         9        12 
dram[4]:        14        15        17        13        18        27         6         7        26         8        25        11        10         7        16         9 
dram[5]:         6         9         8        16        18        11         9        44         9         5         7         5         8         4         6        15 
dram[6]:        12         7        13        11        11        11        10         9        22        16        19        15        13         8         6        11 
dram[7]:        19         8         8        19         9        14        18         8         8        16         5         0         8         8         5         9 
dram[8]:         8        15        13         5         7         8         8        13        13        10        20        18         4         2        17        10 
dram[9]:         6         9         9        13         9         8        14        14         5        24        26        12         7         2        12         5 
dram[10]:         9         6         4         8        21         8        10        32         8         8        16        15         8        11        11         6 
dram[11]:        12        22        17        31        17        18         8         7         7        10        13        19         5         8         6         8 
dram[12]:        10         7        14        19        10        16         8         9        13         8        10         0        11        14        16         9 
dram[13]:        15        15        10        13        11         8        12        14        10        10         0         5         8         6         6        13 
dram[14]:        11         7        17         9        11         8        15        11        14         9        21        10         5         9         7        10 
dram[15]:        14        13        11         7        11         8        23         8        29        11        22        21         7         7        10         9 
maximum service time to same row:
dram[0]:      6464      6359      6374      6361      6348      6410      6366      6343      6419      6503      6392      6350      6369      6357      6356      6365 
dram[1]:      6345      6420      6359      6359      6362      6347      6393      6357      6391      6428      6414      6402      6372      6390      6364      6398 
dram[2]:      6377      6358      6355      6345      6346      6367      6351      6346      6362      6349      6361      6414      6348      6395      6488      6368 
dram[3]:      6367      6396      6355      6372      6359      6366      6417      6343      6384      6348      6374      6363      6366      6388      6367      6377 
dram[4]:      6350      6361      6378      6351      6349      6347      6348      6363      6367      6359      6374      6394      6366      6357      6356      6364 
dram[5]:      6385      6355      6355      6360      6350      6399      6363      6349      6622      6388      7280      6369      6388      6370      6364      6414 
dram[6]:      6375      6498      6356      6387      6378      6366      6361      6360      6357      6376      6353      7085      6355      6386      6407      6402 
dram[7]:      6410      6375      6378      6366      6373      6390      6348      6354      6368      6365      6412      6341      6443      6396      6400      6353 
dram[8]:      6362      6354      6353      6401      6395      6377      6345      6384      6345      6363      6359      6363      6380      6427      6388      6352 
dram[9]:      6383      6353      6352      6378      6459      6343      6357      6405      6368      6402      6391      6422      5597      6383      6352      6363 
dram[10]:      7127      6372      6416      6371      6445      6361      6348      6366      6375      6373      6357      6367      6362      6371      6380      6379 
dram[11]:      6359      6372      6364      6382      6349      6343      6343      6347      6432      6348      5806      6461      6410      6413      6361      6409 
dram[12]:      6410      6418      6398      6356      6367      6381      6371      6372      6357      6370      6387      9249      6359      6355      6408      6390 
dram[13]:      6371      6397      6347      6363      6402      6352      6340      6341      6391      6408      7320      6362      5806      6379      6475      6392 
dram[14]:      6400      6377      6381      6362      6400      6398      6369      6407      6454      7254      6344      6368      6387      6365      6360      6347 
dram[15]:      6351      6344      6357      6418      6361      6365      6389      6353      6350      6399      5597      6373      6356      6358      6353      6359 
average row accesses per activate:
dram[0]:  5.166667  7.375000  5.181818  4.285714  5.000000 10.000000  4.619048 11.750000  3.076923  6.375000  9.000000 13.500000  4.500000 10.500000  5.000000  5.428571 
dram[1]:  4.900000  3.500000  3.733333  4.555555  4.727273  7.000000  3.000000  4.100000  3.333333  3.500000  9.500000 10.000000  8.750000  5.000000  3.125000  3.111111 
dram[2]:  8.250000  4.285714  4.909091  3.692308  6.285714  5.500000  3.916667  6.111111  5.125000  4.833333 12.000000  8.750000  6.600000  3.714286  5.000000  3.384615 
dram[3]:  3.833333  7.333333  4.900000  4.363636  3.833333  4.250000  2.840000  5.500000  4.625000 12.000000  7.250000 11.500000  6.250000  4.300000  4.500000  4.375000 
dram[4]:  4.142857  4.000000  4.571429  4.888889  4.166667  6.666667  3.583333  4.500000  6.750000  3.300000  5.500000  6.750000  3.272727  7.000000  5.416667  3.857143 
dram[5]:  3.900000  3.300000  3.125000  4.333333  4.882353  5.600000  3.636364  8.875000  2.705882  2.333333 10.500000 16.000000  3.571429  9.000000  3.166667  6.000000 
dram[6]:  7.800000  4.750000  6.833333  3.500000  3.416667  3.666667  5.571429  3.538461 14.500000  4.230769  5.166667 10.500000  7.250000  9.333333  3.285714  4.428571 
dram[7]:  4.888889  4.400000  4.600000  5.250000  4.222222  5.700000  3.434783  3.250000  3.666667  3.437500  3.250000 36.000000  6.166667  5.833333  2.636364  4.333333 
dram[8]:  4.100000  6.125000  4.800000  3.000000  2.833333  4.545455  3.200000  4.062500  6.000000  3.125000 11.250000  5.500000  3.142857  7.333333  4.833333  2.583333 
dram[9]:  3.125000  3.400000  4.428571  4.111111  4.583333  4.300000  3.785714  5.285714  2.250000  6.285714 19.500000 13.500000  4.000000  8.000000  4.200000  3.285714 
dram[10]:  4.142857  3.111111  2.400000  4.625000  5.375000  3.312500  4.083333  7.500000  3.125000  4.000000  5.333333  5.750000  4.500000  5.750000  4.400000  2.750000 
dram[11]:  5.500000  4.300000  4.230769  5.750000  5.500000  5.444445  4.307693  3.733333  3.857143  3.363636  5.200000 10.000000  5.750000 10.000000  3.833333  3.500000 
dram[12]:  2.928571  4.200000  3.166667  3.875000  3.400000 21.000000  3.571429  5.100000  5.125000  3.800000 12.000000  8.000000  3.000000  6.166667  6.833333  7.500000 
dram[13]:  4.727273  3.636364  2.500000  4.444445  3.500000  3.666667  7.333333  3.882353  3.750000  5.500000 11.000000  3.400000  5.400000  3.818182  3.000000  5.250000 
dram[14]:  3.571429  3.727273  5.100000  2.818182  3.416667  4.100000  6.666667  6.250000  3.200000  6.000000  6.750000  4.285714  9.750000  4.500000  3.428571  5.857143 
dram[15]:  6.250000  4.142857  4.857143  2.416667  7.142857  4.071429  3.769231  4.909091  8.750000  4.416667  5.833333  8.400000  3.250000  2.416667  5.181818  2.928571 
average row locality = 10226/2255 = 4.534811
number of bytes read:
dram[0]:       992      1888      1824       960      1760      1280      3104      1504      1280      1632      1152       864       576      1344       960      1216 
dram[1]:      1568      1568      1792      1312      1664      2240      1248      1312       640      1120       608      1280      1120       480      1600       896 
dram[2]:      1056       960      1728      1536      1408      2112      1504      1760      1312      1856       768      1120      1056       832       640      1408 
dram[3]:       736       704      1568      1536      1472      1632      2272      1408      2368      1536       928       736       800      1376      1152      1120 
dram[4]:      1856      1408      1024      1408      1600      1280      1376      2016      1728      2112      1408       864      1152       896      2080       864 
dram[5]:      1248      1056      1600      1248      2656      1792      1280      2272      1472       672       672      1536       800       576       608      1344 
dram[6]:      1248       608      1312      1792      1312      2112      1248      1472      1856      1760       992       672       928       896       736      1984 
dram[7]:      1408      1408      1472      1344      2432      1824      2528      1664      1408      1760       416      1152      1184      1120       928      1248 
dram[8]:      1312      1568      1536       768      1088      1600      1536      2080       768      1600      1440      1056       704       704       928       992 
dram[9]:       800      1088       992      1184      1760      1376      1696      1184      1152      1408      1248       864       640       512      1344       736 
dram[10]:       928       896       384      1184      1376      1696      1568      1440       800      1280      1024       736       864       736      1408       704 
dram[11]:      1760      1376      1760      1472      1760      1568      1792      1792       864      1184       832      1280       736       640       736      1120 
dram[12]:      1312      1344      1216      1984      1632      1344       800      1632      1312       608       768       256      1152      1184      1312       960 
dram[13]:      1664      1280      1280      1280      1568      1408      1408      2112      1440       352       352       544       864      1344       672      1344 
dram[14]:       800      1312      1632      1984      1312      1312      1280       800      1536       576      1728       960      1248       864      1536      1312 
dram[15]:       800       928      1088       928      1600      1824      1568      1728      1120      1696      1120      1344       832       928      1824      1312 
total bytes read: 327232
Bbank skew: 3104/256 = 12.12
chip skew: 23296/17024 = 1.37
number of bytes accessed:
dram[0]:       992      1888      1824       960      1760      1280      3104      1504      1280      1632      1152       864       576      1344       960      1216 
dram[1]:      1568      1568      1792      1312      1664      2240      1248      1312       640      1120       608      1280      1120       480      1600       896 
dram[2]:      1056       960      1728      1536      1408      2112      1504      1760      1312      1856       768      1120      1056       832       640      1408 
dram[3]:       736       704      1568      1536      1472      1632      2272      1408      2368      1536       928       736       800      1376      1152      1120 
dram[4]:      1856      1408      1024      1408      1600      1280      1376      2016      1728      2112      1408       864      1152       896      2080       864 
dram[5]:      1248      1056      1600      1248      2656      1792      1280      2272      1472       672       672      1536       800       576       608      1344 
dram[6]:      1248       608      1312      1792      1312      2112      1248      1472      1856      1760       992       672       928       896       736      1984 
dram[7]:      1408      1408      1472      1344      2432      1824      2528      1664      1408      1760       416      1152      1184      1120       928      1248 
dram[8]:      1312      1568      1536       768      1088      1600      1536      2080       768      1600      1440      1056       704       704       928       992 
dram[9]:       800      1088       992      1184      1760      1376      1696      1184      1152      1408      1248       864       640       512      1344       736 
dram[10]:       928       896       384      1184      1376      1696      1568      1440       800      1280      1024       736       864       736      1408       704 
dram[11]:      1760      1376      1760      1472      1760      1568      1792      1792       864      1184       832      1280       736       640       736      1120 
dram[12]:      1312      1344      1216      1984      1632      1344       800      1632      1312       608       768       256      1152      1184      1312       960 
dram[13]:      1664      1280      1280      1280      1568      1408      1408      2112      1440       352       352       544       864      1344       672      1344 
dram[14]:       800      1312      1632      1984      1312      1312      1280       800      1536       576      1728       960      1248       864      1536      1312 
dram[15]:       800       928      1088       928      1600      1824      1568      1728      1120      1696      1120      1344       832       928      1824      1312 
total dram bytes accesed = 327232
bank skew: 3104/256 = 12.12
chip skew: 23296/17024 = 1.37
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         37        29        41        39        41        38        30        35        34        35        33        45        46        34        41        45
dram[1]:         36        36        38        43        33        32        37        36        57        37        53        34        34        84        37        46
dram[2]:         48        35        34        30        41        36        39        40        38        31        56        44        42        45        47        38
dram[3]:         40        60        37        35        37        37        34        43        31        34        37        57        59        42        47        35
dram[4]:         39        36        42        41        32        35        36        29        34        32        37        39        53        54        37        52
dram[5]:         45        44        32        40        32        40        41        34        36        50        49        38        40        61        57        43
dram[6]:         38        51        36        31        38        34        43        35        30        36        48        58        48        51        42        35
dram[7]:         36        38        31        38        34        34        28        39        37        29        64        36        40        40        43        45
dram[8]:         33        40        36        54        41        35        37        33        61        33        43        36        57        46        50        51
dram[9]:         52        49        46        38        32        39        34        38        42        38        39        48        73        54        38        47
dram[10]:         39        43        37        34        35        33        34        35        36        34        49        46        54        56        37        47
dram[11]:         36        31        32        37        31        29        33        38        32        46        52        38        61        47        49        37
dram[12]:         36        34        36        31        37        35        60        35        44        60        37       110        44        46        39        42
dram[13]:         39        41        42        37        34        34        44        33        35       107        61        57        53        42        49        35
dram[14]:         51        43        38        36        35        38        39        54        37        38        36        40        35        47        38        34
dram[15]:         39        49        38        41        37        37        34        36        41        36        45        35        59        43        37        40
maximum mf latency per bank:
dram[0]:        623       615       658       607       604       647       606       650       584       630       632       517       613       613       620       643
dram[1]:        657       680       668       658       594       675       608       652       554       635       591       615       668       610       675       634
dram[2]:        615       599       656       633       646       645       658       649       600       599       637       584       631       648       619       627
dram[3]:        623       559       672       677       630       612       676       658       655       639       563       565       642       674       620       656
dram[4]:        663       646       650       701       685       676       684       687       634       653       630       634       656       652       697       681
dram[5]:        643       635       633       588       659       609       577       604       557       581       535       579       653       608       529       644
dram[6]:        624       553       594       647       633       621       643       657       586       614       627       539       630       639       638       669
dram[7]:        603       646       640       620       639       582       624       628       568       623       577       635       630       644       627       565
dram[8]:        605       599       633       526       596       586       597       628       581       542       546       626       631       636       628       636
dram[9]:        587       619       597       611       616       644       630       644       623       585       573       615       624       556       590       624
dram[10]:        543       612       636       623       596       613       608       636       580       585       607       601       539       624       616       615
dram[11]:        646       598       653       623       597       607       641       635       568       585       543       612       612       615       631       625
dram[12]:        628       630       644       657       639       642       603       595       564       544       577       509       628       647       644       597
dram[13]:        609       610       643       595       589       612       624       666       602       619       530       626       589       619       608       561
dram[14]:        622       636       648       647       634       634       611       604       631       520       572       576       629       619       623       625
dram[15]:        578       600       610       578       570       618       641       615       620       589       540       540       618       643       635       637
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46602 n_act=120 n_pre=104 n_ref_event=0 n_req=698 n_rd=698 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05876
n_activity=7761 dram_eff=0.3597
bk0: 31a 47015i bk1: 59a 46692i bk2: 57a 46374i bk3: 30a 46921i bk4: 55a 46668i bk5: 40a 47063i bk6: 97a 45794i bk7: 47a 46794i bk8: 40a 46668i bk9: 51a 46846i bk10: 36a 47099i bk11: 27a 47356i bk12: 18a 47040i bk13: 42a 46960i bk14: 30a 47064i bk15: 38a 46829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828080
Row_Buffer_Locality_read = 0.828080
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.399917
Bank_Level_Parallism_Col = 2.326374
Bank_Level_Parallism_Ready = 1.827389
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.718407 

BW Util details:
bwutil = 0.058763 
total_CMD = 47513 
util_bw = 2792 
Wasted_Col = 1571 
Wasted_Row = 990 
Idle = 42160 

BW Util Bottlenecks: 
RCDc_limit = 1478 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 349 
rwq = 0 
CCDLc_limit_alone = 349 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46602 
Read = 698 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 698 
total_req = 698 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 698 
Row_Bus_Util =  0.004714 
CoL_Bus_Util = 0.014691 
Either_Row_CoL_Bus_Util = 0.019174 
Issued_on_Two_Bus_Simul_Util = 0.000232 
issued_two_Eff = 0.012075 
queue_avg = 0.272852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.272852
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46611 n_act=146 n_pre=130 n_ref_event=0 n_req=639 n_rd=639 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0538
n_activity=8203 dram_eff=0.3116
bk0: 49a 46583i bk1: 49a 46404i bk2: 56a 46175i bk3: 41a 46493i bk4: 52a 46497i bk5: 70a 46324i bk6: 39a 46521i bk7: 41a 46538i bk8: 20a 47093i bk9: 35a 46754i bk10: 19a 47366i bk11: 40a 47167i bk12: 35a 46881i bk13: 15a 47078i bk14: 50a 46073i bk15: 28a 46828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771518
Row_Buffer_Locality_read = 0.771518
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.581069
Bank_Level_Parallism_Col = 2.373513
Bank_Level_Parallism_Ready = 1.989197
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.703570 

BW Util details:
bwutil = 0.053796 
total_CMD = 47513 
util_bw = 2556 
Wasted_Col = 1955 
Wasted_Row = 1339 
Idle = 41663 

BW Util Bottlenecks: 
RCDc_limit = 1949 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 381 
rwq = 0 
CCDLc_limit_alone = 381 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46611 
Read = 639 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 130 
n_ref = 0 
n_req = 639 
total_req = 639 

Dual Bus Interface Util: 
issued_total_row = 276 
issued_total_col = 639 
Row_Bus_Util =  0.005809 
CoL_Bus_Util = 0.013449 
Either_Row_CoL_Bus_Util = 0.018984 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.014412 
queue_avg = 0.527666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.527666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46626 n_act=130 n_pre=114 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0554
n_activity=7969 dram_eff=0.3303
bk0: 33a 47084i bk1: 30a 46863i bk2: 54a 46397i bk3: 48a 46377i bk4: 44a 46572i bk5: 66a 46152i bk6: 47a 46424i bk7: 55a 46471i bk8: 41a 46682i bk9: 58a 46430i bk10: 24a 47228i bk11: 35a 47153i bk12: 33a 47052i bk13: 26a 46767i bk14: 20a 47285i bk15: 44a 46518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802432
Row_Buffer_Locality_read = 0.802432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.639010
Bank_Level_Parallism_Col = 2.585199
Bank_Level_Parallism_Ready = 2.154078
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.717368 

BW Util details:
bwutil = 0.055395 
total_CMD = 47513 
util_bw = 2632 
Wasted_Col = 1754 
Wasted_Row = 1201 
Idle = 41926 

BW Util Bottlenecks: 
RCDc_limit = 1707 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46626 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 658 
Row_Bus_Util =  0.005135 
CoL_Bus_Util = 0.013849 
Either_Row_CoL_Bus_Util = 0.018669 
Issued_on_Two_Bus_Simul_Util = 0.000316 
issued_two_Eff = 0.016911 
queue_avg = 0.348557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.348557
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46588 n_act=143 n_pre=127 n_ref_event=0 n_req=667 n_rd=667 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05615
n_activity=8253 dram_eff=0.3233
bk0: 23a 46939i bk1: 22a 47349i bk2: 49a 46632i bk3: 48a 46416i bk4: 46a 46554i bk5: 51a 46465i bk6: 71a 45796i bk7: 44a 46766i bk8: 74a 46111i bk9: 48a 47098i bk10: 29a 47159i bk11: 23a 47389i bk12: 25a 46966i bk13: 43a 46468i bk14: 36a 46725i bk15: 35a 46611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785607
Row_Buffer_Locality_read = 0.785607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.461240
Bank_Level_Parallism_Col = 2.338755
Bank_Level_Parallism_Ready = 1.943452
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642138 

BW Util details:
bwutil = 0.056153 
total_CMD = 47513 
util_bw = 2668 
Wasted_Col = 1918 
Wasted_Row = 1341 
Idle = 41586 

BW Util Bottlenecks: 
RCDc_limit = 1945 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46588 
Read = 667 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 143 
n_pre = 127 
n_ref = 0 
n_req = 667 
total_req = 667 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 667 
Row_Bus_Util =  0.005683 
CoL_Bus_Util = 0.014038 
Either_Row_CoL_Bus_Util = 0.019468 
Issued_on_Two_Bus_Simul_Util = 0.000253 
issued_two_Eff = 0.012973 
queue_avg = 0.339612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.339612
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46502 n_act=159 n_pre=143 n_ref_event=0 n_req=721 n_rd=721 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0607
n_activity=8531 dram_eff=0.3381
bk0: 58a 46065i bk1: 44a 46285i bk2: 32a 46833i bk3: 44a 46397i bk4: 50a 46216i bk5: 40a 46659i bk6: 43a 46344i bk7: 63a 46413i bk8: 54a 46595i bk9: 66a 45914i bk10: 44a 46682i bk11: 27a 47141i bk12: 36a 46397i bk13: 28a 46882i bk14: 65a 45958i bk15: 27a 46538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779473
Row_Buffer_Locality_read = 0.779473
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.088485
Bank_Level_Parallism_Col = 2.971251
Bank_Level_Parallism_Ready = 2.536351
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.838764 

BW Util details:
bwutil = 0.060699 
total_CMD = 47513 
util_bw = 2884 
Wasted_Col = 1945 
Wasted_Row = 1321 
Idle = 41363 

BW Util Bottlenecks: 
RCDc_limit = 2072 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 323 
rwq = 0 
CCDLc_limit_alone = 323 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46502 
Read = 721 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 721 
total_req = 721 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 721 
Row_Bus_Util =  0.006356 
CoL_Bus_Util = 0.015175 
Either_Row_CoL_Bus_Util = 0.021278 
Issued_on_Two_Bus_Simul_Util = 0.000253 
issued_two_Eff = 0.011869 
queue_avg = 0.688654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.688654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46605 n_act=144 n_pre=128 n_ref_event=0 n_req=651 n_rd=651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05481
n_activity=8486 dram_eff=0.3069
bk0: 39a 46749i bk1: 33a 46814i bk2: 50a 46399i bk3: 39a 46959i bk4: 83a 46116i bk5: 56a 46784i bk6: 40a 46757i bk7: 71a 46681i bk8: 46a 46438i bk9: 21a 46922i bk10: 21a 47390i bk11: 48a 47089i bk12: 25a 46915i bk13: 18a 47322i bk14: 19a 47196i bk15: 42a 46778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778802
Row_Buffer_Locality_read = 0.778802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.146561
Bank_Level_Parallism_Col = 1.936649
Bank_Level_Parallism_Ready = 1.503049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.601047 

BW Util details:
bwutil = 0.054806 
total_CMD = 47513 
util_bw = 2604 
Wasted_Col = 1939 
Wasted_Row = 1304 
Idle = 41666 

BW Util Bottlenecks: 
RCDc_limit = 1961 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 368 
rwq = 0 
CCDLc_limit_alone = 368 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46605 
Read = 651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 651 
total_req = 651 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 651 
Row_Bus_Util =  0.005725 
CoL_Bus_Util = 0.013702 
Either_Row_CoL_Bus_Util = 0.019111 
Issued_on_Two_Bus_Simul_Util = 0.000316 
issued_two_Eff = 0.016520 
queue_avg = 0.235051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.235051
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46620 n_act=134 n_pre=118 n_ref_event=0 n_req=654 n_rd=654 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05506
n_activity=7907 dram_eff=0.3308
bk0: 39a 47138i bk1: 19a 47271i bk2: 41a 47007i bk3: 56a 46156i bk4: 41a 46722i bk5: 66a 46125i bk6: 39a 46857i bk7: 46a 46332i bk8: 58a 47015i bk9: 55a 46399i bk10: 31a 47070i bk11: 21a 47365i bk12: 29a 47175i bk13: 28a 47126i bk14: 23a 47065i bk15: 62a 46334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795107
Row_Buffer_Locality_read = 0.795107
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.274314
Bank_Level_Parallism_Col = 2.098595
Bank_Level_Parallism_Ready = 1.659125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583620 

BW Util details:
bwutil = 0.055059 
total_CMD = 47513 
util_bw = 2616 
Wasted_Col = 1835 
Wasted_Row = 1108 
Idle = 41954 

BW Util Bottlenecks: 
RCDc_limit = 1806 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 403 
rwq = 0 
CCDLc_limit_alone = 403 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46620 
Read = 654 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 654 
total_req = 654 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 654 
Row_Bus_Util =  0.005304 
CoL_Bus_Util = 0.013765 
Either_Row_CoL_Bus_Util = 0.018795 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.014558 
queue_avg = 0.337508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.337508
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46476 n_act=169 n_pre=153 n_ref_event=0 n_req=728 n_rd=728 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06129
n_activity=8733 dram_eff=0.3334
bk0: 44a 46806i bk1: 44a 46677i bk2: 46a 46743i bk3: 42a 46777i bk4: 76a 45901i bk5: 57a 46798i bk6: 79a 46003i bk7: 52a 46400i bk8: 44a 46511i bk9: 55a 46345i bk10: 13a 47202i bk11: 36a 47300i bk12: 37a 46900i bk13: 35a 46983i bk14: 29a 46705i bk15: 39a 46893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767857
Row_Buffer_Locality_read = 0.767857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.296880
Bank_Level_Parallism_Col = 2.098188
Bank_Level_Parallism_Ready = 1.655782
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.616655 

BW Util details:
bwutil = 0.061288 
total_CMD = 47513 
util_bw = 2912 
Wasted_Col = 2155 
Wasted_Row = 1413 
Idle = 41033 

BW Util Bottlenecks: 
RCDc_limit = 2254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46476 
Read = 728 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 169 
n_pre = 153 
n_ref = 0 
n_req = 728 
total_req = 728 

Dual Bus Interface Util: 
issued_total_row = 322 
issued_total_col = 728 
Row_Bus_Util =  0.006777 
CoL_Bus_Util = 0.015322 
Either_Row_CoL_Bus_Util = 0.021826 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.012536 
queue_avg = 0.315009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.315009
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46627 n_act=148 n_pre=132 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05178
n_activity=8159 dram_eff=0.3015
bk0: 41a 46811i bk1: 49a 46838i bk2: 48a 46676i bk3: 24a 47104i bk4: 34a 46732i bk5: 50a 46706i bk6: 48a 46419i bk7: 65a 46418i bk8: 24a 47130i bk9: 50a 46519i bk10: 45a 47151i bk11: 33a 47016i bk12: 22a 46892i bk13: 22a 47321i bk14: 29a 46999i bk15: 31a 46654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759350
Row_Buffer_Locality_read = 0.759350
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.251642
Bank_Level_Parallism_Col = 1.897299
Bank_Level_Parallism_Ready = 1.505654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518320 

BW Util details:
bwutil = 0.051775 
total_CMD = 47513 
util_bw = 2460 
Wasted_Col = 2018 
Wasted_Row = 1093 
Idle = 41942 

BW Util Bottlenecks: 
RCDc_limit = 2086 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46627 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 148 
n_pre = 132 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 280 
issued_total_col = 615 
Row_Bus_Util =  0.005893 
CoL_Bus_Util = 0.012944 
Either_Row_CoL_Bus_Util = 0.018648 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.010158 
queue_avg = 0.207312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.207312
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46720 n_act=128 n_pre=112 n_ref_event=0 n_req=562 n_rd=562 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04731
n_activity=7527 dram_eff=0.2987
bk0: 25a 46961i bk1: 34a 46729i bk2: 31a 46837i bk3: 37a 46896i bk4: 55a 46663i bk5: 43a 46735i bk6: 53a 46438i bk7: 37a 47005i bk8: 36a 46528i bk9: 44a 47036i bk10: 39a 47195i bk11: 27a 47387i bk12: 20a 47034i bk13: 16a 47332i bk14: 42a 46743i bk15: 23a 46981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772242
Row_Buffer_Locality_read = 0.772242
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.166702
Bank_Level_Parallism_Col = 1.979400
Bank_Level_Parallism_Ready = 1.539683
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515904 

BW Util details:
bwutil = 0.047313 
total_CMD = 47513 
util_bw = 2248 
Wasted_Col = 1729 
Wasted_Row = 1181 
Idle = 42355 

BW Util Bottlenecks: 
RCDc_limit = 1715 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 324 
rwq = 0 
CCDLc_limit_alone = 324 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46720 
Read = 562 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 562 
total_req = 562 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 562 
Row_Bus_Util =  0.005051 
CoL_Bus_Util = 0.011828 
Either_Row_CoL_Bus_Util = 0.016690 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.011349 
queue_avg = 0.217667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.217667
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46751 n_act=127 n_pre=111 n_ref_event=0 n_req=532 n_rd=532 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04479
n_activity=7791 dram_eff=0.2731
bk0: 29a 47089i bk1: 28a 46824i bk2: 12a 47191i bk3: 37a 46922i bk4: 43a 47042i bk5: 53a 46380i bk6: 49a 46578i bk7: 45a 46859i bk8: 25a 47045i bk9: 40a 46900i bk10: 32a 47047i bk11: 23a 47251i bk12: 27a 47125i bk13: 23a 47179i bk14: 44a 46731i bk15: 22a 46802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761278
Row_Buffer_Locality_read = 0.761278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.886763
Bank_Level_Parallism_Col = 1.765928
Bank_Level_Parallism_Ready = 1.493458
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429694 

BW Util details:
bwutil = 0.044788 
total_CMD = 47513 
util_bw = 2128 
Wasted_Col = 2066 
Wasted_Row = 1367 
Idle = 41952 

BW Util Bottlenecks: 
RCDc_limit = 2058 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 319 
rwq = 0 
CCDLc_limit_alone = 319 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46751 
Read = 532 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 532 
total_req = 532 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 532 
Row_Bus_Util =  0.005009 
CoL_Bus_Util = 0.011197 
Either_Row_CoL_Bus_Util = 0.016038 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.010499 
queue_avg = 0.199966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.199966
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46623 n_act=137 n_pre=121 n_ref_event=0 n_req=646 n_rd=646 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05439
n_activity=7966 dram_eff=0.3244
bk0: 55a 46558i bk1: 43a 46748i bk2: 55a 46506i bk3: 46a 46806i bk4: 55a 46598i bk5: 49a 46835i bk6: 56a 46471i bk7: 56a 46180i bk8: 27a 47007i bk9: 37a 46735i bk10: 26a 47195i bk11: 40a 47243i bk12: 23a 47126i bk13: 20a 47348i bk14: 23a 47033i bk15: 35a 46915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787926
Row_Buffer_Locality_read = 0.787926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.281356
Bank_Level_Parallism_Col = 2.042593
Bank_Level_Parallism_Ready = 1.624233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615591 

BW Util details:
bwutil = 0.054385 
total_CMD = 47513 
util_bw = 2584 
Wasted_Col = 1815 
Wasted_Row = 1083 
Idle = 42031 

BW Util Bottlenecks: 
RCDc_limit = 1764 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46623 
Read = 646 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 646 
total_req = 646 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 646 
Row_Bus_Util =  0.005430 
CoL_Bus_Util = 0.013596 
Either_Row_CoL_Bus_Util = 0.018732 
Issued_on_Two_Bus_Simul_Util = 0.000295 
issued_two_Eff = 0.015730 
queue_avg = 0.296340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.29634
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46692 n_act=130 n_pre=114 n_ref_event=0 n_req=588 n_rd=588 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0495
n_activity=8039 dram_eff=0.2926
bk0: 41a 46470i bk1: 42a 46822i bk2: 38a 46538i bk3: 62a 46230i bk4: 51a 46380i bk5: 42a 46984i bk6: 25a 46880i bk7: 51a 46622i bk8: 41a 46993i bk9: 19a 47210i bk10: 24a 47401i bk11: 8a 47474i bk12: 36a 46656i bk13: 37a 46764i bk14: 41a 46808i bk15: 30a 47046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778912
Row_Buffer_Locality_read = 0.778912
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.293253
Bank_Level_Parallism_Col = 2.280892
Bank_Level_Parallism_Ready = 1.932203
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.643021 

BW Util details:
bwutil = 0.049502 
total_CMD = 47513 
util_bw = 2352 
Wasted_Col = 1868 
Wasted_Row = 1254 
Idle = 42039 

BW Util Bottlenecks: 
RCDc_limit = 1834 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46692 
Read = 588 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 588 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 588 
Row_Bus_Util =  0.005135 
CoL_Bus_Util = 0.012376 
Either_Row_CoL_Bus_Util = 0.017279 
Issued_on_Two_Bus_Simul_Util = 0.000232 
issued_two_Eff = 0.013398 
queue_avg = 0.266727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.266727
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46653 n_act=147 n_pre=131 n_ref_event=0 n_req=591 n_rd=591 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04975
n_activity=7734 dram_eff=0.3057
bk0: 52a 46687i bk1: 40a 46791i bk2: 40a 46492i bk3: 40a 46770i bk4: 49a 46370i bk5: 44a 46566i bk6: 44a 47128i bk7: 66a 46186i bk8: 45a 46612i bk9: 11a 47360i bk10: 11a 47460i bk11: 17a 47144i bk12: 27a 47072i bk13: 42a 46756i bk14: 21a 47173i bk15: 42a 46917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751269
Row_Buffer_Locality_read = 0.751269
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.168380
Bank_Level_Parallism_Col = 1.786881
Bank_Level_Parallism_Ready = 1.395659
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441781 

BW Util details:
bwutil = 0.049755 
total_CMD = 47513 
util_bw = 2364 
Wasted_Col = 2059 
Wasted_Row = 1138 
Idle = 41952 

BW Util Bottlenecks: 
RCDc_limit = 2127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 429 
rwq = 0 
CCDLc_limit_alone = 429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46653 
Read = 591 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 591 
total_req = 591 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 591 
Row_Bus_Util =  0.005851 
CoL_Bus_Util = 0.012439 
Either_Row_CoL_Bus_Util = 0.018100 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.010465 
queue_avg = 0.196578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.196578
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46614 n_act=146 n_pre=130 n_ref_event=0 n_req=631 n_rd=631 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05312
n_activity=7625 dram_eff=0.331
bk0: 25a 46904i bk1: 41a 46786i bk2: 51a 46629i bk3: 62a 45949i bk4: 41a 46650i bk5: 41a 46720i bk6: 40a 46894i bk7: 25a 47163i bk8: 48a 46525i bk9: 18a 47303i bk10: 54a 46891i bk11: 30a 46937i bk12: 39a 47082i bk13: 27a 47016i bk14: 48a 46497i bk15: 41a 46733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768621
Row_Buffer_Locality_read = 0.768621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.330172
Bank_Level_Parallism_Col = 2.002387
Bank_Level_Parallism_Ready = 1.553125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.573588 

BW Util details:
bwutil = 0.053122 
total_CMD = 47513 
util_bw = 2524 
Wasted_Col = 1838 
Wasted_Row = 1205 
Idle = 41946 

BW Util Bottlenecks: 
RCDc_limit = 1926 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 428 
rwq = 0 
CCDLc_limit_alone = 428 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46614 
Read = 631 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 130 
n_ref = 0 
n_req = 631 
total_req = 631 

Dual Bus Interface Util: 
issued_total_row = 276 
issued_total_col = 631 
Row_Bus_Util =  0.005809 
CoL_Bus_Util = 0.013281 
Either_Row_CoL_Bus_Util = 0.018921 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.008899 
queue_avg = 0.247553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.247553
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47513 n_nop=46603 n_act=147 n_pre=131 n_ref_event=0 n_req=645 n_rd=645 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0543
n_activity=7971 dram_eff=0.3237
bk0: 25a 47211i bk1: 29a 47060i bk2: 34a 47025i bk3: 29a 46813i bk4: 50a 46903i bk5: 57a 46504i bk6: 49a 46628i bk7: 54a 46660i bk8: 35a 47137i bk9: 53a 46647i bk10: 35a 47164i bk11: 42a 47153i bk12: 26a 46791i bk13: 29a 46654i bk14: 57a 46663i bk15: 41a 46541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772093
Row_Buffer_Locality_read = 0.772093
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.205442
Bank_Level_Parallism_Col = 1.801202
Bank_Level_Parallism_Ready = 1.314504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.561169 

BW Util details:
bwutil = 0.054301 
total_CMD = 47513 
util_bw = 2580 
Wasted_Col = 1814 
Wasted_Row = 1167 
Idle = 41952 

BW Util Bottlenecks: 
RCDc_limit = 1880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47513 
n_nop = 46603 
Read = 645 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 645 
total_req = 645 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 645 
Row_Bus_Util =  0.005851 
CoL_Bus_Util = 0.013575 
Either_Row_CoL_Bus_Util = 0.019153 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.014286 
queue_avg = 0.185802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.185802

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1284, Miss = 869, Miss_rate = 0.677, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[1]: Access = 1207, Miss = 804, Miss_rate = 0.666, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[2]: Access = 1175, Miss = 843, Miss_rate = 0.717, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[3]: Access = 1265, Miss = 850, Miss_rate = 0.672, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[4]: Access = 1172, Miss = 808, Miss_rate = 0.689, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[5]: Access = 1343, Miss = 900, Miss_rate = 0.670, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[6]: Access = 1434, Miss = 998, Miss_rate = 0.696, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[7]: Access = 1132, Miss = 756, Miss_rate = 0.668, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[8]: Access = 1362, Miss = 937, Miss_rate = 0.688, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[9]: Access = 1261, Miss = 869, Miss_rate = 0.689, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[10]: Access = 1265, Miss = 880, Miss_rate = 0.696, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[11]: Access = 1313, Miss = 908, Miss_rate = 0.692, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[12]: Access = 1251, Miss = 844, Miss_rate = 0.675, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[13]: Access = 1220, Miss = 827, Miss_rate = 0.678, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[14]: Access = 1301, Miss = 871, Miss_rate = 0.669, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[15]: Access = 1274, Miss = 860, Miss_rate = 0.675, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[16]: Access = 1312, Miss = 932, Miss_rate = 0.710, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[17]: Access = 1194, Miss = 816, Miss_rate = 0.683, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[18]: Access = 1135, Miss = 797, Miss_rate = 0.702, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[19]: Access = 1227, Miss = 832, Miss_rate = 0.678, Pending_hits = 34, Reservation_fails = 254
L2_cache_bank[20]: Access = 983, Miss = 704, Miss_rate = 0.716, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 1106, Miss = 764, Miss_rate = 0.691, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[22]: Access = 1128, Miss = 747, Miss_rate = 0.662, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[23]: Access = 1222, Miss = 829, Miss_rate = 0.678, Pending_hits = 40, Reservation_fails = 259
L2_cache_bank[24]: Access = 1182, Miss = 834, Miss_rate = 0.706, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[25]: Access = 1186, Miss = 830, Miss_rate = 0.700, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[26]: Access = 1208, Miss = 820, Miss_rate = 0.679, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[27]: Access = 1201, Miss = 797, Miss_rate = 0.664, Pending_hits = 34, Reservation_fails = 254
L2_cache_bank[28]: Access = 1272, Miss = 872, Miss_rate = 0.686, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[29]: Access = 1174, Miss = 804, Miss_rate = 0.685, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[30]: Access = 1305, Miss = 903, Miss_rate = 0.692, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[31]: Access = 1201, Miss = 805, Miss_rate = 0.670, Pending_hits = 37, Reservation_fails = 259
L2_total_cache_accesses = 39295
L2_total_cache_misses = 26910
L2_total_cache_miss_rate = 0.6848
L2_total_cache_pending_hits = 1287
L2_total_cache_reservation_fails = 1026
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1287
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1287
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20476
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1026
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=39295
icnt_total_pkts_simt_to_mem=39295
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39295
Req_Network_cycles = 10731
Req_Network_injected_packets_per_cycle =       3.6618 
Req_Network_conflicts_per_cycle =       2.4814
Req_Network_conflicts_per_cycle_util =       6.5425
Req_Bank_Level_Parallism =       9.6548
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9510
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1144

Reply_Network_injected_packets_num = 39295
Reply_Network_cycles = 10731
Reply_Network_injected_packets_per_cycle =        3.6618
Reply_Network_conflicts_per_cycle =        0.8552
Reply_Network_conflicts_per_cycle_util =       2.3122
Reply_Bank_Level_Parallism =       9.9005
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0796
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 1904170 (inst/sec)
gpgpu_simulation_rate = 3577 (cycle/sec)
gpgpu_silicon_slowdown = 316466x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

