# This is a Makefile for compiling a C program with multiple source files

# Variable declarations for compiler and flags
CC = gcc
CFLAGS = -Wall -g

# Variable declarations for all source files and object files
SRCS = main.c utils.c data_structures.c
OBJS = $(SRCS:.c=.o)

# Default target for the Makefile
all: program

# Target for compiling the program
program: $(OBJS)
	$(CC) $(CFLAGS) -o program $(OBJS)

# Target for compiling each source file into an object file
.c.o:
	$(CC) $(CFLAGS) -c $< -o $@

# Clean target for removing all object files and the executable
clean:
	rm -f program $(OBJS)