INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fede/square/square.sim/sim_1/impl/timing/xsim/square_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module square
INFO: [VRFC 10-311] analyzing module glbl
