5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -o slist3.1.cdd -v slist3.1.v
3 0 main main slist3.1.v 1 22
2 1 6 20005 3 3d 2600a 0 0 1 0 2 foo
2 2 0 0 1 1 8 0 0 d
2 3 0 0 0 2a 20000 0 0 1 0 2
2 4 0 0 1 29 20008 2 3 1 0 2
2 5 0 0 2 1 c 0 0 b
2 6 0 0 0 2a 20000 0 0 1 0 102
2 7 0 0 2 29 20008 5 6 1 0 2
2 8 0 0 2 2b 20008 4 7 1 0 2
2 9 5 70008 6 45 2100a 8 0 1 0 2
1 a 0 3 30004 1 16 102
1 b 0 3 30007 1 0 102
1 c 0 3 3000a 1 16 2
1 d 0 3 3000d 1 0 2
4 1 9 0
4 9 1 0
3 1 main.foo main.foo slist3.1.v 6 9
2 10 7 40008 2 3e 31002 0 0 1 0 2 13
2 11 7 80008 2 1 c 0 0 b
2 12 7 40004 0 1 400 0 0 a
2 13 7 40008 2 37 1100e 11 12
2 14 8 40008 2 3e 20002 0 0 1 0 2 17
2 15 8 80008 1 1 8 0 0 d
2 16 8 40004 0 1 400 0 0 c
2 17 8 40008 2 37 1100a 15 16
2 18 7 40009 4 3f 20002 0 0 1 0 2
4 13 0 0
4 17 0 0
4 18 0 0
4 14 18 18
4 10 14 14
