Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 29 02:05:13 2021
| Host         : ece1373-2021-dev-1 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1926 |
| Unused register locations in slices containing registers |  4876 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |          134 |
|      2 |           56 |
|      3 |           46 |
|      4 |          182 |
|      5 |          102 |
|      6 |          103 |
|      7 |           37 |
|      8 |           95 |
|      9 |           49 |
|     10 |           53 |
|     11 |           14 |
|     12 |           41 |
|     13 |           16 |
|     14 |           17 |
|     15 |           20 |
|    16+ |          961 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6327 |         1640 |
| No           | No                    | Yes                    |             384 |           94 |
| No           | Yes                   | No                     |            4646 |         1451 |
| Yes          | No                    | No                     |           18209 |        12204 |
| Yes          | No                    | Yes                    |              97 |           24 |
| Yes          | Yes                   | No                     |           25757 |        10298 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                           Clock Signal                                          |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                            |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                             |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                   |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                      |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                         |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                                             |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                                           |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                            |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                             |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                              |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                             |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                                           |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                                                             |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                      |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                            |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                   |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                   |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                             |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                   |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                             |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                |                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                             |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                   |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                             |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                   |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Read_Req                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                     | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/E[0]                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                     | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                     | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__2_n_0                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                              |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                              |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/CAPTURE2_out                                                                                                                                                                                   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                            |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                             |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                   |                1 |              1 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__19_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/IFG_COUNT[5]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__23_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                      |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__21_n_0                                                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__3_n_0                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                         |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__13_n_0                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__8_n_0                                                                                                                                |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                           | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__17_n_0                                                                                                                                  |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                      |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__20_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__18_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__11_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_i_1__1_n_0                                                                                                                                                    |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__7_n_0                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__22_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__10_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__14_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__16_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__12_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                    |                1 |              2 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                     | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__9_n_0                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__4_n_0                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__6_n_0                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__15_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i               |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                           |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                  |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                                                    |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                           |                2 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[2]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                                             |                2 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                 |                1 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                       |                1 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                3 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__50_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                1 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                             |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Read_Req                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                1 |              3 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                         |                3 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[3]                                                                                                                                        |                                                                                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[1]                                                                                                                                        |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[2]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__11_0                                                                                                                                           | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[1]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__10_0[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0                                                                                                                                            | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__27_0                                                                                                                                           | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                                             |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                           | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[7]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                                                                            | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                 |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                       | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                                 | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]                                                                                                                                            |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RX_DV_REG1_reg_0                                                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_reset_reg                                                                                                                                                     |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[6]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                 |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[3]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                 |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[2]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                 |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[3]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[4]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                 |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[5]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                 |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[2]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[7]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[4]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[5]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[6]                                                                                                                                        |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[9]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[8]                                                                                                                                        |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[1]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[1]                                                                                                                                        |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[2]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[3]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[4]                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[1]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]_0                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DATA_INB[0]                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                             |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                    | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                                       |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                    | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                               |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                              |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_0                                                                                                                                                           | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                4 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                         |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                |                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/SR[0]                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                    | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[6]_i_1_n_0                                                                                                                      |                1 |              4 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                                                                                      | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a[6]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg[6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[6].srl_nx1/shift                                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Read_Req                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                           |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                              |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                             |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/areset_r_reg                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                           |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                             |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                              |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                             |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                    |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                              |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                     |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                             |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                 |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                             |                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___14_n_0                                                                                                                                                       |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                     |                1 |              5 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/ClkARst                                                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                             |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_M00_AXIS_inst/count[4]_i_1_n_0                                                                                                                                                                                                      | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_M00_AXIS_inst/p_0_in__0                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                             |                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                              |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                |                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                1 |              5 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[5]_i_1_n_0                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a[5]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                             |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                             |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1_n_0                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                2 |              5 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                1 |              5 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/S_AXI_ARESETN_0                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1_n_0                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                    |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___62_n_0                                                                                                                                                       |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                           |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                        |                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                              |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | design_1_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                     | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                              |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                             |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                              |                                                                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                  |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Using_New_CacheInterface_for_AXI.read_req_done_reg                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl2_out                                                                                                                             | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_i_reg_1[0]                                                                                                                                                  |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                      | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/FSM_onehot_rxd_axistream_current_state_reg[2][0]                                                               | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | design_1_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__8_1[0]                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                              |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                      |                2 |              6 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                 | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_0                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg_0                                                                                                                |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        |                                                                                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                      |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                              |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                              |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                          |                1 |              6 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/DATA_VALID_EARLY_INT_reg_1[0]                                                                                                                                    |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                              |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                              |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                              |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                              |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                          |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                               | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                                 |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                             |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_2_n_0                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                             |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                        |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                       |                2 |              6 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                         |                1 |              6 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/data_count                                                                                                                                                                                   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/SR[0]                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                              |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                              |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                         |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                      |                2 |              6 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              7 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_stats_valid                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                         |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                         |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                     |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                           |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                5 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out                                                                                                                                                      | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                      |                1 |              7 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                                      | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                      |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RX_SM/E[0]                                                                                                                                                                                     | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RX_SM/rx_reset_reg_0                                                                                                                                             |                1 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Using_New_CacheInterface_for_AXI.read_req_done_reg                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt[7]_i_2_n_0                                                                                                                                                    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt0                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                      |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                     |                1 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                            | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                              |                                                                                                                                                                                                                                                           |                7 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0                                                                        | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0                                       |                3 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                5 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                               |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_out                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                                             | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                             |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_2[0]                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                                                                                                    |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                           |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                               |                1 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                             |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                             | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                               |                1 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                        |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                        |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                 |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                        |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                3 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_2_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                                                                      | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                                | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                                                                                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                            |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[8]                                                                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0[0]                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_3_out                                                                                                                          |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              9 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                         |                                                                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                    |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                       |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                              |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_1_out                                                                                                                          |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                              |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                             |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld9_out                                                                                   |                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                  |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                  |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                  |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                           |                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                              |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                             |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/write_pointer[8]_i_1_n_0                                                                                                                                                                |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_M00_AXIS_inst/p_0_in__0                                                                                                                                                                               |                6 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                                           | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                                                                                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean                                                                                                                                                               | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                                    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[6]                                                                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |              9 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                           |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                    |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                             |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                                                 | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                      |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                         |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_sequential_rxs_axistream_current_state_reg[3][0]                                                      | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_onehot_rxd_axistream_current_state_reg[0][0]                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                      |                3 |             10 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                                                | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[0][0]                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                         |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0_n_0                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                     |                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[3][0]                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]       |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[2][0]                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                     |                2 |             10 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[9]_i_1__0_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                2 |             10 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                                                | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                       |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                  |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                                                            |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                   |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_0                                                                                                                                                                                                   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                           |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0                                                                                                                                                                                      | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                  |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                            |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_6_out_0                                                                                                                        |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_5_out                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1[0]                                                            |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0                                              |                2 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                            |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg[0]                                                              |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                            | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                   |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                            |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_sequential_rxs_axistream_current_state_reg[4][0]                                                      | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                4 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                              |                4 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                             |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                           |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                             |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                |                2 |             11 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RX_SM/rx_enable_int_reg_2[0]                                                                                                                                                                   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]                                                                                                                                            |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                     |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                  | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |             12 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0                                                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                     |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                        |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |               12 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                  | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                     | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                       |                5 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                3 |             12 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                                 | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                                                                                                                                | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                       |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                               |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                3 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                             |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                |                6 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                       |                6 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                   |                5 |             13 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                  |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[10]                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                   |                2 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                3 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                        |                3 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                3 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                             |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                            | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                   |                3 |             14 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                   |                5 |             14 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                   |                2 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0   |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                             |                2 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                       |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                      |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                            |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                              |                2 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                              |                3 |             15 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                           |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                          | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                3 |             15 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                            |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                      |                2 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                 |                8 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                            |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                3 |             15 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RX_SM/rx_reset_reg_0                                                                                                                                             |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                                       | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/AXI_STR_RXD_ARESETN_0                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                             |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                           |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m4/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult2_reg_n_0                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                          |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m5/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult2_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                             |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                  |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m9/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m8/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m7/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m3/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult2_reg_n_0                                                                                                                                                                                                |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m2/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult2_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                                |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                    |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                  |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                                |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg_0[0]                                                                                      |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkASignalToggleSyncReg_reg                                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                  |                3 |             16 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/tx/E[0]                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                2 |             16 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                                      | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                                  |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m6/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult2_reg_n_0                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                              |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                                |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                           |                4 |             16 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/GOOD_FRAME_INT_reg[0]                                                                                                                                                            | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                                |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m9/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult2_reg_n_0                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m8/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult2_reg_n_0                                                                                                                                                                                                |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m7/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult2_reg_n_0                                                                                                                                                                                                |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m10/ext_done                                                                                                                                                                                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult2_reg_n_0                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m15/ext_done                                                                                                                                                                                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m16/ext_done                                                                                                                                                                                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m2/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                        | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/mdio_enabled.phy/E[0]                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m1/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult2_reg_n_0                                                                                                                                                                                                |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m3/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                  |                                                                                                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                               |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0                                                                                         |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m12/ext_done                                                                                                                                                                                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m11/ext_done                                                                                                                                                                                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m10/ext_done                                                                                                                                                                                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m1/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m14/ext_done                                                                                                                                                                                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m13/ext_done                                                                                                                                                                                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                           |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_ma_tx_data[15]_i_1_n_0                                                                                                                                                    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                2 |             16 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                                                                                                      |                4 |             16 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                  |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                           |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[9]                                                                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[2]                                                                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m6/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m5/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m4/ext_done                                                                                                                                                                                                                              | design_1_i/NeuralNetHandWritten_0/inst/n1/en_mult1_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                      |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__71_1[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                3 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                            |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                           |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                               | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/SR[0]                                                                                                              |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                            |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/TP_I/E[0]                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[17]_i_1_n_0                                                                                                                                                                                  | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                   |                                                                                                                                                                                                                                                           |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                           |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Using_New_CacheInterface_for_AXI.read_req_done_reg                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                            |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                |                                                                                                                                                                                                                                                           |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                4 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                              |               11 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                            |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                       |                3 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                    |                3 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                4 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                            |                4 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                4 |             19 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                        |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/AXI_STR_TXD_ARESETN_0                                                                                                                               |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/AXI_STR_TXC_ARESETN_0                                                                                                                               |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                              |                9 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_1                                                                                                                                                            | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                      |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                            |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/AXI_STR_RXS_ARESETN_0                                                                                                                               |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                             |                8 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                        |                6 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/AXI_STR_RXD_ARESETN_0                                                                                                                               |                4 |             20 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                                           | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/S_AXI_ARESETN_0                                                                                                                                        |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                          |                3 |             21 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |               10 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                            |                4 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                            |                3 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                |                                                                                                                                                                                                                                                           |                4 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                4 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                      |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_1                                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                5 |             22 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                4 |             22 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                             |               10 |             22 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RX_SM/PREAMBLE_reg_0                                                                                                                                                                           | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                              |                5 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  |                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                     |                4 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Read_Req                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                3 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                              |               18 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                7 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                           |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                           |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                                                                         |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |               10 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                5 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                             |                5 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                4 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                |                6 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                  |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                          |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                             |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1                                                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                6 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |               16 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                      |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                           |                4 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |               12 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2[0]                                                                                                                                        | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                        |                5 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                6 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                           |                7 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                            | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                6 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                            | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                  | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[3]                                                                                                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             26 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                            | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                                 |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[7]                                                                                                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_10_out                                                                                                                                                                             | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |                7 |             26 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_3                                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                6 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                            | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                8 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                            | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                8 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[31]_i_1__0_n_0                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                               | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                6 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                              |               15 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                8 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                7 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                4 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |               10 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                8 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |               10 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                          |                5 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                           |                7 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                           |                8 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                           |                7 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                           |               10 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                 |               16 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                        |                8 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                6 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                                                           |                8 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                |                4 |             28 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__68_1[0]                                                                                                                                        | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                6 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in12_in                                                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                8 |             28 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_stats_reset/SR[0]                                                                                                                                                 |                7 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                     |                5 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                        |                8 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/gmii_tx_clken                                                                                                                                                                                                | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                     |                9 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_wr_addr_1                                                                                                                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                      |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                            |               11 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                      |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                        |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                4 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                5 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                    |                5 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                5 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                             | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                            | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                    |                4 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                6 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[3][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[45][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[44][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[34][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[43][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[42][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[41][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[40][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[350][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[351][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[352][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[46][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[39][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[391][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[390][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[38][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[389][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[388][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[50][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[344][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[57][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[238][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[56][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[55][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[54][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[345][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[53][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[52][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[51][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[349][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[4][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[49][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[346][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[48][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[347][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                                                                                                |                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[348][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[47][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[387][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[355][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[356][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[368][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[367][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[381][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[366][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[365][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[364][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[363][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[362][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[369][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[357][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                                              | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[361][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[358][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[360][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[35][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[380][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[376][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[353][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[386][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[385][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[354][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[384][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[37][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[379][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[378][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[377][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[359][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[375][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[374][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[373][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[372][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[383][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[382][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[371][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[370][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[36][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[281][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[269][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[26][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[270][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[271][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[272][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                                                                                     | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[273][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[274][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[275][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[276][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[277][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[278][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[279][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[27][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[280][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[268][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[282][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[283][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[284][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[285][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[286][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[287][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[288][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[289][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[28][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[290][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[291][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[292][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[293][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[254][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                     |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                    |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh[31]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                            | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1                                                                             |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_M00_AXIS_inst/tx_en                                                                                                                                                                                                                 | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_M00_AXIS_inst/p_0_in__0                                                                                                                                                                               |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[24][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[250][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[251][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[252][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[253][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[294][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[255][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[256][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[257][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[258][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[259][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[25][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[260][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[261][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[262][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[263][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[264][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[265][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[266][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[267][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[332][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[321][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[322][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[323][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[324][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[325][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[326][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[327][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                                                                                | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/man_reset.int_mgmt_host_reset_reg[0]                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[328][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[329][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                                                                                                                   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[32][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[330][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[331][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[320][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                                       | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                             |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[333][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[334][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[335][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[336][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[337][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[338][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[339][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[33][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[340][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[341][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                             |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[342][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[307][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[295][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[296][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[297][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[298][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[299][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[29][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[2][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[300][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[301][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[302][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[303][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[304][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[305][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[306][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[343][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[308][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[309][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[30][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[310][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[311][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[312][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[313][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[314][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[315][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[316][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[317][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[318][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[319][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[31][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[153][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[202][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[154][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[203][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[155][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[156][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                  |                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[157][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[158][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[2]                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[159][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[15][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[160][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[161][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[204][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[148][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[19][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[144][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                     |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[145][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[1][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[146][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[147][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[200][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[162][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[149][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                   |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[14][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[150][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[151][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[152][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[201][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[175][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[20][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[210][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[211][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[172][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[173][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[174][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_44_in                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6                                                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[171][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[176][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[177][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[178][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[179][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[17][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[180][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[181][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[188][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[166][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[163][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                              |                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[205][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[206][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[207][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[164][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[208][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[165][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[143][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[167][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[168][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[169][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                                   |                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[16][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[170][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                   |                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[209][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[118][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[115][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[116][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[117][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[102][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[101][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[100][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[0][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[18][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[119][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[11][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[120][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh[31]_i_1_n_0                                                                                                                                        | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[190][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[121][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[191][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                         |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[108][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[109][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[107][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[10][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0                                                  |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[110][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                                  |                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[106][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[122][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    |                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[111][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[105][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[112][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[113][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[114][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[104][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[103][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[135][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[197][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[132][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[133][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[198][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[199][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[134][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[196][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[136][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[137][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[138][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[139][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[13][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[140][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[141][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[142][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[126][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[192][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[193][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[123][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                           |                                                                                                                                                                                                                                                           |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[124][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                               |                                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[125][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5                                                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[194][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[127][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[128][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[129][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[12][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[130][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[131][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[195][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[236][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[73][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[72][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[71][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                           |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[87][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[70][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[226][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[88][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[89][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[249][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[248][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[247][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[74][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[225][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[246][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[224][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[245][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[244][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[6][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[69][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[68][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[0]                                                                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[1]                                                                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[3]                                                                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[4]                                                                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                                   |                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[232][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[76][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[77][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[78][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[79][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[231][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[230][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[22][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[7][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[229][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[228][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[80][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[81][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[243][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                   |                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[82][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[233][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[234][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[83][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[227][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[84][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[235][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[75][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[85][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[86][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2                                                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[216][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[60][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[97][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[98][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[99][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[215][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[9][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[182][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[183][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[214][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[213][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[189][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[212][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[96][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[23][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[239][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[5][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[237][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[59][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3                                                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[184][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4                                                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[185][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[186][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[187][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[58][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[91][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[242][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               31 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[67][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[5]                                                                                                                                                                                                          | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[66][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[65][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[64][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               25 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[63][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[8][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               30 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[223][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[90][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[222][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                              | design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[221][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[95][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[62][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[220][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[21][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[61][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[241][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[219][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               26 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[240][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[92][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               28 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[218][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[93][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[94][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               29 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[217][31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                       |                5 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |               10 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |                5 |             33 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |               11 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wren3_out                                                                        |                                                                                                                                                                                                                                                           |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_SYNC_FIFO.follower_empty_reg[0]                                        | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               12 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                           |                7 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                            |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |               12 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg           | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                          |                5 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |               12 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                 |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |               10 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                              |               11 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               13 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts2_queue_wren                                                                                                                               |                                                                                                                                                                                                                                                           |                5 |             34 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                                 | design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]                                                                                                                                                                |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                5 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                9 |             35 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |               20 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |               10 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |               10 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                               |                7 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                           |                                                                                                                                                                                                                                                           |                5 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                      |                7 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                     |                                                                                                                                                                                                                                                           |               11 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AXI_STR_RXD_READY_0[0]                                                                                 | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                      |                7 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                9 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                6 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                              |               14 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                7 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                9 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                        |                6 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                5 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                              |               10 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                        |                8 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                7 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |               10 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                       |               12 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                6 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                5 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_1[0]                                                                                        |                                                                                                                                                                                                                                                           |               12 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                6 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                6 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                 |               10 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                            |                8 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                7 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                9 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                8 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                   |               11 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                7 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                6 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                7 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                6 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                6 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                5 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                7 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                6 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                7 |             38 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                           |               24 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                9 |             38 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                              |               12 |             38 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                           |               14 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                6 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                7 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                9 |             38 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_reset_reg_0                                                                                                                                                   |                6 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                7 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                6 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                5 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                6 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                7 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                6 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                           |                5 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                7 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                               |                                                                                                                                                                                                                                                           |                5 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                           |                5 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                8 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                8 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                               |                                                                                                                                                                                                                                                           |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                     |                6 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                7 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                7 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                9 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                8 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                9 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |               12 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                            |               10 |             42 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |               22 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                     |                8 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                      | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |                7 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                8 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                         |                6 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                8 |             42 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |               10 |             43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               18 |             43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               11 |             43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                9 |             43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |               14 |             43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                  |                7 |             43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[60]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                                           |               21 |             44 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[60]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                           |               34 |             44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |               16 |             45 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                            |               12 |             45 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               10 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               10 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |               21 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |               13 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                9 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                      |                8 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               10 |             46 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               10 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                        |               10 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                        |                9 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             48 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2                                                                                                                                                                       | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |                9 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |               11 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                              |               19 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                           |                6 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                 |                7 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                              |               21 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |               10 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |               19 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |               10 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                8 |             50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                        |                9 |             51 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             56 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               15 |             61 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               14 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                           |               19 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |               18 |             63 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                            |               20 |             63 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                         |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               29 |             63 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                         |                                                                                                                                                                                                                                                           |                8 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                                                           |               20 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                              |               21 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                                           |               21 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                         |               16 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                                                           |               17 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                           |               21 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                8 |             64 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |               11 |             65 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |               14 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                     |               18 |             69 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                  |                                                                                                                                                                                                                                                           |               13 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_SM_FOR_LENGTH.desc_fetch_req_reg[0]   | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                     |               14 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                     |               14 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                |                                                                                                                                                                                                                                                           |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               20 |             76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               14 |             77 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               13 |             77 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               14 |             77 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               15 |             77 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                 |               30 |             81 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                  |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               19 |             82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               16 |             83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               14 |             83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               15 |             83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               15 |             83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               16 |             83 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                             |               14 |             86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                      |               13 |             87 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                         | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                      |               15 |             87 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |               20 |             89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                            |               23 |             89 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                               |               24 |             93 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                               |                                                                                                                                                                                                                                                           |               40 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                               |               33 |             97 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                  |               39 |             98 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                               |               36 |             98 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |               17 |            101 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               28 |            103 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                           |               13 |            104 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               14 |            112 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                            |               30 |            120 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                               | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |               32 |            124 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                                                           |               32 |            128 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/WE                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               32 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                           |               39 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[27]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |               16 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                                                           |               41 |            129 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |               31 |            129 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/NeuralNetHandWritten_0/inst/n1/s1/p_0_in__0                                                                                                                                                                                                    |               70 |            138 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                           |               27 |            138 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               33 |            140 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               44 |            144 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/OUT_VALID                                                                                                                                                                                                                                     | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_M00_AXIS_inst/p_0_in__0                                                                                                                                                                               |               98 |            160 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/s1/OUT_VALID                                                                                                                                                                                                                                  | design_1_i/NeuralNetHandWritten_0/inst/n1/a_buf3                                                                                                                                                                                                          |              100 |            160 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay2_m3/E[0]                                                                                                                                                                                                                                  | design_1_i/NeuralNetHandWritten_0/inst/n1/a_buf3                                                                                                                                                                                                          |               90 |            160 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                    |               30 |            173 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                                           |               22 |            176 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                                           |               24 |            192 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/r1/relu_done                                                                                                                                                                                                                                  | design_1_i/NeuralNetHandWritten_0/inst/n1/a_buf3                                                                                                                                                                                                          |              138 |            240 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/en_relu_reg_n_0                                                                                                                                                                                                                               | design_1_i/NeuralNetHandWritten_0/inst/n1/s1/p_0_in__0                                                                                                                                                                                                    |               57 |            240 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/lay1_m12/E[0]                                                                                                                                                                                                                                 | design_1_i/NeuralNetHandWritten_0/inst/n1/a_buf3                                                                                                                                                                                                          |               96 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                        |               41 |            287 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                           |               71 |            392 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/s1/read_done                                                                                                                                                                                                                                  | design_1_i/NeuralNetHandWritten_0/inst/n1/s1/p_0_in__0                                                                                                                                                                                                    |              211 |            442 |
|  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               96 |            571 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK              |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |              703 |           2544 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |              762 |           3048 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                             | design_1_i/NeuralNetHandWritten_0/inst/LogicFunc_v1_S00_AXIS_inst/out_valid                                                                                                                                                                                                             | design_1_i/NeuralNetHandWritten_0/inst/n1/s1/p_0_in__0                                                                                                                                                                                                    |             6619 |          12544 |
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


