#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000017252aaeec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001725285b370 .scope module, "tb_fetch" "tb_fetch" 3 2;
 .timescale -9 -12;
v0000017252b32550_0 .net "addr", 31 0, v0000017252a82a60_0;  1 drivers
v0000017252b31dd0_0 .net "addr_ready", 0 0, v0000017252a81980_0;  1 drivers
v0000017252b32190_0 .var "b_target", 31 0;
v0000017252b31b50_0 .var "branch", 0 0;
v0000017252b32910_0 .net "cache_ack", 0 0, L_0000017252a6ea60;  1 drivers
v0000017252b33310_0 .var "clk", 0 0;
v0000017252b329b0_0 .net "final_inst", 31 0, L_0000017252a6d870;  1 drivers
v0000017252b31c90_0 .net "final_pc", 31 0, L_0000017252a6df00;  1 drivers
v0000017252b32050_0 .net "inst", 31 0, v0000017252b30ea0_0;  1 drivers
v0000017252b320f0_0 .var "j_target", 31 0;
v0000017252b32d70_0 .var "jal", 0 0;
v0000017252b32eb0_0 .var "rst", 0 0;
v0000017252b32a50_0 .var "stall", 0 0;
S_0000017252a0eec0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 117, 3 117 0, S_000001725285b370;
 .timescale -9 -12;
v0000017252a81840_0 .var/2s "i", 31 0;
S_0000017252a0f050 .scope module, "dut" "fetch" 3 17, 4 1 0, S_000001725285b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cache_ack";
    .port_info 3 /INPUT 32 "inst";
    .port_info 4 /OUTPUT 1 "addr_ready";
    .port_info 5 /OUTPUT 32 "addr";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /INPUT 1 "jal";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 32 "j_target";
    .port_info 10 /INPUT 32 "b_target";
    .port_info 11 /OUTPUT 32 "final_pc";
    .port_info 12 /OUTPUT 32 "final_inst";
enum0000017252a2eea0 .enum2/s (32)
   "SEND" 0,
   "WAIT" 1,
   "SEND_O" 2,
   "WAIT_ACK" 3,
   "WAIT_O" 4
 ;
L_0000017252a6d870 .functor BUFZ 32, v0000017252a80f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017252a6df00 .functor BUFZ 32, v0000017252a82380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017252a82a60_0 .var "addr", 31 0;
v0000017252a81980_0 .var "addr_ready", 0 0;
v0000017252a82740_0 .net "b_target", 31 0, v0000017252b32190_0;  1 drivers
v0000017252a81a20_0 .net "branch", 0 0, v0000017252b31b50_0;  1 drivers
v0000017252a813e0_0 .net "cache_ack", 0 0, L_0000017252a6ea60;  alias, 1 drivers
v0000017252a81340_0 .net "clk", 0 0, v0000017252b33310_0;  1 drivers
v0000017252a80f80_0 .var "finalI", 31 0;
v0000017252a80d00_0 .net "final_inst", 31 0, L_0000017252a6d870;  alias, 1 drivers
v0000017252a81b60_0 .net "final_pc", 31 0, L_0000017252a6df00;  alias, 1 drivers
v0000017252a82060_0 .net "inst", 31 0, v0000017252b30ea0_0;  alias, 1 drivers
v0000017252a821a0_0 .net "j_target", 31 0, v0000017252b320f0_0;  1 drivers
v0000017252a81e80_0 .net "jal", 0 0, v0000017252b32d70_0;  1 drivers
v0000017252a81f20_0 .var "next_finalI", 31 0;
v0000017252a81de0_0 .var "next_pc", 31 0;
v0000017252a81700_0 .var/2s "next_state", 31 0;
v0000017252a80da0_0 .var "next_target", 31 0;
L_0000017252b33938 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0000017252a81480_0 .net "nop", 31 0, L_0000017252b33938;  1 drivers
v0000017252a82380_0 .var "pc", 31 0;
v0000017252a81ac0_0 .net "rst", 0 0, v0000017252b32eb0_0;  1 drivers
v0000017252a82b00_0 .net "stall", 0 0, v0000017252b32a50_0;  1 drivers
v0000017252a81c00_0 .var/2s "state", 31 0;
v0000017252a82ba0_0 .var "target", 31 0;
E_0000017252a9c7e0 .event posedge, v0000017252a81ac0_0, v0000017252a81340_0;
E_0000017252a9cfa0/0 .event anyedge, v0000017252a81c00_0, v0000017252a82380_0, v0000017252a81480_0, v0000017252a82ba0_0;
E_0000017252a9cfa0/1 .event anyedge, v0000017252a81e80_0, v0000017252a821a0_0, v0000017252a81a20_0, v0000017252a82740_0;
E_0000017252a9cfa0/2 .event anyedge, v0000017252a82b00_0, v0000017252a813e0_0, v0000017252a82060_0;
E_0000017252a9cfa0 .event/or E_0000017252a9cfa0/0, E_0000017252a9cfa0/1, E_0000017252a9cfa0/2;
S_0000017252a0b210 .scope module, "i0" "icache" 3 39, 5 1 0, S_000001725285b370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "send_pulse";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 32 "inst";
    .port_info 5 /OUTPUT 1 "ack";
enum0000017252a5aa80 .enum2/s (32)
   "START_WRITE" 0,
   "WAIT_BUSY" 1,
   "REWRITE" 2,
   "IDLE_WRITE" 3
 ;
enum0000017252a5abc0 .enum2/s (32)
   "REC" 0,
   "SEND" 1
 ;
enum0000017252a5ab20 .enum2/s (32)
   "START_WB" 0,
   "POLL" 1,
   "IDLE_WB" 2
 ;
L_0000017252a6ea60 .functor OR 1, v0000017252b31800_0, v0000017252b311c0_0, C4<0>, C4<0>;
L_0000017252a6e210 .functor NOT 1, v0000017252b32eb0_0, C4<0>, C4<0>, C4<0>;
L_0000017252a6de20 .functor NOT 1, v0000017252b32eb0_0, C4<0>, C4<0>, C4<0>;
L_0000017252a6e280 .functor NOT 1, v0000017252b32eb0_0, C4<0>, C4<0>, C4<0>;
L_0000017252a6e590 .functor NOT 1, v0000017252b32eb0_0, C4<0>, C4<0>, C4<0>;
L_0000017252a6e7c0 .functor NOT 1, v0000017252b32eb0_0, C4<0>, C4<0>, C4<0>;
v0000017252b300e0_0 .net "ack", 0 0, L_0000017252a6ea60;  alias, 1 drivers
v0000017252b31800_0 .var "ack_hit", 0 0;
v0000017252b311c0_0 .var "ack_miss", 0 0;
v0000017252b305e0_0 .net "addr", 31 0, v0000017252a82a60_0;  alias, 1 drivers
v0000017252b309a0_0 .var "addr_0", 31 0;
v0000017252b31260_0 .var "addr_1", 31 0;
v0000017252b31080_0 .var "addr_2", 31 0;
v0000017252b30860_0 .var "addr_3", 31 0;
v0000017252b30fe0_0 .var "addr_solo", 31 0;
v0000017252b31300_0 .net "busy_0", 0 0, v0000017252a81020_0;  1 drivers
v0000017252b30720_0 .net "busy_1", 0 0, v0000017252b2e170_0;  1 drivers
v0000017252b30b80_0 .net "busy_2", 0 0, v0000017252b2de50_0;  1 drivers
v0000017252b31620_0 .net "busy_3", 0 0, v0000017252b2f110_0;  1 drivers
v0000017252b31120_0 .net "clk", 0 0, v0000017252b33310_0;  alias, 1 drivers
v0000017252b2ffa0_0 .var "ct", 1 0;
v0000017252b2f960 .array "data", 15 0, 58 0;
v0000017252b30ae0_0 .var/2s "hit", 31 0;
v0000017252b2ff00_0 .net "idx", 3 0, L_0000017252b32690;  1 drivers
v0000017252b30ea0_0 .var "inst", 31 0;
v0000017252b30180_0 .var "next_addr_solo", 31 0;
v0000017252b30220_0 .var "next_ct", 1 0;
v0000017252b313a0 .array "next_data", 15 0, 58 0;
v0000017252b2fa00_0 .var/2s "next_hit", 31 0;
v0000017252b2fc80_0 .var "next_idx", 3 0;
v0000017252b307c0_0 .var "next_origin", 25 0;
v0000017252b2faa0_0 .var/2s "next_wb", 31 0;
v0000017252b31440_0 .var/2s "next_write", 31 0;
v0000017252b31580_0 .var "origin", 25 0;
v0000017252b316c0_0 .net "rdata_0", 31 0, v0000017252a81200_0;  1 drivers
v0000017252b30900_0 .net "rdata_1", 31 0, v0000017252b2e670_0;  1 drivers
v0000017252b2fb40_0 .net "rdata_2", 31 0, v0000017252b2e5d0_0;  1 drivers
v0000017252b30400_0 .net "rdata_3", 31 0, v0000017252b2e030_0;  1 drivers
v0000017252b2fd20_0 .net "rdata_solo", 31 0, v0000017252b2f430_0;  1 drivers
v0000017252b30040_0 .var "reg_idx", 3 0;
v0000017252b302c0_0 .var "req", 0 0;
v0000017252b30e00_0 .var "req_solo", 0 0;
v0000017252b2fbe0_0 .net "rst", 0 0, v0000017252b32eb0_0;  alias, 1 drivers
v0000017252b30c20_0 .net "send_pulse", 0 0, v0000017252a81980_0;  alias, 1 drivers
v0000017252b30360_0 .net "tag", 25 0, L_0000017252b32af0;  1 drivers
v0000017252b30cc0_0 .net "valid_0", 0 0, v0000017252a815c0_0;  1 drivers
v0000017252b2fdc0_0 .net "valid_1", 0 0, v0000017252b2edf0_0;  1 drivers
v0000017252b2fe60_0 .net "valid_2", 0 0, v0000017252b2e490_0;  1 drivers
v0000017252b304a0_0 .net "valid_3", 0 0, v0000017252b2f750_0;  1 drivers
v0000017252b30540_0 .net "valid_solo", 0 0, v0000017252b30680_0;  1 drivers
v0000017252b30a40_0 .var/2s "wb", 31 0;
v0000017252b30d60_0 .var/2s "write", 31 0;
E_0000017252a9c920/0 .event anyedge, v0000017252b30a40_0, v0000017252b2ff00_0, v0000017252a82a60_0, v0000017252b31580_0;
v0000017252b2f960_0 .array/port v0000017252b2f960, 0;
v0000017252b2f960_1 .array/port v0000017252b2f960, 1;
E_0000017252a9c920/1 .event anyedge, v0000017252b2ffa0_0, v0000017252b30d60_0, v0000017252b2f960_0, v0000017252b2f960_1;
v0000017252b2f960_2 .array/port v0000017252b2f960, 2;
v0000017252b2f960_3 .array/port v0000017252b2f960, 3;
v0000017252b2f960_4 .array/port v0000017252b2f960, 4;
v0000017252b2f960_5 .array/port v0000017252b2f960, 5;
E_0000017252a9c920/2 .event anyedge, v0000017252b2f960_2, v0000017252b2f960_3, v0000017252b2f960_4, v0000017252b2f960_5;
v0000017252b2f960_6 .array/port v0000017252b2f960, 6;
v0000017252b2f960_7 .array/port v0000017252b2f960, 7;
v0000017252b2f960_8 .array/port v0000017252b2f960, 8;
v0000017252b2f960_9 .array/port v0000017252b2f960, 9;
E_0000017252a9c920/3 .event anyedge, v0000017252b2f960_6, v0000017252b2f960_7, v0000017252b2f960_8, v0000017252b2f960_9;
v0000017252b2f960_10 .array/port v0000017252b2f960, 10;
v0000017252b2f960_11 .array/port v0000017252b2f960, 11;
v0000017252b2f960_12 .array/port v0000017252b2f960, 12;
v0000017252b2f960_13 .array/port v0000017252b2f960, 13;
E_0000017252a9c920/4 .event anyedge, v0000017252b2f960_10, v0000017252b2f960_11, v0000017252b2f960_12, v0000017252b2f960_13;
v0000017252b2f960_14 .array/port v0000017252b2f960, 14;
v0000017252b2f960_15 .array/port v0000017252b2f960, 15;
E_0000017252a9c920/5 .event anyedge, v0000017252b2f960_14, v0000017252b2f960_15, v0000017252b30ae0_0, v0000017252b30680_0;
E_0000017252a9c920/6 .event anyedge, v0000017252b2f430_0, v0000017252a81980_0, v0000017252b2f960_0, v0000017252b2f960_1;
E_0000017252a9c920/7 .event anyedge, v0000017252b2f960_2, v0000017252b2f960_3, v0000017252b2f960_4, v0000017252b2f960_5;
E_0000017252a9c920/8 .event anyedge, v0000017252b2f960_6, v0000017252b2f960_7, v0000017252b2f960_8, v0000017252b2f960_9;
E_0000017252a9c920/9 .event anyedge, v0000017252b2f960_10, v0000017252b2f960_11, v0000017252b2f960_12, v0000017252b2f960_13;
E_0000017252a9c920/10 .event anyedge, v0000017252b2f960_14, v0000017252b2f960_15, v0000017252b30360_0, v0000017252b2f960_0;
E_0000017252a9c920/11 .event anyedge, v0000017252b2f960_1, v0000017252b2f960_2, v0000017252b2f960_3, v0000017252b2f960_4;
E_0000017252a9c920/12 .event anyedge, v0000017252b2f960_5, v0000017252b2f960_6, v0000017252b2f960_7, v0000017252b2f960_8;
E_0000017252a9c920/13 .event anyedge, v0000017252b2f960_9, v0000017252b2f960_10, v0000017252b2f960_11, v0000017252b2f960_12;
E_0000017252a9c920/14 .event anyedge, v0000017252b2f960_13, v0000017252b2f960_14, v0000017252b2f960_15, v0000017252b30040_0;
E_0000017252a9c920/15 .event anyedge, v0000017252b2f960_0, v0000017252b2f960_1, v0000017252b2f960_2, v0000017252b2f960_3;
E_0000017252a9c920/16 .event anyedge, v0000017252b2f960_4, v0000017252b2f960_5, v0000017252b2f960_6, v0000017252b2f960_7;
E_0000017252a9c920/17 .event anyedge, v0000017252b2f960_8, v0000017252b2f960_9, v0000017252b2f960_10, v0000017252b2f960_11;
E_0000017252a9c920/18 .event anyedge, v0000017252b2f960_12, v0000017252b2f960_13, v0000017252b2f960_14, v0000017252b2f960_15;
E_0000017252a9c920/19 .event anyedge, v0000017252a81020_0, v0000017252b2e170_0, v0000017252b2de50_0, v0000017252b2f110_0;
E_0000017252a9c920/20 .event anyedge, v0000017252a815c0_0, v0000017252b2edf0_0, v0000017252b2e490_0, v0000017252b2f750_0;
E_0000017252a9c920/21 .event anyedge, v0000017252a81200_0, v0000017252b2e670_0, v0000017252b2e5d0_0, v0000017252b2e030_0;
E_0000017252a9c920 .event/or E_0000017252a9c920/0, E_0000017252a9c920/1, E_0000017252a9c920/2, E_0000017252a9c920/3, E_0000017252a9c920/4, E_0000017252a9c920/5, E_0000017252a9c920/6, E_0000017252a9c920/7, E_0000017252a9c920/8, E_0000017252a9c920/9, E_0000017252a9c920/10, E_0000017252a9c920/11, E_0000017252a9c920/12, E_0000017252a9c920/13, E_0000017252a9c920/14, E_0000017252a9c920/15, E_0000017252a9c920/16, E_0000017252a9c920/17, E_0000017252a9c920/18, E_0000017252a9c920/19, E_0000017252a9c920/20, E_0000017252a9c920/21;
L_0000017252b32690 .part v0000017252a82a60_0, 2, 4;
L_0000017252b32af0 .part v0000017252a82a60_0, 6, 26;
S_0000017252a0b3a0 .scope module, "wb0" "wb_simulator" 5 248, 6 1 0, S_0000017252a0b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_0000017252b2d7b0 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
P_0000017252b2d7e8 .param/l "LATENCY" 0 6 4, +C4<00000000000000000000000000000011>;
P_0000017252b2d820 .param/str "MEM_FILE" 0 6 2, "instruction_memory.memh";
v0000017252a82420_0 .net "addr", 31 0, v0000017252b309a0_0;  1 drivers
v0000017252a80ee0_0 .var "addr_reg", 31 0;
v0000017252a81020_0 .var "busy", 0 0;
v0000017252a810c0_0 .net "clk", 0 0, v0000017252b33310_0;  alias, 1 drivers
v0000017252a81160_0 .var "counter", 1 0;
v0000017252a81ca0 .array "mem", 1023 0, 31 0;
v0000017252a81d40_0 .var "pending", 0 0;
v0000017252a81200_0 .var "rdata", 31 0;
v0000017252a824c0_0 .net "req", 0 0, v0000017252b302c0_0;  1 drivers
v0000017252a81520_0 .net "rst_n", 0 0, L_0000017252a6de20;  1 drivers
v0000017252a815c0_0 .var "valid", 0 0;
L_0000017252b33a58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017252a81660_0 .net "wdata", 31 0, L_0000017252b33a58;  1 drivers
L_0000017252b33a10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017252a82600_0 .net "we", 0 0, L_0000017252b33a10;  1 drivers
E_0000017252a9c820/0 .event negedge, v0000017252a81520_0;
E_0000017252a9c820/1 .event posedge, v0000017252a81340_0;
E_0000017252a9c820 .event/or E_0000017252a9c820/0, E_0000017252a9c820/1;
S_0000017252a46ed0 .scope module, "wb1" "wb_simulator" 5 264, 6 1 0, S_0000017252a0b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_0000017252b2d230 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
P_0000017252b2d268 .param/l "LATENCY" 0 6 4, +C4<00000000000000000000000000000011>;
P_0000017252b2d2a0 .param/str "MEM_FILE" 0 6 2, "instruction_memory.memh";
v0000017252a81fc0_0 .net "addr", 31 0, v0000017252b31260_0;  1 drivers
v0000017252b2ef30_0 .var "addr_reg", 31 0;
v0000017252b2e170_0 .var "busy", 0 0;
v0000017252b2ecb0_0 .net "clk", 0 0, v0000017252b33310_0;  alias, 1 drivers
v0000017252b2d950_0 .var "counter", 1 0;
v0000017252b2dbd0 .array "mem", 1023 0, 31 0;
v0000017252b2eb70_0 .var "pending", 0 0;
v0000017252b2e670_0 .var "rdata", 31 0;
v0000017252b2e3f0_0 .net "req", 0 0, v0000017252b302c0_0;  alias, 1 drivers
v0000017252b2dc70_0 .net "rst_n", 0 0, L_0000017252a6e280;  1 drivers
v0000017252b2edf0_0 .var "valid", 0 0;
L_0000017252b33ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017252b2e7b0_0 .net "wdata", 31 0, L_0000017252b33ae8;  1 drivers
L_0000017252b33aa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017252b2ddb0_0 .net "we", 0 0, L_0000017252b33aa0;  1 drivers
E_0000017252a9ca60/0 .event negedge, v0000017252b2dc70_0;
E_0000017252a9ca60/1 .event posedge, v0000017252a81340_0;
E_0000017252a9ca60 .event/or E_0000017252a9ca60/0, E_0000017252a9ca60/1;
S_0000017252a47060 .scope module, "wb2" "wb_simulator" 5 280, 6 1 0, S_0000017252a0b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_0000017252b2d700 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
P_0000017252b2d738 .param/l "LATENCY" 0 6 4, +C4<00000000000000000000000000000011>;
P_0000017252b2d770 .param/str "MEM_FILE" 0 6 2, "instruction_memory.memh";
v0000017252b2ec10_0 .net "addr", 31 0, v0000017252b31080_0;  1 drivers
v0000017252b2f1b0_0 .var "addr_reg", 31 0;
v0000017252b2de50_0 .var "busy", 0 0;
v0000017252b2ea30_0 .net "clk", 0 0, v0000017252b33310_0;  alias, 1 drivers
v0000017252b2e2b0_0 .var "counter", 1 0;
v0000017252b2f390 .array "mem", 1023 0, 31 0;
v0000017252b2d9f0_0 .var "pending", 0 0;
v0000017252b2e5d0_0 .var "rdata", 31 0;
v0000017252b2e710_0 .net "req", 0 0, v0000017252b302c0_0;  alias, 1 drivers
v0000017252b2ee90_0 .net "rst_n", 0 0, L_0000017252a6e590;  1 drivers
v0000017252b2e490_0 .var "valid", 0 0;
L_0000017252b33b78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017252b2da90_0 .net "wdata", 31 0, L_0000017252b33b78;  1 drivers
L_0000017252b33b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017252b2e8f0_0 .net "we", 0 0, L_0000017252b33b30;  1 drivers
E_0000017252a9cde0/0 .event negedge, v0000017252b2ee90_0;
E_0000017252a9cde0/1 .event posedge, v0000017252a81340_0;
E_0000017252a9cde0 .event/or E_0000017252a9cde0/0, E_0000017252a9cde0/1;
S_0000017252a118d0 .scope module, "wb3" "wb_simulator" 5 296, 6 1 0, S_0000017252a0b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_0000017252b2ccb0 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
P_0000017252b2cce8 .param/l "LATENCY" 0 6 4, +C4<00000000000000000000000000000011>;
P_0000017252b2cd20 .param/str "MEM_FILE" 0 6 2, "instruction_memory.memh";
v0000017252b2dd10_0 .net "addr", 31 0, v0000017252b30860_0;  1 drivers
v0000017252b2def0_0 .var "addr_reg", 31 0;
v0000017252b2f110_0 .var "busy", 0 0;
v0000017252b2e530_0 .net "clk", 0 0, v0000017252b33310_0;  alias, 1 drivers
v0000017252b2f610_0 .var "counter", 1 0;
v0000017252b2e0d0 .array "mem", 1023 0, 31 0;
v0000017252b2df90_0 .var "pending", 0 0;
v0000017252b2e030_0 .var "rdata", 31 0;
v0000017252b2e210_0 .net "req", 0 0, v0000017252b302c0_0;  alias, 1 drivers
v0000017252b2e350_0 .net "rst_n", 0 0, L_0000017252a6e7c0;  1 drivers
v0000017252b2f750_0 .var "valid", 0 0;
L_0000017252b33c08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017252b2e850_0 .net "wdata", 31 0, L_0000017252b33c08;  1 drivers
L_0000017252b33bc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017252b2e990_0 .net "we", 0 0, L_0000017252b33bc0;  1 drivers
E_0000017252a9c860/0 .event negedge, v0000017252b2e350_0;
E_0000017252a9c860/1 .event posedge, v0000017252a81340_0;
E_0000017252a9c860 .event/or E_0000017252a9c860/0, E_0000017252a9c860/1;
S_0000017252a11a60 .scope module, "wb_solo_inst" "wb_simulator" 5 231, 6 1 0, S_0000017252a0b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_0000017252b2d5a0 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
P_0000017252b2d5d8 .param/l "LATENCY" 0 6 4, +C4<00000000000000000000000000000011>;
P_0000017252b2d610 .param/str "MEM_FILE" 0 6 2, "instruction_memory.memh";
v0000017252b2ead0_0 .net "addr", 31 0, v0000017252b30fe0_0;  1 drivers
v0000017252b2f7f0_0 .var "addr_reg", 31 0;
v0000017252b2ed50_0 .var "busy", 0 0;
v0000017252b2f570_0 .net "clk", 0 0, v0000017252b33310_0;  alias, 1 drivers
v0000017252b2efd0_0 .var "counter", 1 0;
v0000017252b2f070 .array "mem", 1023 0, 31 0;
v0000017252b2f250_0 .var "pending", 0 0;
v0000017252b2f430_0 .var "rdata", 31 0;
v0000017252b2f6b0_0 .net "req", 0 0, v0000017252b30e00_0;  1 drivers
v0000017252b31760_0 .net "rst_n", 0 0, L_0000017252a6e210;  1 drivers
v0000017252b30680_0 .var "valid", 0 0;
L_0000017252b339c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017252b30f40_0 .net "wdata", 31 0, L_0000017252b339c8;  1 drivers
L_0000017252b33980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017252b314e0_0 .net "we", 0 0, L_0000017252b33980;  1 drivers
E_0000017252a9ce60/0 .event negedge, v0000017252b31760_0;
E_0000017252a9ce60/1 .event posedge, v0000017252a81340_0;
E_0000017252a9ce60 .event/or E_0000017252a9ce60/0, E_0000017252a9ce60/1;
S_0000017252a02850 .scope task, "reset" "reset" 3 51, 3 51 0, S_000001725285b370;
 .timescale -9 -12;
E_0000017252a9cda0 .event posedge, v0000017252a81340_0;
TD_tb_fetch.reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b32eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31b50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b320f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b32190_0, 0, 32;
    %wait E_0000017252a9cda0;
    %wait E_0000017252a9cda0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32eb0_0, 0, 1;
    %end;
S_00000172529ed630 .scope task, "trans" "trans" 3 65, 3 65 0, S_000001725285b370;
 .timescale -9 -12;
v0000017252b31fb0_0 .var "b_s", 0 0;
v0000017252b32870_0 .var "b_w", 0 0;
v0000017252b324b0_0 .var "btarg_s", 31 0;
v0000017252b327d0_0 .var "btarg_w", 31 0;
v0000017252b31bf0_0 .var "j_s", 0 0;
v0000017252b31970_0 .var "j_w", 0 0;
v0000017252b31e70_0 .var "jb_s", 0 0;
v0000017252b333b0_0 .var "jb_w", 0 0;
v0000017252b32cd0_0 .var "js_s", 0 0;
v0000017252b31a10_0 .var "js_w", 0 0;
v0000017252b33090_0 .var "jtarg_s", 31 0;
v0000017252b31ab0_0 .var "jtarg_w", 31 0;
v0000017252b33270_0 .var "s_s", 0 0;
v0000017252b31f10_0 .var "s_w", 0 0;
TD_tb_fetch.trans ;
    %wait E_0000017252a9cda0;
    %load/vec4 v0000017252b31bf0_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.1, 8;
    %load/vec4 v0000017252b32cd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.1;
    %flag_get/vec4 8;
    %jmp/1 T_1.0, 8;
    %load/vec4 v0000017252b31e70_0;
    %or;
T_1.0;
    %store/vec4 v0000017252b32d70_0, 0, 1;
    %load/vec4 v0000017252b31fb0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0000017252b31e70_0;
    %or;
T_1.2;
    %store/vec4 v0000017252b31b50_0, 0, 1;
    %load/vec4 v0000017252b33270_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_1.3, 8;
    %load/vec4 v0000017252b32cd0_0;
    %or;
T_1.3;
    %store/vec4 v0000017252b32a50_0, 0, 1;
    %load/vec4 v0000017252b31bf0_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.7, 8;
    %load/vec4 v0000017252b32cd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.7;
    %jmp/1 T_1.6, 8;
    %load/vec4 v0000017252b31e70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.6;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000017252b33090_0;
    %store/vec4 v0000017252b320f0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000017252b31fb0_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.10, 8;
    %load/vec4 v0000017252b31e70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.10;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0000017252b324b0_0;
    %store/vec4 v0000017252b32190_0, 0, 32;
T_1.8 ;
    %wait E_0000017252a9cda0;
    %load/vec4 v0000017252b31970_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.14, 8;
    %load/vec4 v0000017252b333b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.14;
    %jmp/1 T_1.13, 8;
    %load/vec4 v0000017252b31a10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.13;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b32d70_0, 0, 1;
    %load/vec4 v0000017252b31ab0_0;
    %store/vec4 v0000017252b320f0_0, 0, 32;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32d70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b320f0_0, 0, 32;
T_1.12 ;
    %load/vec4 v0000017252b32870_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.17, 8;
    %load/vec4 v0000017252b333b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.17;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31b50_0, 0, 1;
    %load/vec4 v0000017252b327d0_0;
    %store/vec4 v0000017252b32190_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31b50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b32190_0, 0, 32;
T_1.16 ;
    %load/vec4 v0000017252b31f10_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.20, 8;
    %load/vec4 v0000017252b31a10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.20;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b32a50_0, 0, 1;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32a50_0, 0, 1;
T_1.19 ;
T_1.21 ;
    %wait E_0000017252a9cda0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32a50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b320f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b32190_0, 0, 32;
    %load/vec4 v0000017252b329b0_0;
    %cmpi/e 19, 0, 32;
    %jmp/1 T_1.21, 4;
    %end;
    .scope S_0000017252a0f050;
T_2 ;
Ewait_0 .event/or E_0000017252a9cfa0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000017252a81c00_0;
    %store/vec4 v0000017252a81700_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252a81980_0, 0, 1;
    %load/vec4 v0000017252a82380_0;
    %store/vec4 v0000017252a81de0_0, 0, 32;
    %load/vec4 v0000017252a81480_0;
    %store/vec4 v0000017252a81f20_0, 0, 32;
    %load/vec4 v0000017252a82ba0_0;
    %store/vec4 v0000017252a80da0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252a82a60_0, 0, 32;
    %load/vec4 v0000017252a81c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000017252a81e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0000017252a821a0_0;
    %store/vec4 v0000017252a82a60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252a81980_0, 0, 1;
    %load/vec4 v0000017252a821a0_0;
    %store/vec4 v0000017252a80da0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000017252a81a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0000017252a82740_0;
    %store/vec4 v0000017252a82a60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252a81980_0, 0, 1;
    %load/vec4 v0000017252a82740_0;
    %store/vec4 v0000017252a80da0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000017252a82b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0000017252a82380_0;
    %store/vec4 v0000017252a81de0_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000017252a82380_0;
    %addi 4, 0, 32;
    %store/vec4 v0000017252a82a60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252a81980_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
T_2.11 ;
T_2.9 ;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0000017252a81e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0000017252a821a0_0;
    %store/vec4 v0000017252a80da0_0, 0, 32;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000017252a81a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0000017252a82740_0;
    %store/vec4 v0000017252a80da0_0, 0, 32;
T_2.14 ;
T_2.13 ;
    %load/vec4 v0000017252a813e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v0000017252a81e80_0;
    %load/vec4 v0000017252a81a20_0;
    %or;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0000017252a813e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.21, 9;
    %load/vec4 v0000017252a82b00_0;
    %and;
T_2.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %load/vec4 v0000017252a82380_0;
    %addi 4, 0, 32;
    %store/vec4 v0000017252a81de0_0, 0, 32;
    %load/vec4 v0000017252a82060_0;
    %store/vec4 v0000017252a81f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0000017252a81e80_0;
    %load/vec4 v0000017252a81a20_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0000017252a813e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
    %load/vec4 v0000017252a82060_0;
    %store/vec4 v0000017252a81f20_0, 0, 32;
    %load/vec4 v0000017252a82380_0;
    %addi 4, 0, 32;
    %store/vec4 v0000017252a81de0_0, 0, 32;
T_2.24 ;
T_2.23 ;
T_2.20 ;
T_2.17 ;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252a81980_0, 0, 1;
    %load/vec4 v0000017252a82ba0_0;
    %store/vec4 v0000017252a82a60_0, 0, 32;
    %load/vec4 v0000017252a813e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %load/vec4 v0000017252a82060_0;
    %store/vec4 v0000017252a81f20_0, 0, 32;
    %load/vec4 v0000017252a82ba0_0;
    %store/vec4 v0000017252a81de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
T_2.27 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0000017252a813e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0000017252a82060_0;
    %store/vec4 v0000017252a81f20_0, 0, 32;
    %load/vec4 v0000017252a82ba0_0;
    %store/vec4 v0000017252a81de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
T_2.28 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000017252a813e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017252a81700_0, 0, 32;
T_2.30 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017252a0f050;
T_3 ;
    %wait E_0000017252a9c7e0;
    %load/vec4 v0000017252a81ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017252a81c00_0, 0;
    %pushi/vec4 4294967292, 0, 32;
    %assign/vec4 v0000017252a82380_0, 0;
    %load/vec4 v0000017252a81480_0;
    %assign/vec4 v0000017252a80f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017252a82ba0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017252a81700_0;
    %assign/vec4 v0000017252a81c00_0, 0;
    %load/vec4 v0000017252a81de0_0;
    %assign/vec4 v0000017252a82380_0, 0;
    %load/vec4 v0000017252a81f20_0;
    %assign/vec4 v0000017252a80f80_0, 0;
    %load/vec4 v0000017252a80da0_0;
    %assign/vec4 v0000017252a82ba0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017252a11a60;
T_4 ;
    %vpi_call/w 6 20 "$readmemh", P_0000017252b2d610, v0000017252b2f070 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000017252a11a60;
T_5 ;
    %wait E_0000017252a9ce60;
    %load/vec4 v0000017252b31760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017252b2efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2f250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2ed50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b30680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017252b2f430_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b30680_0, 0;
    %load/vec4 v0000017252b2f6b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0000017252b2ed50_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2f250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2ed50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017252b2efd0_0, 0;
    %load/vec4 v0000017252b2ead0_0;
    %assign/vec4 v0000017252b2f7f0_0, 0;
    %load/vec4 v0000017252b314e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0000017252b30f40_0;
    %load/vec4 v0000017252b2ead0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f070, 0, 4;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000017252b2f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0000017252b2efd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2f250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2ed50_0, 0;
    %load/vec4 v0000017252b314e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0000017252b2f7f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000017252b2f070, 4;
    %assign/vec4 v0000017252b2f430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b30680_0, 0;
T_5.11 ;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0000017252b2efd0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000017252b2efd0_0, 0;
T_5.10 ;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017252a0b3a0;
T_6 ;
    %vpi_call/w 6 20 "$readmemh", P_0000017252b2d820, v0000017252a81ca0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000017252a0b3a0;
T_7 ;
    %wait E_0000017252a9c820;
    %load/vec4 v0000017252a81520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017252a81160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252a81d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252a81020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252a815c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017252a81200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252a815c0_0, 0;
    %load/vec4 v0000017252a824c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0000017252a81020_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252a81d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252a81020_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017252a81160_0, 0;
    %load/vec4 v0000017252a82420_0;
    %assign/vec4 v0000017252a80ee0_0, 0;
    %load/vec4 v0000017252a82600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0000017252a81660_0;
    %load/vec4 v0000017252a82420_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252a81ca0, 0, 4;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000017252a81d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0000017252a81160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252a81d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252a81020_0, 0;
    %load/vec4 v0000017252a82600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v0000017252a80ee0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000017252a81ca0, 4;
    %assign/vec4 v0000017252a81200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252a815c0_0, 0;
T_7.11 ;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0000017252a81160_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000017252a81160_0, 0;
T_7.10 ;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017252a46ed0;
T_8 ;
    %vpi_call/w 6 20 "$readmemh", P_0000017252b2d2a0, v0000017252b2dbd0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000017252a46ed0;
T_9 ;
    %wait E_0000017252a9ca60;
    %load/vec4 v0000017252b2dc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017252b2d950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2eb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2edf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017252b2e670_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2edf0_0, 0;
    %load/vec4 v0000017252b2e3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0000017252b2e170_0;
    %nor/r;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2eb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2e170_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017252b2d950_0, 0;
    %load/vec4 v0000017252a81fc0_0;
    %assign/vec4 v0000017252b2ef30_0, 0;
    %load/vec4 v0000017252b2ddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0000017252b2e7b0_0;
    %load/vec4 v0000017252a81fc0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2dbd0, 0, 4;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000017252b2eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0000017252b2d950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2eb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2e170_0, 0;
    %load/vec4 v0000017252b2ddb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v0000017252b2ef30_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000017252b2dbd0, 4;
    %assign/vec4 v0000017252b2e670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2edf0_0, 0;
T_9.11 ;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0000017252b2d950_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000017252b2d950_0, 0;
T_9.10 ;
T_9.7 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017252a47060;
T_10 ;
    %vpi_call/w 6 20 "$readmemh", P_0000017252b2d770, v0000017252b2f390 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000017252a47060;
T_11 ;
    %wait E_0000017252a9cde0;
    %load/vec4 v0000017252b2ee90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017252b2e2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2d9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2de50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2e490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017252b2e5d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2e490_0, 0;
    %load/vec4 v0000017252b2e710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0000017252b2de50_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2d9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2de50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017252b2e2b0_0, 0;
    %load/vec4 v0000017252b2ec10_0;
    %assign/vec4 v0000017252b2f1b0_0, 0;
    %load/vec4 v0000017252b2e8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0000017252b2da90_0;
    %load/vec4 v0000017252b2ec10_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f390, 0, 4;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000017252b2d9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0000017252b2e2b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2d9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2de50_0, 0;
    %load/vec4 v0000017252b2e8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0000017252b2f1b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000017252b2f390, 4;
    %assign/vec4 v0000017252b2e5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2e490_0, 0;
T_11.11 ;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0000017252b2e2b0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000017252b2e2b0_0, 0;
T_11.10 ;
T_11.7 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017252a118d0;
T_12 ;
    %vpi_call/w 6 20 "$readmemh", P_0000017252b2cd20, v0000017252b2e0d0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000017252a118d0;
T_13 ;
    %wait E_0000017252a9c860;
    %load/vec4 v0000017252b2e350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017252b2f610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2f110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2f750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017252b2e030_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2f750_0, 0;
    %load/vec4 v0000017252b2e210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0000017252b2f110_0;
    %nor/r;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2df90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2f110_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017252b2f610_0, 0;
    %load/vec4 v0000017252b2dd10_0;
    %assign/vec4 v0000017252b2def0_0, 0;
    %load/vec4 v0000017252b2e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %load/vec4 v0000017252b2e850_0;
    %load/vec4 v0000017252b2dd10_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2e0d0, 0, 4;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000017252b2df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %load/vec4 v0000017252b2f610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017252b2f110_0, 0;
    %load/vec4 v0000017252b2e990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v0000017252b2def0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000017252b2e0d0, 4;
    %assign/vec4 v0000017252b2e030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017252b2f750_0, 0;
T_13.11 ;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0000017252b2f610_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000017252b2f610_0, 0;
T_13.10 ;
T_13.7 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000017252a0b210;
T_14 ;
Ewait_1 .event/or E_0000017252a9c920, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b311c0_0, 0, 1;
    %load/vec4 v0000017252b30a40_0;
    %store/vec4 v0000017252b2faa0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b30e00_0, 0, 1;
    %load/vec4 v0000017252b2ff00_0;
    %store/vec4 v0000017252b2fc80_0, 0, 4;
    %load/vec4 v0000017252b305e0_0;
    %store/vec4 v0000017252b30180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31800_0, 0, 1;
    %load/vec4 v0000017252b31580_0;
    %store/vec4 v0000017252b307c0_0, 0, 26;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b30ea0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b302c0_0, 0, 1;
    %load/vec4 v0000017252b2ffa0_0;
    %store/vec4 v0000017252b30220_0, 0, 2;
    %load/vec4 v0000017252b30d60_0;
    %store/vec4 v0000017252b31440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b309a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b30860_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b2f960, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b313a0, 4, 0;
    %load/vec4 v0000017252b30ae0_0;
    %store/vec4 v0000017252b2fa00_0, 0, 32;
    %load/vec4 v0000017252b30a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.3;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b30e00_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017252b2faa0_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0000017252b30540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017252b2faa0_0, 0, 32;
    %load/vec4 v0000017252b2fd20_0;
    %store/vec4 v0000017252b30ea0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b311c0_0, 0, 1;
T_14.4 ;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %load/vec4 v0000017252b30ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0000017252b30c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0000017252b2ff00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000017252b2f960, 4;
    %parti/s 1, 58, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.14, 9;
    %load/vec4 v0000017252b30360_0;
    %load/vec4 v0000017252b2ff00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000017252b2f960, 4;
    %parti/s 26, 32, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017252b2fa00_0, 0, 32;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b2faa0_0, 0, 32;
    %load/vec4 v0000017252b31580_0;
    %load/vec4 v0000017252b30360_0;
    %cmp/ne;
    %jmp/1 T_14.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017252b30d60_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
T_14.17;
    %jmp/0xz  T_14.15, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31440_0, 0, 32;
    %load/vec4 v0000017252b30360_0;
    %store/vec4 v0000017252b307c0_0, 0, 26;
T_14.15 ;
T_14.13 ;
T_14.10 ;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b2fa00_0, 0, 32;
    %load/vec4 v0000017252b30040_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000017252b2f960, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0000017252b30ea0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31800_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v0000017252b30d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.23;
T_14.18 ;
    %load/vec4 v0000017252b31300_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.28, 8;
    %load/vec4 v0000017252b30720_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.28;
    %jmp/1 T_14.27, 8;
    %load/vec4 v0000017252b30b80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.27;
    %jmp/1 T_14.26, 8;
    %load/vec4 v0000017252b31620_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.26;
    %jmp/0xz  T_14.24, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017252b30220_0, 0, 2;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017252b31440_0, 0, 32;
    %jmp T_14.25;
T_14.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b302c0_0, 0, 1;
    %load/vec4 v0000017252b31580_0;
    %load/vec4 v0000017252b2ffa0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %store/vec4 v0000017252b309a0_0, 0, 32;
    %load/vec4 v0000017252b31580_0;
    %load/vec4 v0000017252b2ffa0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 4, 0, 4;
    %store/vec4 v0000017252b31260_0, 0, 32;
    %load/vec4 v0000017252b31580_0;
    %load/vec4 v0000017252b2ffa0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 8, 0, 4;
    %store/vec4 v0000017252b31080_0, 0, 32;
    %load/vec4 v0000017252b31580_0;
    %load/vec4 v0000017252b2ffa0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 12, 0, 4;
    %store/vec4 v0000017252b30860_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017252b31440_0, 0, 32;
T_14.25 ;
    %jmp T_14.23;
T_14.19 ;
    %load/vec4 v0000017252b30cc0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.33, 11;
    %load/vec4 v0000017252b2fdc0_0;
    %and;
T_14.33;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.32, 10;
    %load/vec4 v0000017252b2fe60_0;
    %and;
T_14.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.31, 9;
    %load/vec4 v0000017252b304a0_0;
    %and;
T_14.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.29, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31440_0, 0, 32;
T_14.29 ;
    %jmp T_14.23;
T_14.20 ;
    %load/vec4 v0000017252b30cc0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.38, 11;
    %load/vec4 v0000017252b2fdc0_0;
    %and;
T_14.38;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.37, 10;
    %load/vec4 v0000017252b2fe60_0;
    %and;
T_14.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.36, 9;
    %load/vec4 v0000017252b304a0_0;
    %and;
T_14.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.34, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017252b31580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017252b316c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017252b2ffa0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000017252b313a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017252b31580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017252b30900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017252b2ffa0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000017252b313a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017252b31580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017252b2fb40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017252b2ffa0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000017252b313a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017252b31580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017252b30400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017252b2ffa0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000017252b313a0, 4, 0;
    %load/vec4 v0000017252b2ffa0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_14.39, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000017252b31440_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017252b30220_0, 0, 2;
    %jmp T_14.40;
T_14.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31440_0, 0, 32;
    %load/vec4 v0000017252b2ffa0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000017252b30220_0, 0, 2;
T_14.40 ;
T_14.34 ;
    %jmp T_14.23;
T_14.21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017252b30220_0, 0, 2;
    %jmp T_14.23;
T_14.23 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000017252a0b210;
T_15 ;
    %wait E_0000017252a9c7e0;
    %load/vec4 v0000017252b2fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000017252b31580_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000017252b30d60_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000017252b30a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017252b30ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017252b2ffa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017252b30fe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017252b30040_0, 0;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017252b2f960, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000017252b2fc80_0;
    %assign/vec4 v0000017252b30040_0, 0;
    %load/vec4 v0000017252b2fa00_0;
    %assign/vec4 v0000017252b30ae0_0, 0;
    %load/vec4 v0000017252b307c0_0;
    %assign/vec4 v0000017252b31580_0, 0;
    %load/vec4 v0000017252b31440_0;
    %assign/vec4 v0000017252b30d60_0, 0;
    %load/vec4 v0000017252b2faa0_0;
    %assign/vec4 v0000017252b30a40_0, 0;
    %load/vec4 v0000017252b30220_0;
    %assign/vec4 v0000017252b2ffa0_0, 0;
    %load/vec4 v0000017252b30180_0;
    %assign/vec4 v0000017252b30fe0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017252b313a0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017252b2f960, 4, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001725285b370;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33310_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001725285b370;
T_17 ;
    %delay 10000, 0;
    %load/vec4 v0000017252b33310_0;
    %inv;
    %store/vec4 v0000017252b33310_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000001725285b370;
T_18 ;
    %vpi_call/w 3 111 "$dumpfile", "sim/waves.vcd" {0 0 0};
    %vpi_call/w 3 112 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001725285b370 {0 0 0};
    %fork TD_tb_fetch.reset, S_0000017252a02850;
    %join;
    %fork t_1, S_0000017252a0eec0;
    %jmp t_0;
    .scope S_0000017252a0eec0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252a81840_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000017252a81840_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/ne;
    %jmp/0xz  T_18.2, 4;
    %vpi_call/w 3 120 "$display", "[%0t] WRONG INST: pc=0x%08h inst=0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.3;
T_18.2 ;
    %vpi_call/w 3 122 "$display", "[%0t] CORRECT INST: pc=0x%08h inst=0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
T_18.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017252a81840_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000017252a81840_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .scope S_000001725285b370;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 68, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %vpi_call/w 3 130 "$display", "[%0t] WRONG INST: exp=0x44 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.5;
T_18.4 ;
    %vpi_call/w 3 132 "$display", "[%0t] CORRECT INST: exp=0x44 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %vpi_call/w 3 137 "$display", "[%0t] WRONG INST: exp=0x8 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.7;
T_18.6 ;
    %vpi_call/w 3 139 "$display", "[%0t] CORRECT INST: exp=0x8 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %vpi_call/w 3 150 "$display", "[%0t] WRONG INST: exp=0x4 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.9;
T_18.8 ;
    %vpi_call/w 3 152 "$display", "[%0t] CORRECT INST: exp=0x4 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 68, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %vpi_call/w 3 157 "$display", "[%0t] WRONG INST: exp=0x44 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.11;
T_18.10 ;
    %vpi_call/w 3 159 "$display", "[%0t] CORRECT INST: exp=0x44 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 72, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %vpi_call/w 3 170 "$display", "[%0t] WRONG INST: exp=0x48 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.13;
T_18.12 ;
    %vpi_call/w 3 172 "$display", "[%0t] CORRECT INST: exp=0x48 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 72, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %vpi_call/w 3 177 "$display", "[%0t] WRONG INST: exp=0x48 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.15;
T_18.14 ;
    %vpi_call/w 3 179 "$display", "[%0t] CORRECT INST: exp=0x48 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 68, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %vpi_call/w 3 195 "$display", "[%0t] WRONG INST: exp=0x44 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.17;
T_18.16 ;
    %vpi_call/w 3 197 "$display", "[%0t] CORRECT INST: exp=0x44 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %vpi_call/w 3 202 "$display", "[%0t] WRONG INST: exp=0x8 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.19;
T_18.18 ;
    %vpi_call/w 3 204 "$display", "[%0t] CORRECT INST: exp=0x8 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %vpi_call/w 3 213 "$display", "[%0t] WRONG INST: exp=0x4 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.21;
T_18.20 ;
    %vpi_call/w 3 215 "$display", "[%0t] CORRECT INST: exp=0x4 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 68, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.22, 8;
    %vpi_call/w 3 220 "$display", "[%0t] WRONG INST: exp=0x44 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.23;
T_18.22 ;
    %vpi_call/w 3 222 "$display", "[%0t] CORRECT INST: exp=0x44 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 72, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.24, 8;
    %vpi_call/w 3 234 "$display", "[%0t] WRONG INST: exp=0x48 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.25;
T_18.24 ;
    %vpi_call/w 3 236 "$display", "[%0t] CORRECT INST: exp=0x48 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b33270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b32870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b31f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017252b31a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017252b333b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b33090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017252b324b0_0, 0, 32;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v0000017252b31ab0_0, 0, 32;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0000017252b327d0_0, 0, 32;
    %fork TD_tb_fetch.trans, S_00000172529ed630;
    %join;
    %load/vec4 v0000017252b329b0_0;
    %load/vec4 v0000017252b31c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %pushi/vec4 72, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.26, 8;
    %vpi_call/w 3 241 "$display", "[%0t] WRONG INST: exp=0x48 final_pc=0x%08h final_inst = 0x%08h", $time, v0000017252b31c90_0, v0000017252b329b0_0 {0 0 0};
    %jmp T_18.27;
T_18.26 ;
    %vpi_call/w 3 243 "$display", "[%0t] CORRECT INST: exp=0x48 final_pc/final_inst=0x%08h", $time, v0000017252b31c90_0 {0 0 0};
T_18.27 ;
    %delay 20000, 0;
    %vpi_call/w 3 249 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\tb\tb_fetch.sv";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\src\fetch.sv";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\src\icache.sv";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\src\wb_simulator.sv";
