// Seed: 1722586719
macromodule module_0 (
    output wor id_0
    , id_11, id_12,
    input supply1 id_1,
    output wor id_2,
    input supply1 id_3,
    output wire id_4,
    output tri1 id_5,
    input uwire id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wor id_9
);
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wor id_5,
    output wor id_6,
    output supply0 id_7,
    input uwire id_8
);
  wire id_10;
  module_0(
      id_6, id_0, id_4, id_8, id_4, id_5, id_1, id_4, id_1, id_1
  );
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
