==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 943.562 ; gain = 847.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 943.562 ; gain = 847.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 943.562 ; gain = 847.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:3116) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:3113: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 943.562 ; gain = 847.445
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_distance' (knn.cpp:3164:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'distance_loop' (knn.cpp:3110) in function 'knn' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bitcount_loop' (knn.cpp:3164) in function 'calculate_distance' completely with a factor of 400.
INFO: [HLS 200-489] Unrolling loop 'data_loop' (knn.cpp:3090) in function 'knn' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'label_ini_loop' (knn.cpp:3103) in function 'knn' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (knn.cpp:3112) in function 'knn' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (knn.cpp:3118) in function 'knn' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'freq_init_loop' (knn.cpp:3140) in function 'knn' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'input' (knn.cpp:3082) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.0' (knn.cpp:3101) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.1' (knn.cpp:3101) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.2' (knn.cpp:3101) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.3' (knn.cpp:3101) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.4' (knn.cpp:3101) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'distances.0' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.1' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.2' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.3' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.4' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn.cpp:3110:3) to (knn.cpp:3109:28) in function 'knn'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:01:21 . Memory (MB): peak = 943.562 ; gain = 847.445
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3140:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3147:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:44 . Memory (MB): peak = 943.562 ; gain = 847.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_distance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_distance'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.561 seconds; current allocated memory: 194.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.744 seconds; current allocated memory: 211.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'distance_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 70.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.738 seconds; current allocated memory: 213.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.608 seconds; current allocated memory: 215.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_distance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_distance' is 52245 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_distance'.
INFO: [HLS 200-111]  Elapsed time: 3.243 seconds; current allocated memory: 229.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0', 'input_1', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41', 'input_42', 'input_43', 'input_44', 'input_45', 'input_46', 'input_47', 'input_48', 'input_49', 'input_50' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'knn_mux_53_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 16.676 seconds; current allocated memory: 261.070 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.18 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:48 ; elapsed = 00:03:02 . Memory (MB): peak = 943.562 ; gain = 847.445
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 181.879 seconds; peak allocated memory: 261.070 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
