# hades.models.Design file
#  
[name] 32bitROLwithFlags
[components]
hades.models.io.Opin OVERFLOW 43200 10200 @N 1001 5.0E-9
hades.models.io.Opin CARRY 42000 5400 @N 1001 5.0E-9
hades.models.rtlib.muxes.Mux21 i9 28800 39000 @N 1001 32 00000000000001011100000000000000_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i8 28800 23400 @N 1001 32 00000000000000000000000001011100_B 1.0E-8
hades.models.rtlib.io.Expander i7 24600 7800 @N 1001 5 1.0E-8
hades.models.rtlib.muxes.Mux21 i6 28800 15600 @N 1001 32 00000000000000000000000000010111_B 1.0E-8
hades.models.rtlib.io.IpinVector B 21600 2400 @N 1001 32 00000000000000000000000000010111_B 1.0E-9 0
hades.models.rtlib.io.Subset i5 25200 6600 @N 1001 32 4 0 11110_B 1.0E-8
hades.models.rtlib.io.IpinVector A 21600 4200 @N 1001 32 00000000000000000000000011011110_B 1.0E-9 0
hades.models.gates.Xor2 i15 38400 9000 @N 1001 1.0E-8
hades.models.rtlib.arith.RotateLeft i4 30000 43200 @N 1001 32 16 11000000000000000000000000000101_B 1.0E-8
hades.models.rtlib.io.SelectBit i14 37800 6600 @N 1001 32 31 1.0E-8
hades.models.rtlib.arith.RotateLeft i3 30000 35400 @N 1001 32 8 00000000000001011100000000000000_B 1.0E-8
hades.models.rtlib.io.SelectBit i13 37800 4200 @N 1001 32 0 1.0E-8
hades.models.rtlib.arith.RotateLeft i2 30000 27600 @N 1001 32 4 00000000000000000000010111000000_B 1.0E-8
hades.models.rtlib.io.SelectBit i12 31800 3000 @N 1001 32 31 1.0E-8
hades.models.rtlib.arith.RotateLeft i1 30000 19800 @N 1001 32 2 00000000000000000000000001011100_B 1.0E-8
hades.models.rtlib.arith.RotateLeft i0 30000 12000 @N 1001 32 1 00000000000000000000000000101110_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i11 28800 31200 @N 1001 32 00000000000000000000010111000000_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i10 28800 46800 @N 1001 32 11000000000000000000000000000101_B 1.0E-8
hades.models.rtlib.io.OpinVector RESULT 38400 2400 @N 1001 32 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 i7 Y4 i10 S 2 2 25200 9000 25200 48000 2 25200 48000 28800 48000 0 
hades.signals.SignalStdLogic1164 n8 2 i7 Y3 i9 S 2 2 25800 9000 25800 40200 2 25800 40200 28800 40200 0 
hades.signals.SignalStdLogic1164 n7 2 i7 Y2 i11 S 2 2 26400 9000 26400 32400 2 26400 32400 28800 32400 0 
hades.signals.SignalStdLogicVector n6 32 4 i10 Y RESULT A i13 A i14 A 9 2 30600 48600 30600 49800 2 30600 49800 36000 49800 2 36000 6000 36000 2400 2 37800 2400 38400 2400 2 36000 2400 37800 2400 2 37800 2400 37800 4200 2 36000 49800 36000 6000 2 36000 6000 37800 6000 2 37800 6000 37800 6600 2 36000 6000 37800 2400 
hades.signals.SignalStdLogicVector n5 32 2 i1 Y i8 A1 1 2 30000 21600 30000 23400 0 
hades.signals.SignalStdLogic1164 n19 2 i15 Y OVERFLOW A 1 2 42000 10200 43200 10200 0 
hades.signals.SignalStdLogicVector n2_1 32 3 i6 Y i1 A i8 A0 8 2 30600 17400 30600 18600 2 30600 18600 30000 18600 2 30000 18600 30000 19800 2 30600 18600 32400 18600 2 32400 18600 33000 18600 2 33000 18600 33000 22200 2 33000 22200 31200 22200 2 31200 22200 31200 23400 1 30600 18600 
hades.signals.SignalStdLogic1164 n4 2 i7 Y0 i6 S 2 2 27600 9000 27600 16800 2 27600 16800 28800 16800 0 
hades.signals.SignalStdLogic1164 n18 2 i14 Y i15 A 2 2 37800 7200 37800 9600 2 37800 9600 38400 9600 0 
hades.signals.SignalStdLogicVector n3 32 2 i0 Y i6 A1 1 2 30000 15600 30000 13800 0 
hades.signals.SignalStdLogic1164 n17 2 i12 Y i15 B 4 2 31800 3600 31800 9600 2 31800 9600 33600 9600 2 33600 9600 33600 10800 2 33600 10800 38400 10800 0 
hades.signals.SignalStdLogicVector n2_0 32 4 B Y i0 A i6 A0 i12 A 9 2 30000 10200 33000 10200 2 30000 10200 30000 12000 2 30000 10200 30000 2400 2 30000 2400 21600 2400 2 33000 10200 33000 14400 2 33000 14400 31200 14400 2 31200 14400 31200 15600 2 30000 2400 31800 2400 2 31800 2400 31800 3000 2 30000 2400 30000 10200 
hades.signals.SignalStdLogic1164 n2 2 i7 Y1 i8 S 2 2 27000 9000 27000 24600 2 27000 24600 28800 24600 0 
hades.signals.SignalStdLogic1164 n16 2 i13 Y CARRY A 2 2 37800 4800 37800 5400 2 37800 5400 42000 5400 0 
hades.signals.SignalStdLogicVector n1 5 2 i5 Y i7 A 1 2 25200 7800 25200 7200 0 
hades.signals.SignalStdLogicVector n15 32 3 i11 Y i3 A i9 A0 7 2 30600 33000 30600 34200 2 30600 34200 30000 34200 2 30000 34200 30000 35400 2 30600 34200 33000 34200 2 33000 34200 33000 37800 2 33000 37800 31200 37800 2 31200 37800 31200 39000 1 30600 34200 
hades.signals.SignalStdLogicVector n14 32 3 i9 Y i4 A i10 A0 7 2 30600 40800 30600 42000 2 30600 42000 30000 42000 2 30000 42000 30000 43200 2 30600 42000 33000 42000 2 33000 42000 33000 45600 2 33000 45600 31200 45600 2 31200 45600 31200 46800 1 30600 42000 
hades.signals.SignalStdLogicVector n0 32 2 A Y i5 A 2 2 21600 4200 25200 4200 2 25200 4200 25200 6600 0 
hades.signals.SignalStdLogicVector n13 32 2 i4 Y i10 A1 1 2 30000 45000 30000 46800 0 
hades.signals.SignalStdLogicVector n12 32 2 i3 Y i9 A1 1 2 30000 37200 30000 39000 0 
hades.signals.SignalStdLogicVector n11 32 2 i2 Y i11 A1 1 2 30000 29400 30000 31200 0 
hades.signals.SignalStdLogicVector n10 32 3 i8 Y i2 A i11 A0 7 2 30600 25200 30600 26400 2 30600 26400 30000 26400 2 30000 26400 30000 27600 2 30600 26400 33000 26400 2 33000 26400 33000 30000 2 33000 30000 31200 30000 2 31200 30000 31200 31200 1 30600 26400 
[end signals]
[end]
