# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv failed with 1 errors.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 1 failed with 1 error.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:01 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:27:01 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:27:01 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ac'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/ac File: ./../design/RISC_V.sv Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (4) for port 'OpCodeID'. The port definition is at: ./../design/ALUController.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/ac File: ./../design/RISC_V.sv Line: 40
# ** Warning: (vsim-3722) ./../design/RISC_V.sv(40): [TFMPC] - Missing connection for port 'Operation'.
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/alu_module File: ./../design/Datapath.sv Line: 217
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runtb_top PAUSED at line 5
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:31 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:30:31 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:27:01 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/alu_module File: ./../design/Datapath.sv Line: 217
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runtb_top PAUSED at line 5
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:35 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:30:35 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:27:01 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Fatal: (vsim-3365) Too many port connections. Expected 4, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/alu_module File: ./../design/Datapath.sv Line: 217
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runtb_top PAUSED at line 5
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:28 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:33:28 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:27:01 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftzzyihd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzzyihd
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/dp/BrImm
add wave -position end  sim:/tb_top/riscV/dp/opcode
add wave -position end  sim:/tb_top/riscV/dp/Instr
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv failed with 1 errors.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 1 failed with 1 error.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
run -all
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:20 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:39:20 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:39:21 on Jul 30,2025, Elapsed time: 0:12:20
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:39:21 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft0n0hrv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0n0hrv
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:04 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:41:04 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:41:05 on Jul 30,2025, Elapsed time: 0:01:44
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:41:05 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft7nw524".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7nw524
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:50:41 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:50:41 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:50:42 on Jul 30,2025, Elapsed time: 0:09:37
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:50:42 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftdqqzw7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdqqzw7
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:51:13 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:51:14 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:51:15 on Jul 30,2025, Elapsed time: 0:00:33
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:51:15 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftmfjews".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmfjews
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv failed with 1 errors.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 1 failed with 1 error.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:25 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:57:26 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:57:27 on Jul 30,2025, Elapsed time: 0:06:12
# Errors: 0, Warnings: 6
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:57:27 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftyrzw43".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyrzw43
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/dp/WrmuxSrc1
add wave -position 68  sim:/tb_top/riscV/dp/WrmuxSrc
restart
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/dp/D.rd
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position 70  sim:/tb_top/riscV/dp/WB_Data
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
restart
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:08:47 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:08:47 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:08:49 on Jul 30,2025, Elapsed time: 0:11:22
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:08:49 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftg113ew".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg113ew
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000001] | [         1]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:12:07 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:12:07 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:12:20 on Jul 30,2025, Elapsed time: 0:03:31
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:12:20 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlfti2v78x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti2v78x
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000001] | [         1]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:12:38 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:12:39 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:12:40 on Jul 30,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:12:40 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlfthrai6t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthrai6t
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000001] | [         1]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:03 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:13:04 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:13:09 on Jul 30,2025, Elapsed time: 0:00:29
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:13:09 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft58zs9a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft58zs9a
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000001] | [         1]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:35 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:13:35 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:13:42 on Jul 30,2025, Elapsed time: 0:00:33
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:13:42 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlfthdkre4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthdkre4
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000001] | [         1]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:05 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:15:05 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:15:09 on Jul 30,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:15:09 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftayes6k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftayes6k
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [xxxxxxxx] | [         x]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   85: Register [ 0] written with value: [00000008] | [         8]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
run -all
#                 1315: Register [10] written with value: [00000008] | [         8]
# 
#                 1325: Register [ 9] written with value: [00000008] | [         8]
# 
#                 1355: Register [ 0] written with value: [00000008] | [         8]
# 
#                 2585: Register [10] written with value: [00000008] | [         8]
# 
#                 2595: Register [ 9] written with value: [00000008] | [         8]
# 
#                 2625: Register [ 0] written with value: [00000008] | [         8]
# 
#                 3855: Register [10] written with value: [00000008] | [         8]
# 
#                 3865: Register [ 9] written with value: [00000008] | [         8]
# 
#                 3895: Register [ 0] written with value: [00000008] | [         8]
# 
#                 5125: Register [10] written with value: [00000008] | [         8]
# 
#                 5135: Register [ 9] written with value: [00000008] | [         8]
# 
#                 5165: Register [ 0] written with value: [00000008] | [         8]
# 
#                 6395: Register [10] written with value: [00000008] | [         8]
# 
#                 6405: Register [ 9] written with value: [00000008] | [         8]
# 
#                 6435: Register [ 0] written with value: [00000008] | [         8]
# 
#                 7665: Register [10] written with value: [00000008] | [         8]
# 
#                 7675: Register [ 9] written with value: [00000008] | [         8]
# 
#                 7705: Register [ 0] written with value: [00000008] | [         8]
# 
#                 8935: Register [10] written with value: [00000008] | [         8]
# 
#                 8945: Register [ 9] written with value: [00000008] | [         8]
# 
#                 8975: Register [ 0] written with value: [00000008] | [         8]
# 
#                10205: Register [10] written with value: [00000008] | [         8]
# 
#                10215: Register [ 9] written with value: [00000008] | [         8]
# 
#                10245: Register [ 0] written with value: [00000008] | [         8]
# 
#                11475: Register [10] written with value: [00000008] | [         8]
# 
#                11485: Register [ 9] written with value: [00000008] | [         8]
# 
#                11515: Register [ 0] written with value: [00000008] | [         8]
# 
#                12745: Register [10] written with value: [00000008] | [         8]
# 
#                12755: Register [ 9] written with value: [00000008] | [         8]
# 
#                12785: Register [ 0] written with value: [00000008] | [         8]
# 
#                14015: Register [10] written with value: [00000008] | [         8]
# 
#                14025: Register [ 9] written with value: [00000008] | [         8]
# 
#                14055: Register [ 0] written with value: [00000008] | [         8]
# 
#                15285: Register [10] written with value: [00000008] | [         8]
# 
#                15295: Register [ 9] written with value: [00000008] | [         8]
# 
#                15325: Register [ 0] written with value: [00000008] | [         8]
# 
#                16555: Register [10] written with value: [00000008] | [         8]
# 
#                16565: Register [ 9] written with value: [00000008] | [         8]
# 
#                16595: Register [ 0] written with value: [00000008] | [         8]
# 
#                17825: Register [10] written with value: [00000008] | [         8]
# 
#                17835: Register [ 9] written with value: [00000008] | [         8]
# 
#                17865: Register [ 0] written with value: [00000008] | [         8]
# 
#                19095: Register [10] written with value: [00000008] | [         8]
# 
#                19105: Register [ 9] written with value: [00000008] | [         8]
# 
#                19135: Register [ 0] written with value: [00000008] | [         8]
# 
#                20365: Register [10] written with value: [00000008] | [         8]
# 
#                20375: Register [ 9] written with value: [00000008] | [         8]
# 
#                20405: Register [ 0] written with value: [00000008] | [         8]
# 
#                21635: Register [10] written with value: [00000008] | [         8]
# 
#                21645: Register [ 9] written with value: [00000008] | [         8]
# 
#                21675: Register [ 0] written with value: [00000008] | [         8]
# 
#                22905: Register [10] written with value: [00000008] | [         8]
# 
#                22915: Register [ 9] written with value: [00000008] | [         8]
# 
#                22945: Register [ 0] written with value: [00000008] | [         8]
# 
#                24175: Register [10] written with value: [00000008] | [         8]
# 
#                24185: Register [ 9] written with value: [00000008] | [         8]
# 
#                24215: Register [ 0] written with value: [00000008] | [         8]
# 
#                25445: Register [10] written with value: [00000008] | [         8]
# 
#                25455: Register [ 9] written with value: [00000008] | [         8]
# 
#                25485: Register [ 0] written with value: [00000008] | [         8]
# 
#                26715: Register [10] written with value: [00000008] | [         8]
# 
#                26725: Register [ 9] written with value: [00000008] | [         8]
# 
#                26755: Register [ 0] written with value: [00000008] | [         8]
# 
#                27985: Register [10] written with value: [00000008] | [         8]
# 
#                27995: Register [ 9] written with value: [00000008] | [         8]
# 
#                28025: Register [ 0] written with value: [00000008] | [         8]
# 
#                29255: Register [10] written with value: [00000008] | [         8]
# 
#                29265: Register [ 9] written with value: [00000008] | [         8]
# 
#                29295: Register [ 0] written with value: [00000008] | [         8]
# 
#                30525: Register [10] written with value: [00000008] | [         8]
# 
#                30535: Register [ 9] written with value: [00000008] | [         8]
# 
#                30565: Register [ 0] written with value: [00000008] | [         8]
# 
#                31795: Register [10] written with value: [00000008] | [         8]
# 
#                31805: Register [ 9] written with value: [00000008] | [         8]
# 
#                31835: Register [ 0] written with value: [00000008] | [         8]
# 
#                33065: Register [10] written with value: [00000008] | [         8]
# 
#                33075: Register [ 9] written with value: [00000008] | [         8]
# 
#                33105: Register [ 0] written with value: [00000008] | [         8]
# 
#                34335: Register [10] written with value: [00000008] | [         8]
# 
#                34345: Register [ 9] written with value: [00000008] | [         8]
# 
#                34375: Register [ 0] written with value: [00000008] | [         8]
# 
#                35605: Register [10] written with value: [00000008] | [         8]
# 
#                35615: Register [ 9] written with value: [00000008] | [         8]
# 
#                35645: Register [ 0] written with value: [00000008] | [         8]
# 
#                36875: Register [10] written with value: [00000008] | [         8]
# 
#                36885: Register [ 9] written with value: [00000008] | [         8]
# 
#                36915: Register [ 0] written with value: [00000008] | [         8]
# 
#                38145: Register [10] written with value: [00000008] | [         8]
# 
#                38155: Register [ 9] written with value: [00000008] | [         8]
# 
#                38185: Register [ 0] written with value: [00000008] | [         8]
# 
#                39415: Register [10] written with value: [00000008] | [         8]
# 
#                39425: Register [ 9] written with value: [00000008] | [         8]
# 
#                39455: Register [ 0] written with value: [00000008] | [         8]
# 
#                40685: Register [10] written with value: [00000008] | [         8]
# 
#                40695: Register [ 9] written with value: [00000008] | [         8]
# 
#                40725: Register [ 0] written with value: [00000008] | [         8]
# 
#                41955: Register [10] written with value: [00000008] | [         8]
# 
#                41965: Register [ 9] written with value: [00000008] | [         8]
# 
#                41995: Register [ 0] written with value: [00000008] | [         8]
# 
#                43225: Register [10] written with value: [00000008] | [         8]
# 
#                43235: Register [ 9] written with value: [00000008] | [         8]
# 
#                43265: Register [ 0] written with value: [00000008] | [         8]
# 
#                44495: Register [10] written with value: [00000008] | [         8]
# 
#                44505: Register [ 9] written with value: [00000008] | [         8]
# 
#                44535: Register [ 0] written with value: [00000008] | [         8]
# 
#                45765: Register [10] written with value: [00000008] | [         8]
# 
#                45775: Register [ 9] written with value: [00000008] | [         8]
# 
#                45805: Register [ 0] written with value: [00000008] | [         8]
# 
#                47035: Register [10] written with value: [00000008] | [         8]
# 
#                47045: Register [ 9] written with value: [00000008] | [         8]
# 
#                47075: Register [ 0] written with value: [00000008] | [         8]
# 
#                48305: Register [10] written with value: [00000008] | [         8]
# 
#                48315: Register [ 9] written with value: [00000008] | [         8]
# 
#                48345: Register [ 0] written with value: [00000008] | [         8]
# 
#                49575: Register [10] written with value: [00000008] | [         8]
# 
#                49585: Register [ 9] written with value: [00000008] | [         8]
# 
#                49615: Register [ 0] written with value: [00000008] | [         8]
# 
#                50845: Register [10] written with value: [00000008] | [         8]
# 
#                50855: Register [ 9] written with value: [00000008] | [         8]
# 
#                50885: Register [ 0] written with value: [00000008] | [         8]
# 
#                52115: Register [10] written with value: [00000008] | [         8]
# 
#                52125: Register [ 9] written with value: [00000008] | [         8]
# 
#                52155: Register [ 0] written with value: [00000008] | [         8]
# 
#                53385: Register [10] written with value: [00000008] | [         8]
# 
#                53395: Register [ 9] written with value: [00000008] | [         8]
# 
#                53425: Register [ 0] written with value: [00000008] | [         8]
# 
#                54655: Register [10] written with value: [00000008] | [         8]
# 
#                54665: Register [ 9] written with value: [00000008] | [         8]
# 
#                54695: Register [ 0] written with value: [00000008] | [         8]
# 
#                55925: Register [10] written with value: [00000008] | [         8]
# 
#                55935: Register [ 9] written with value: [00000008] | [         8]
# 
#                55965: Register [ 0] written with value: [00000008] | [         8]
# 
#                57195: Register [10] written with value: [00000008] | [         8]
# 
#                57205: Register [ 9] written with value: [00000008] | [         8]
# 
#                57235: Register [ 0] written with value: [00000008] | [         8]
# 
#                58465: Register [10] written with value: [00000008] | [         8]
# 
#                58475: Register [ 9] written with value: [00000008] | [         8]
# 
#                58505: Register [ 0] written with value: [00000008] | [         8]
# 
#                59735: Register [10] written with value: [00000008] | [         8]
# 
#                59745: Register [ 9] written with value: [00000008] | [         8]
# 
#                59775: Register [ 0] written with value: [00000008] | [         8]
# 
#                61005: Register [10] written with value: [00000008] | [         8]
# 
#                61015: Register [ 9] written with value: [00000008] | [         8]
# 
#                61045: Register [ 0] written with value: [00000008] | [         8]
# 
#                62275: Register [10] written with value: [00000008] | [         8]
# 
#                62285: Register [ 9] written with value: [00000008] | [         8]
# 
#                62315: Register [ 0] written with value: [00000008] | [         8]
# 
#                63545: Register [10] written with value: [00000008] | [         8]
# 
#                63555: Register [ 9] written with value: [00000008] | [         8]
# 
#                63585: Register [ 0] written with value: [00000008] | [         8]
# 
#                64815: Register [10] written with value: [00000008] | [         8]
# 
#                64825: Register [ 9] written with value: [00000008] | [         8]
# 
#                64855: Register [ 0] written with value: [00000008] | [         8]
# 
#                66085: Register [10] written with value: [00000008] | [         8]
# 
#                66095: Register [ 9] written with value: [00000008] | [         8]
# 
#                66125: Register [ 0] written with value: [00000008] | [         8]
# 
#                67355: Register [10] written with value: [00000008] | [         8]
# 
#                67365: Register [ 9] written with value: [00000008] | [         8]
# 
#                67395: Register [ 0] written with value: [00000008] | [         8]
# 
#                68625: Register [10] written with value: [00000008] | [         8]
# 
#                68635: Register [ 9] written with value: [00000008] | [         8]
# 
#                68665: Register [ 0] written with value: [00000008] | [         8]
# 
#                69895: Register [10] written with value: [00000008] | [         8]
# 
#                69905: Register [ 9] written with value: [00000008] | [         8]
# 
#                69935: Register [ 0] written with value: [00000008] | [         8]
# 
#                71165: Register [10] written with value: [00000008] | [         8]
# 
#                71175: Register [ 9] written with value: [00000008] | [         8]
# 
#                71205: Register [ 0] written with value: [00000008] | [         8]
# 
#                72435: Register [10] written with value: [00000008] | [         8]
# 
#                72445: Register [ 9] written with value: [00000008] | [         8]
# 
#                72475: Register [ 0] written with value: [00000008] | [         8]
# 
#                73705: Register [10] written with value: [00000008] | [         8]
# 
#                73715: Register [ 9] written with value: [00000008] | [         8]
# 
#                73745: Register [ 0] written with value: [00000008] | [         8]
# 
#                74975: Register [10] written with value: [00000008] | [         8]
# 
#                74985: Register [ 9] written with value: [00000008] | [         8]
# 
#                75015: Register [ 0] written with value: [00000008] | [         8]
# 
#                76245: Register [10] written with value: [00000008] | [         8]
# 
#                76255: Register [ 9] written with value: [00000008] | [         8]
# 
#                76285: Register [ 0] written with value: [00000008] | [         8]
# 
#                77515: Register [10] written with value: [00000008] | [         8]
# 
#                77525: Register [ 9] written with value: [00000008] | [         8]
# 
#                77555: Register [ 0] written with value: [00000008] | [         8]
# 
#                78785: Register [10] written with value: [00000008] | [         8]
# 
#                78795: Register [ 9] written with value: [00000008] | [         8]
# 
#                78825: Register [ 0] written with value: [00000008] | [         8]
# 
#                80055: Register [10] written with value: [00000008] | [         8]
# 
#                80065: Register [ 9] written with value: [00000008] | [         8]
# 
#                80095: Register [ 0] written with value: [00000008] | [         8]
# 
#                81325: Register [10] written with value: [00000008] | [         8]
# 
#                81335: Register [ 9] written with value: [00000008] | [         8]
# 
#                81365: Register [ 0] written with value: [00000008] | [         8]
# 
#                82595: Register [10] written with value: [00000008] | [         8]
# 
#                82605: Register [ 9] written with value: [00000008] | [         8]
# 
#                82635: Register [ 0] written with value: [00000008] | [         8]
# 
#                83865: Register [10] written with value: [00000008] | [         8]
# 
#                83875: Register [ 9] written with value: [00000008] | [         8]
# 
#                83905: Register [ 0] written with value: [00000008] | [         8]
# 
#                85135: Register [10] written with value: [00000008] | [         8]
# 
#                85145: Register [ 9] written with value: [00000008] | [         8]
# 
#                85175: Register [ 0] written with value: [00000008] | [         8]
# 
#                86405: Register [10] written with value: [00000008] | [         8]
# 
#                86415: Register [ 9] written with value: [00000008] | [         8]
# 
#                86445: Register [ 0] written with value: [00000008] | [         8]
# 
#                87675: Register [10] written with value: [00000008] | [         8]
# 
#                87685: Register [ 9] written with value: [00000008] | [         8]
# 
#                87715: Register [ 0] written with value: [00000008] | [         8]
# 
#                88945: Register [10] written with value: [00000008] | [         8]
# 
#                88955: Register [ 9] written with value: [00000008] | [         8]
# 
#                88985: Register [ 0] written with value: [00000008] | [         8]
# 
#                90215: Register [10] written with value: [00000008] | [         8]
# 
#                90225: Register [ 9] written with value: [00000008] | [         8]
# 
#                90255: Register [ 0] written with value: [00000008] | [         8]
# 
#                91485: Register [10] written with value: [00000008] | [         8]
# 
#                91495: Register [ 9] written with value: [00000008] | [         8]
# 
#                91525: Register [ 0] written with value: [00000008] | [         8]
# 
#                92755: Register [10] written with value: [00000008] | [         8]
# 
#                92765: Register [ 9] written with value: [00000008] | [         8]
# 
#                92795: Register [ 0] written with value: [00000008] | [         8]
# 
#                94025: Register [10] written with value: [00000008] | [         8]
# 
#                94035: Register [ 9] written with value: [00000008] | [         8]
# 
#                94065: Register [ 0] written with value: [00000008] | [         8]
# 
#                95295: Register [10] written with value: [00000008] | [         8]
# 
#                95305: Register [ 9] written with value: [00000008] | [         8]
# 
#                95335: Register [ 0] written with value: [00000008] | [         8]
# 
#                96565: Register [10] written with value: [00000008] | [         8]
# 
#                96575: Register [ 9] written with value: [00000008] | [         8]
# 
#                96605: Register [ 0] written with value: [00000008] | [         8]
# 
#                97835: Register [10] written with value: [00000008] | [         8]
# 
#                97845: Register [ 9] written with value: [00000008] | [         8]
# 
#                97875: Register [ 0] written with value: [00000008] | [         8]
# 
#                99105: Register [10] written with value: [00000008] | [         8]
# 
#                99115: Register [ 9] written with value: [00000008] | [         8]
# 
#                99145: Register [ 0] written with value: [00000008] | [         8]
# 
#               100375: Register [10] written with value: [00000008] | [         8]
# 
#               100385: Register [ 9] written with value: [00000008] | [         8]
# 
#               100415: Register [ 0] written with value: [00000008] | [         8]
# 
#               101645: Register [10] written with value: [00000008] | [         8]
# 
#               101655: Register [ 9] written with value: [00000008] | [         8]
# 
#               101685: Register [ 0] written with value: [00000008] | [         8]
# 
#               102915: Register [10] written with value: [00000008] | [         8]
# 
#               102925: Register [ 9] written with value: [00000008] | [         8]
# 
#               102955: Register [ 0] written with value: [00000008] | [         8]
# 
#               104185: Register [10] written with value: [00000008] | [         8]
# 
#               104195: Register [ 9] written with value: [00000008] | [         8]
# 
#               104225: Register [ 0] written with value: [00000008] | [         8]
# 
#               105455: Register [10] written with value: [00000008] | [         8]
# 
#               105465: Register [ 9] written with value: [00000008] | [         8]
# 
#               105495: Register [ 0] written with value: [00000008] | [         8]
# 
#               106725: Register [10] written with value: [00000008] | [         8]
# 
#               106735: Register [ 9] written with value: [00000008] | [         8]
# 
#               106765: Register [ 0] written with value: [00000008] | [         8]
# 
#               107995: Register [10] written with value: [00000008] | [         8]
# 
#               108005: Register [ 9] written with value: [00000008] | [         8]
# 
#               108035: Register [ 0] written with value: [00000008] | [         8]
# 
#               109265: Register [10] written with value: [00000008] | [         8]
# 
#               109275: Register [ 9] written with value: [00000008] | [         8]
# 
#               109305: Register [ 0] written with value: [00000008] | [         8]
# 
#               110535: Register [10] written with value: [00000008] | [         8]
# 
#               110545: Register [ 9] written with value: [00000008] | [         8]
# 
#               110575: Register [ 0] written with value: [00000008] | [         8]
# 
#               111805: Register [10] written with value: [00000008] | [         8]
# 
#               111815: Register [ 9] written with value: [00000008] | [         8]
# 
#               111845: Register [ 0] written with value: [00000008] | [         8]
# 
#               113075: Register [10] written with value: [00000008] | [         8]
# 
#               113085: Register [ 9] written with value: [00000008] | [         8]
# 
#               113115: Register [ 0] written with value: [00000008] | [         8]
# 
#               114345: Register [10] written with value: [00000008] | [         8]
# 
#               114355: Register [ 9] written with value: [00000008] | [         8]
# 
#               114385: Register [ 0] written with value: [00000008] | [         8]
# 
#               115615: Register [10] written with value: [00000008] | [         8]
# 
#               115625: Register [ 9] written with value: [00000008] | [         8]
# 
#               115655: Register [ 0] written with value: [00000008] | [         8]
# 
#               116885: Register [10] written with value: [00000008] | [         8]
# 
#               116895: Register [ 9] written with value: [00000008] | [         8]
# 
#               116925: Register [ 0] written with value: [00000008] | [         8]
# 
#               118155: Register [10] written with value: [00000008] | [         8]
# 
#               118165: Register [ 9] written with value: [00000008] | [         8]
# 
#               118195: Register [ 0] written with value: [00000008] | [         8]
# 
#               119425: Register [10] written with value: [00000008] | [         8]
# 
#               119435: Register [ 9] written with value: [00000008] | [         8]
# 
#               119465: Register [ 0] written with value: [00000008] | [         8]
# 
#               120695: Register [10] written with value: [00000008] | [         8]
# 
#               120705: Register [ 9] written with value: [00000008] | [         8]
# 
#               120735: Register [ 0] written with value: [00000008] | [         8]
# 
#               121965: Register [10] written with value: [00000008] | [         8]
# 
#               121975: Register [ 9] written with value: [00000008] | [         8]
# 
#               122005: Register [ 0] written with value: [00000008] | [         8]
# 
#               123235: Register [10] written with value: [00000008] | [         8]
# 
#               123245: Register [ 9] written with value: [00000008] | [         8]
# 
#               123275: Register [ 0] written with value: [00000008] | [         8]
# 
#               124505: Register [10] written with value: [00000008] | [         8]
# 
#               124515: Register [ 9] written with value: [00000008] | [         8]
# 
#               124545: Register [ 0] written with value: [00000008] | [         8]
# 
#               125775: Register [10] written with value: [00000008] | [         8]
# 
#               125785: Register [ 9] written with value: [00000008] | [         8]
# 
#               125815: Register [ 0] written with value: [00000008] | [         8]
# 
#               127045: Register [10] written with value: [00000008] | [         8]
# 
#               127055: Register [ 9] written with value: [00000008] | [         8]
# 
#               127085: Register [ 0] written with value: [00000008] | [         8]
# 
#               128315: Register [10] written with value: [00000008] | [         8]
# 
#               128325: Register [ 9] written with value: [00000008] | [         8]
# 
#               128355: Register [ 0] written with value: [00000008] | [         8]
# 
#               129585: Register [10] written with value: [00000008] | [         8]
# 
#               129595: Register [ 9] written with value: [00000008] | [         8]
# 
#               129625: Register [ 0] written with value: [00000008] | [         8]
# 
#               130855: Register [10] written with value: [00000008] | [         8]
# 
#               130865: Register [ 9] written with value: [00000008] | [         8]
# 
#               130895: Register [ 0] written with value: [00000008] | [         8]
# 
#               132125: Register [10] written with value: [00000008] | [         8]
# 
#               132135: Register [ 9] written with value: [00000008] | [         8]
# 
#               132165: Register [ 0] written with value: [00000008] | [         8]
# 
#               133395: Register [10] written with value: [00000008] | [         8]
# 
#               133405: Register [ 9] written with value: [00000008] | [         8]
# 
#               133435: Register [ 0] written with value: [00000008] | [         8]
# 
#               134665: Register [10] written with value: [00000008] | [         8]
# 
#               134675: Register [ 9] written with value: [00000008] | [         8]
# 
#               134705: Register [ 0] written with value: [00000008] | [         8]
# 
#               135935: Register [10] written with value: [00000008] | [         8]
# 
#               135945: Register [ 9] written with value: [00000008] | [         8]
# 
#               135975: Register [ 0] written with value: [00000008] | [         8]
# 
#               137205: Register [10] written with value: [00000008] | [         8]
# 
#               137215: Register [ 9] written with value: [00000008] | [         8]
# 
#               137245: Register [ 0] written with value: [00000008] | [         8]
# 
#               138475: Register [10] written with value: [00000008] | [         8]
# 
#               138485: Register [ 9] written with value: [00000008] | [         8]
# 
#               138515: Register [ 0] written with value: [00000008] | [         8]
# 
#               139745: Register [10] written with value: [00000008] | [         8]
# 
#               139755: Register [ 9] written with value: [00000008] | [         8]
# 
#               139785: Register [ 0] written with value: [00000008] | [         8]
# 
#               141015: Register [10] written with value: [00000008] | [         8]
# 
#               141025: Register [ 9] written with value: [00000008] | [         8]
# 
#               141055: Register [ 0] written with value: [00000008] | [         8]
# 
#               142285: Register [10] written with value: [00000008] | [         8]
# 
#               142295: Register [ 9] written with value: [00000008] | [         8]
# 
#               142325: Register [ 0] written with value: [00000008] | [         8]
# 
#               143555: Register [10] written with value: [00000008] | [         8]
# 
#               143565: Register [ 9] written with value: [00000008] | [         8]
# 
#               143595: Register [ 0] written with value: [00000008] | [         8]
# 
#               144825: Register [10] written with value: [00000008] | [         8]
# 
#               144835: Register [ 9] written with value: [00000008] | [         8]
# 
#               144865: Register [ 0] written with value: [00000008] | [         8]
# 
#               146095: Register [10] written with value: [00000008] | [         8]
# 
#               146105: Register [ 9] written with value: [00000008] | [         8]
# 
#               146135: Register [ 0] written with value: [00000008] | [         8]
# 
#               147365: Register [10] written with value: [00000008] | [         8]
# 
#               147375: Register [ 9] written with value: [00000008] | [         8]
# 
#               147405: Register [ 0] written with value: [00000008] | [         8]
# 
#               148635: Register [10] written with value: [00000008] | [         8]
# 
#               148645: Register [ 9] written with value: [00000008] | [         8]
# 
#               148675: Register [ 0] written with value: [00000008] | [         8]
# 
#               149905: Register [10] written with value: [00000008] | [         8]
# 
#               149915: Register [ 9] written with value: [00000008] | [         8]
# 
#               149945: Register [ 0] written with value: [00000008] | [         8]
# 
#               151175: Register [10] written with value: [00000008] | [         8]
# 
#               151185: Register [ 9] written with value: [00000008] | [         8]
# 
#               151215: Register [ 0] written with value: [00000008] | [         8]
# 
#               152445: Register [10] written with value: [00000008] | [         8]
# 
#               152455: Register [ 9] written with value: [00000008] | [         8]
# 
#               152485: Register [ 0] written with value: [00000008] | [         8]
# 
#               153715: Register [10] written with value: [00000008] | [         8]
# 
#               153725: Register [ 9] written with value: [00000008] | [         8]
# 
#               153755: Register [ 0] written with value: [00000008] | [         8]
# 
#               154985: Register [10] written with value: [00000008] | [         8]
# 
#               154995: Register [ 9] written with value: [00000008] | [         8]
# 
#               155025: Register [ 0] written with value: [00000008] | [         8]
# 
#               156255: Register [10] written with value: [00000008] | [         8]
# 
#               156265: Register [ 9] written with value: [00000008] | [         8]
# 
#               156295: Register [ 0] written with value: [00000008] | [         8]
# 
#               157525: Register [10] written with value: [00000008] | [         8]
# 
#               157535: Register [ 9] written with value: [00000008] | [         8]
# 
#               157565: Register [ 0] written with value: [00000008] | [         8]
# 
#               158795: Register [10] written with value: [00000008] | [         8]
# 
#               158805: Register [ 9] written with value: [00000008] | [         8]
# 
#               158835: Register [ 0] written with value: [00000008] | [         8]
# 
#               160065: Register [10] written with value: [00000008] | [         8]
# 
#               160075: Register [ 9] written with value: [00000008] | [         8]
# 
#               160105: Register [ 0] written with value: [00000008] | [         8]
# 
#               161335: Register [10] written with value: [00000008] | [         8]
# 
#               161345: Register [ 9] written with value: [00000008] | [         8]
# 
#               161375: Register [ 0] written with value: [00000008] | [         8]
# 
#               162605: Register [10] written with value: [00000008] | [         8]
# 
#               162615: Register [ 9] written with value: [00000008] | [         8]
# 
#               162645: Register [ 0] written with value: [00000008] | [         8]
# 
#               163875: Register [10] written with value: [00000008] | [         8]
# 
#               163885: Register [ 9] written with value: [00000008] | [         8]
# 
#               163915: Register [ 0] written with value: [00000008] | [         8]
# 
#               165145: Register [10] written with value: [00000008] | [         8]
# 
#               165155: Register [ 9] written with value: [00000008] | [         8]
# 
#               165185: Register [ 0] written with value: [00000008] | [         8]
# 
#               166415: Register [10] written with value: [00000008] | [         8]
# 
#               166425: Register [ 9] written with value: [00000008] | [         8]
# 
#               166455: Register [ 0] written with value: [00000008] | [         8]
# 
#               167685: Register [10] written with value: [00000008] | [         8]
# 
#               167695: Register [ 9] written with value: [00000008] | [         8]
# 
#               167725: Register [ 0] written with value: [00000008] | [         8]
# 
#               168955: Register [10] written with value: [00000008] | [         8]
# 
#               168965: Register [ 9] written with value: [00000008] | [         8]
# 
#               168995: Register [ 0] written with value: [00000008] | [         8]
# 
#               170225: Register [10] written with value: [00000008] | [         8]
# 
#               170235: Register [ 9] written with value: [00000008] | [         8]
# 
#               170265: Register [ 0] written with value: [00000008] | [         8]
# 
#               171495: Register [10] written with value: [00000008] | [         8]
# 
#               171505: Register [ 9] written with value: [00000008] | [         8]
# 
#               171535: Register [ 0] written with value: [00000008] | [         8]
# 
#               172765: Register [10] written with value: [00000008] | [         8]
# 
#               172775: Register [ 9] written with value: [00000008] | [         8]
# 
#               172805: Register [ 0] written with value: [00000008] | [         8]
# 
#               174035: Register [10] written with value: [00000008] | [         8]
# 
#               174045: Register [ 9] written with value: [00000008] | [         8]
# 
#               174075: Register [ 0] written with value: [00000008] | [         8]
# 
#               175305: Register [10] written with value: [00000008] | [         8]
# 
#               175315: Register [ 9] written with value: [00000008] | [         8]
# 
#               175345: Register [ 0] written with value: [00000008] | [         8]
# 
#               176575: Register [10] written with value: [00000008] | [         8]
# 
#               176585: Register [ 9] written with value: [00000008] | [         8]
# 
#               176615: Register [ 0] written with value: [00000008] | [         8]
# 
#               177845: Register [10] written with value: [00000008] | [         8]
# 
#               177855: Register [ 9] written with value: [00000008] | [         8]
# 
#               177885: Register [ 0] written with value: [00000008] | [         8]
# 
#               179115: Register [10] written with value: [00000008] | [         8]
# 
#               179125: Register [ 9] written with value: [00000008] | [         8]
# 
#               179155: Register [ 0] written with value: [00000008] | [         8]
# 
#               180385: Register [10] written with value: [00000008] | [         8]
# 
#               180395: Register [ 9] written with value: [00000008] | [         8]
# 
#               180425: Register [ 0] written with value: [00000008] | [         8]
# 
#               181655: Register [10] written with value: [00000008] | [         8]
# 
#               181665: Register [ 9] written with value: [00000008] | [         8]
# 
#               181695: Register [ 0] written with value: [00000008] | [         8]
# 
#               182925: Register [10] written with value: [00000008] | [         8]
# 
#               182935: Register [ 9] written with value: [00000008] | [         8]
# 
#               182965: Register [ 0] written with value: [00000008] | [         8]
# 
#               184195: Register [10] written with value: [00000008] | [         8]
# 
#               184205: Register [ 9] written with value: [00000008] | [         8]
# 
#               184235: Register [ 0] written with value: [00000008] | [         8]
# 
#               185465: Register [10] written with value: [00000008] | [         8]
# 
#               185475: Register [ 9] written with value: [00000008] | [         8]
# 
#               185505: Register [ 0] written with value: [00000008] | [         8]
# 
#               186735: Register [10] written with value: [00000008] | [         8]
# 
#               186745: Register [ 9] written with value: [00000008] | [         8]
# 
#               186775: Register [ 0] written with value: [00000008] | [         8]
# 
#               188005: Register [10] written with value: [00000008] | [         8]
# 
#               188015: Register [ 9] written with value: [00000008] | [         8]
# 
#               188045: Register [ 0] written with value: [00000008] | [         8]
# 
#               189275: Register [10] written with value: [00000008] | [         8]
# 
#               189285: Register [ 9] written with value: [00000008] | [         8]
# 
#               189315: Register [ 0] written with value: [00000008] | [         8]
# 
#               190545: Register [10] written with value: [00000008] | [         8]
# 
#               190555: Register [ 9] written with value: [00000008] | [         8]
# 
#               190585: Register [ 0] written with value: [00000008] | [         8]
# 
#               191815: Register [10] written with value: [00000008] | [         8]
# 
#               191825: Register [ 9] written with value: [00000008] | [         8]
# 
#               191855: Register [ 0] written with value: [00000008] | [         8]
# 
#               193085: Register [10] written with value: [00000008] | [         8]
# 
#               193095: Register [ 9] written with value: [00000008] | [         8]
# 
#               193125: Register [ 0] written with value: [00000008] | [         8]
# 
#               194355: Register [10] written with value: [00000008] | [         8]
# 
#               194365: Register [ 9] written with value: [00000008] | [         8]
# 
#               194395: Register [ 0] written with value: [00000008] | [         8]
# 
#               195625: Register [10] written with value: [00000008] | [         8]
# 
#               195635: Register [ 9] written with value: [00000008] | [         8]
# 
#               195665: Register [ 0] written with value: [00000008] | [         8]
# 
#               196895: Register [10] written with value: [00000008] | [         8]
# 
#               196905: Register [ 9] written with value: [00000008] | [         8]
# 
#               196935: Register [ 0] written with value: [00000008] | [         8]
# 
#               198165: Register [10] written with value: [00000008] | [         8]
# 
#               198175: Register [ 9] written with value: [00000008] | [         8]
# 
#               198205: Register [ 0] written with value: [00000008] | [         8]
# 
#               199435: Register [10] written with value: [00000008] | [         8]
# 
#               199445: Register [ 9] written with value: [00000008] | [         8]
# 
#               199475: Register [ 0] written with value: [00000008] | [         8]
# 
#               200705: Register [10] written with value: [00000008] | [         8]
# 
#               200715: Register [ 9] written with value: [00000008] | [         8]
# 
#               200745: Register [ 0] written with value: [00000008] | [         8]
# 
#               201975: Register [10] written with value: [00000008] | [         8]
# 
#               201985: Register [ 9] written with value: [00000008] | [         8]
# 
#               202015: Register [ 0] written with value: [00000008] | [         8]
# 
#               203245: Register [10] written with value: [00000008] | [         8]
# 
#               203255: Register [ 9] written with value: [00000008] | [         8]
# 
#               203285: Register [ 0] written with value: [00000008] | [         8]
# 
#               204515: Register [10] written with value: [00000008] | [         8]
# 
#               204525: Register [ 9] written with value: [00000008] | [         8]
# 
#               204555: Register [ 0] written with value: [00000008] | [         8]
# 
#               205785: Register [10] written with value: [00000008] | [         8]
# 
#               205795: Register [ 9] written with value: [00000008] | [         8]
# 
#               205825: Register [ 0] written with value: [00000008] | [         8]
# 
#               207055: Register [10] written with value: [00000008] | [         8]
# 
#               207065: Register [ 9] written with value: [00000008] | [         8]
# 
#               207095: Register [ 0] written with value: [00000008] | [         8]
# 
#               208325: Register [10] written with value: [00000008] | [         8]
# 
#               208335: Register [ 9] written with value: [00000008] | [         8]
# 
#               208365: Register [ 0] written with value: [00000008] | [         8]
# 
#               209595: Register [10] written with value: [00000008] | [         8]
# 
#               209605: Register [ 9] written with value: [00000008] | [         8]
# 
#               209635: Register [ 0] written with value: [00000008] | [         8]
# 
#               210865: Register [10] written with value: [00000008] | [         8]
# 
#               210875: Register [ 9] written with value: [00000008] | [         8]
# 
#               210905: Register [ 0] written with value: [00000008] | [         8]
# 
#               212135: Register [10] written with value: [00000008] | [         8]
# 
#               212145: Register [ 9] written with value: [00000008] | [         8]
# 
#               212175: Register [ 0] written with value: [00000008] | [         8]
# 
#               213405: Register [10] written with value: [00000008] | [         8]
# 
#               213415: Register [ 9] written with value: [00000008] | [         8]
# 
#               213445: Register [ 0] written with value: [00000008] | [         8]
# 
#               214675: Register [10] written with value: [00000008] | [         8]
# 
#               214685: Register [ 9] written with value: [00000008] | [         8]
# 
#               214715: Register [ 0] written with value: [00000008] | [         8]
# 
#               215945: Register [10] written with value: [00000008] | [         8]
# 
#               215955: Register [ 9] written with value: [00000008] | [         8]
# 
#               215985: Register [ 0] written with value: [00000008] | [         8]
# 
#               217215: Register [10] written with value: [00000008] | [         8]
# 
#               217225: Register [ 9] written with value: [00000008] | [         8]
# 
#               217255: Register [ 0] written with value: [00000008] | [         8]
# 
#               218485: Register [10] written with value: [00000008] | [         8]
# 
#               218495: Register [ 9] written with value: [00000008] | [         8]
# 
#               218525: Register [ 0] written with value: [00000008] | [         8]
# 
#               219755: Register [10] written with value: [00000008] | [         8]
# 
#               219765: Register [ 9] written with value: [00000008] | [         8]
# 
#               219795: Register [ 0] written with value: [00000008] | [         8]
# 
#               221025: Register [10] written with value: [00000008] | [         8]
# 
#               221035: Register [ 9] written with value: [00000008] | [         8]
# 
#               221065: Register [ 0] written with value: [00000008] | [         8]
# 
#               222295: Register [10] written with value: [00000008] | [         8]
# 
#               222305: Register [ 9] written with value: [00000008] | [         8]
# 
#               222335: Register [ 0] written with value: [00000008] | [         8]
# 
#               223565: Register [10] written with value: [00000008] | [         8]
# 
#               223575: Register [ 9] written with value: [00000008] | [         8]
# 
#               223605: Register [ 0] written with value: [00000008] | [         8]
# 
#               224835: Register [10] written with value: [00000008] | [         8]
# 
#               224845: Register [ 9] written with value: [00000008] | [         8]
# 
#               224875: Register [ 0] written with value: [00000008] | [         8]
# 
#               226105: Register [10] written with value: [00000008] | [         8]
# 
#               226115: Register [ 9] written with value: [00000008] | [         8]
# 
#               226145: Register [ 0] written with value: [00000008] | [         8]
# 
#               227375: Register [10] written with value: [00000008] | [         8]
# 
#               227385: Register [ 9] written with value: [00000008] | [         8]
# 
#               227415: Register [ 0] written with value: [00000008] | [         8]
# 
#               228645: Register [10] written with value: [00000008] | [         8]
# 
#               228655: Register [ 9] written with value: [00000008] | [         8]
# 
#               228685: Register [ 0] written with value: [00000008] | [         8]
# 
#               229915: Register [10] written with value: [00000008] | [         8]
# 
#               229925: Register [ 9] written with value: [00000008] | [         8]
# 
#               229955: Register [ 0] written with value: [00000008] | [         8]
# 
#               231185: Register [10] written with value: [00000008] | [         8]
# 
#               231195: Register [ 9] written with value: [00000008] | [         8]
# 
#               231225: Register [ 0] written with value: [00000008] | [         8]
# 
#               232455: Register [10] written with value: [00000008] | [         8]
# 
#               232465: Register [ 9] written with value: [00000008] | [         8]
# 
#               232495: Register [ 0] written with value: [00000008] | [         8]
# 
#               233725: Register [10] written with value: [00000008] | [         8]
# 
#               233735: Register [ 9] written with value: [00000008] | [         8]
# 
#               233765: Register [ 0] written with value: [00000008] | [         8]
# 
#               234995: Register [10] written with value: [00000008] | [         8]
# 
#               235005: Register [ 9] written with value: [00000008] | [         8]
# 
#               235035: Register [ 0] written with value: [00000008] | [         8]
# 
#               236265: Register [10] written with value: [00000008] | [         8]
# 
#               236275: Register [ 9] written with value: [00000008] | [         8]
# 
#               236305: Register [ 0] written with value: [00000008] | [         8]
# 
#               237535: Register [10] written with value: [00000008] | [         8]
# 
#               237545: Register [ 9] written with value: [00000008] | [         8]
# 
#               237575: Register [ 0] written with value: [00000008] | [         8]
# 
#               238805: Register [10] written with value: [00000008] | [         8]
# 
#               238815: Register [ 9] written with value: [00000008] | [         8]
# 
#               238845: Register [ 0] written with value: [00000008] | [         8]
# 
#               240075: Register [10] written with value: [00000008] | [         8]
# 
#               240085: Register [ 9] written with value: [00000008] | [         8]
# 
#               240115: Register [ 0] written with value: [00000008] | [         8]
# 
#               241345: Register [10] written with value: [00000008] | [         8]
# 
#               241355: Register [ 9] written with value: [00000008] | [         8]
# 
#               241385: Register [ 0] written with value: [00000008] | [         8]
# 
#               242615: Register [10] written with value: [00000008] | [         8]
# 
#               242625: Register [ 9] written with value: [00000008] | [         8]
# 
#               242655: Register [ 0] written with value: [00000008] | [         8]
# 
#               243885: Register [10] written with value: [00000008] | [         8]
# 
#               243895: Register [ 9] written with value: [00000008] | [         8]
# 
#               243925: Register [ 0] written with value: [00000008] | [         8]
# 
#               245155: Register [10] written with value: [00000008] | [         8]
# 
#               245165: Register [ 9] written with value: [00000008] | [         8]
# 
#               245195: Register [ 0] written with value: [00000008] | [         8]
# 
#               246425: Register [10] written with value: [00000008] | [         8]
# 
#               246435: Register [ 9] written with value: [00000008] | [         8]
# 
#               246465: Register [ 0] written with value: [00000008] | [         8]
# 
#               247695: Register [10] written with value: [00000008] | [         8]
# 
#               247705: Register [ 9] written with value: [00000008] | [         8]
# 
#               247735: Register [ 0] written with value: [00000008] | [         8]
# 
#               248965: Register [10] written with value: [00000008] | [         8]
# 
#               248975: Register [ 9] written with value: [00000008] | [         8]
# 
#               249005: Register [ 0] written with value: [00000008] | [         8]
# 
#               250235: Register [10] written with value: [00000008] | [         8]
# 
#               250245: Register [ 9] written with value: [00000008] | [         8]
# 
#               250275: Register [ 0] written with value: [00000008] | [         8]
# 
#               251505: Register [10] written with value: [00000008] | [         8]
# 
#               251515: Register [ 9] written with value: [00000008] | [         8]
# 
#               251545: Register [ 0] written with value: [00000008] | [         8]
# 
#               252775: Register [10] written with value: [00000008] | [         8]
# 
#               252785: Register [ 9] written with value: [00000008] | [         8]
# 
#               252815: Register [ 0] written with value: [00000008] | [         8]
# 
#               254045: Register [10] written with value: [00000008] | [         8]
# 
#               254055: Register [ 9] written with value: [00000008] | [         8]
# 
#               254085: Register [ 0] written with value: [00000008] | [         8]
# 
#               255315: Register [10] written with value: [00000008] | [         8]
# 
#               255325: Register [ 9] written with value: [00000008] | [         8]
# 
#               255355: Register [ 0] written with value: [00000008] | [         8]
# 
#               256585: Register [10] written with value: [00000008] | [         8]
# 
#               256595: Register [ 9] written with value: [00000008] | [         8]
# 
#               256625: Register [ 0] written with value: [00000008] | [         8]
# 
#               257855: Register [10] written with value: [00000008] | [         8]
# 
#               257865: Register [ 9] written with value: [00000008] | [         8]
# 
#               257895: Register [ 0] written with value: [00000008] | [         8]
# 
#               259125: Register [10] written with value: [00000008] | [         8]
# 
#               259135: Register [ 9] written with value: [00000008] | [         8]
# 
#               259165: Register [ 0] written with value: [00000008] | [         8]
# 
#               260395: Register [10] written with value: [00000008] | [         8]
# 
#               260405: Register [ 9] written with value: [00000008] | [         8]
# 
#               260435: Register [ 0] written with value: [00000008] | [         8]
# 
#               261665: Register [10] written with value: [00000008] | [         8]
# 
#               261675: Register [ 9] written with value: [00000008] | [         8]
# 
#               261705: Register [ 0] written with value: [00000008] | [         8]
# 
#               262935: Register [10] written with value: [00000008] | [         8]
# 
#               262945: Register [ 9] written with value: [00000008] | [         8]
# 
#               262975: Register [ 0] written with value: [00000008] | [         8]
# 
#               264205: Register [10] written with value: [00000008] | [         8]
# 
#               264215: Register [ 9] written with value: [00000008] | [         8]
# 
#               264245: Register [ 0] written with value: [00000008] | [         8]
# 
#               265475: Register [10] written with value: [00000008] | [         8]
# 
#               265485: Register [ 9] written with value: [00000008] | [         8]
# 
#               265515: Register [ 0] written with value: [00000008] | [         8]
# 
#               266745: Register [10] written with value: [00000008] | [         8]
# 
#               266755: Register [ 9] written with value: [00000008] | [         8]
# 
#               266785: Register [ 0] written with value: [00000008] | [         8]
# 
#               268015: Register [10] written with value: [00000008] | [         8]
# 
#               268025: Register [ 9] written with value: [00000008] | [         8]
# 
#               268055: Register [ 0] written with value: [00000008] | [         8]
# 
#               269285: Register [10] written with value: [00000008] | [         8]
# 
#               269295: Register [ 9] written with value: [00000008] | [         8]
# 
#               269325: Register [ 0] written with value: [00000008] | [         8]
# 
#               270555: Register [10] written with value: [00000008] | [         8]
# 
#               270565: Register [ 9] written with value: [00000008] | [         8]
# 
#               270595: Register [ 0] written with value: [00000008] | [         8]
# 
#               271825: Register [10] written with value: [00000008] | [         8]
# 
#               271835: Register [ 9] written with value: [00000008] | [         8]
# 
#               271865: Register [ 0] written with value: [00000008] | [         8]
# 
#               273095: Register [10] written with value: [00000008] | [         8]
# 
#               273105: Register [ 9] written with value: [00000008] | [         8]
# 
#               273135: Register [ 0] written with value: [00000008] | [         8]
# 
#               274365: Register [10] written with value: [00000008] | [         8]
# 
#               274375: Register [ 9] written with value: [00000008] | [         8]
# 
#               274405: Register [ 0] written with value: [00000008] | [         8]
# 
#               275635: Register [10] written with value: [00000008] | [         8]
# 
#               275645: Register [ 9] written with value: [00000008] | [         8]
# 
#               275675: Register [ 0] written with value: [00000008] | [         8]
# 
#               276905: Register [10] written with value: [00000008] | [         8]
# 
#               276915: Register [ 9] written with value: [00000008] | [         8]
# 
#               276945: Register [ 0] written with value: [00000008] | [         8]
# 
#               278175: Register [10] written with value: [00000008] | [         8]
# 
#               278185: Register [ 9] written with value: [00000008] | [         8]
# 
#               278215: Register [ 0] written with value: [00000008] | [         8]
# 
#               279445: Register [10] written with value: [00000008] | [         8]
# 
#               279455: Register [ 9] written with value: [00000008] | [         8]
# 
#               279485: Register [ 0] written with value: [00000008] | [         8]
# 
#               280715: Register [10] written with value: [00000008] | [         8]
# 
#               280725: Register [ 9] written with value: [00000008] | [         8]
# 
#               280755: Register [ 0] written with value: [00000008] | [         8]
# 
#               281985: Register [10] written with value: [00000008] | [         8]
# 
#               281995: Register [ 9] written with value: [00000008] | [         8]
# 
#               282025: Register [ 0] written with value: [00000008] | [         8]
# 
#               283255: Register [10] written with value: [00000008] | [         8]
# 
#               283265: Register [ 9] written with value: [00000008] | [         8]
# 
#               283295: Register [ 0] written with value: [00000008] | [         8]
# 
#               284525: Register [10] written with value: [00000008] | [         8]
# 
#               284535: Register [ 9] written with value: [00000008] | [         8]
# 
#               284565: Register [ 0] written with value: [00000008] | [         8]
# 
#               285795: Register [10] written with value: [00000008] | [         8]
# 
#               285805: Register [ 9] written with value: [00000008] | [         8]
# 
#               285835: Register [ 0] written with value: [00000008] | [         8]
# 
#               287065: Register [10] written with value: [00000008] | [         8]
# 
#               287075: Register [ 9] written with value: [00000008] | [         8]
# 
#               287105: Register [ 0] written with value: [00000008] | [         8]
# 
#               288335: Register [10] written with value: [00000008] | [         8]
# 
#               288345: Register [ 9] written with value: [00000008] | [         8]
# 
#               288375: Register [ 0] written with value: [00000008] | [         8]
# 
#               289605: Register [10] written with value: [00000008] | [         8]
# 
#               289615: Register [ 9] written with value: [00000008] | [         8]
# 
#               289645: Register [ 0] written with value: [00000008] | [         8]
# 
#               290875: Register [10] written with value: [00000008] | [         8]
# 
#               290885: Register [ 9] written with value: [00000008] | [         8]
# 
#               290915: Register [ 0] written with value: [00000008] | [         8]
# 
#               292145: Register [10] written with value: [00000008] | [         8]
# 
#               292155: Register [ 9] written with value: [00000008] | [         8]
# 
#               292185: Register [ 0] written with value: [00000008] | [         8]
# 
#               293415: Register [10] written with value: [00000008] | [         8]
# 
#               293425: Register [ 9] written with value: [00000008] | [         8]
# 
#               293455: Register [ 0] written with value: [00000008] | [         8]
# 
#               294685: Register [10] written with value: [00000008] | [         8]
# 
#               294695: Register [ 9] written with value: [00000008] | [         8]
# 
#               294725: Register [ 0] written with value: [00000008] | [         8]
# 
#               295955: Register [10] written with value: [00000008] | [         8]
# 
#               295965: Register [ 9] written with value: [00000008] | [         8]
# 
#               295995: Register [ 0] written with value: [00000008] | [         8]
# 
#               297225: Register [10] written with value: [00000008] | [         8]
# 
#               297235: Register [ 9] written with value: [00000008] | [         8]
# 
#               297265: Register [ 0] written with value: [00000008] | [         8]
# 
#               298495: Register [10] written with value: [00000008] | [         8]
# 
#               298505: Register [ 9] written with value: [00000008] | [         8]
# 
#               298535: Register [ 0] written with value: [00000008] | [         8]
# 
#               299765: Register [10] written with value: [00000008] | [         8]
# 
#               299775: Register [ 9] written with value: [00000008] | [         8]
# 
#               299805: Register [ 0] written with value: [00000008] | [         8]
# 
#               301035: Register [10] written with value: [00000008] | [         8]
# 
#               301045: Register [ 9] written with value: [00000008] | [         8]
# 
#               301075: Register [ 0] written with value: [00000008] | [         8]
# 
#               302305: Register [10] written with value: [00000008] | [         8]
# 
#               302315: Register [ 9] written with value: [00000008] | [         8]
# 
#               302345: Register [ 0] written with value: [00000008] | [         8]
# 
#               303575: Register [10] written with value: [00000008] | [         8]
# 
#               303585: Register [ 9] written with value: [00000008] | [         8]
# 
#               303615: Register [ 0] written with value: [00000008] | [         8]
# 
#               304845: Register [10] written with value: [00000008] | [         8]
# 
#               304855: Register [ 9] written with value: [00000008] | [         8]
# 
#               304885: Register [ 0] written with value: [00000008] | [         8]
# 
#               306115: Register [10] written with value: [00000008] | [         8]
# 
#               306125: Register [ 9] written with value: [00000008] | [         8]
# 
#               306155: Register [ 0] written with value: [00000008] | [         8]
# 
#               307385: Register [10] written with value: [00000008] | [         8]
# 
#               307395: Register [ 9] written with value: [00000008] | [         8]
# 
#               307425: Register [ 0] written with value: [00000008] | [         8]
# 
#               308655: Register [10] written with value: [00000008] | [         8]
# 
#               308665: Register [ 9] written with value: [00000008] | [         8]
# 
#               308695: Register [ 0] written with value: [00000008] | [         8]
# 
#               309925: Register [10] written with value: [00000008] | [         8]
# 
#               309935: Register [ 9] written with value: [00000008] | [         8]
# 
#               309965: Register [ 0] written with value: [00000008] | [         8]
# 
#               311195: Register [10] written with value: [00000008] | [         8]
# 
#               311205: Register [ 9] written with value: [00000008] | [         8]
# 
#               311235: Register [ 0] written with value: [00000008] | [         8]
# 
#               312465: Register [10] written with value: [00000008] | [         8]
# 
#               312475: Register [ 9] written with value: [00000008] | [         8]
# 
#               312505: Register [ 0] written with value: [00000008] | [         8]
# 
#               313735: Register [10] written with value: [00000008] | [         8]
# 
#               313745: Register [ 9] written with value: [00000008] | [         8]
# 
#               313775: Register [ 0] written with value: [00000008] | [         8]
# 
#               315005: Register [10] written with value: [00000008] | [         8]
# 
#               315015: Register [ 9] written with value: [00000008] | [         8]
# 
#               315045: Register [ 0] written with value: [00000008] | [         8]
# 
#               316275: Register [10] written with value: [00000008] | [         8]
# 
#               316285: Register [ 9] written with value: [00000008] | [         8]
# 
#               316315: Register [ 0] written with value: [00000008] | [         8]
# 
#               317545: Register [10] written with value: [00000008] | [         8]
# 
#               317555: Register [ 9] written with value: [00000008] | [         8]
# 
#               317585: Register [ 0] written with value: [00000008] | [         8]
# 
#               318815: Register [10] written with value: [00000008] | [         8]
# 
#               318825: Register [ 9] written with value: [00000008] | [         8]
# 
#               318855: Register [ 0] written with value: [00000008] | [         8]
# 
#               320085: Register [10] written with value: [00000008] | [         8]
# 
#               320095: Register [ 9] written with value: [00000008] | [         8]
# 
#               320125: Register [ 0] written with value: [00000008] | [         8]
# 
#               321355: Register [10] written with value: [00000008] | [         8]
# 
#               321365: Register [ 9] written with value: [00000008] | [         8]
# 
#               321395: Register [ 0] written with value: [00000008] | [         8]
# 
#               322625: Register [10] written with value: [00000008] | [         8]
# 
#               322635: Register [ 9] written with value: [00000008] | [         8]
# 
#               322665: Register [ 0] written with value: [00000008] | [         8]
# 
#               323895: Register [10] written with value: [00000008] | [         8]
# 
#               323905: Register [ 9] written with value: [00000008] | [         8]
# 
#               323935: Register [ 0] written with value: [00000008] | [         8]
# 
#               325165: Register [10] written with value: [00000008] | [         8]
# 
#               325175: Register [ 9] written with value: [00000008] | [         8]
# 
#               325205: Register [ 0] written with value: [00000008] | [         8]
# 
#               326435: Register [10] written with value: [00000008] | [         8]
# 
#               326445: Register [ 9] written with value: [00000008] | [         8]
# 
#               326475: Register [ 0] written with value: [00000008] | [         8]
# 
#               327705: Register [10] written with value: [00000008] | [         8]
# 
#               327715: Register [ 9] written with value: [00000008] | [         8]
# 
#               327745: Register [ 0] written with value: [00000008] | [         8]
# 
#               328975: Register [10] written with value: [00000008] | [         8]
# 
#               328985: Register [ 9] written with value: [00000008] | [         8]
# 
#               329015: Register [ 0] written with value: [00000008] | [         8]
# 
#               330245: Register [10] written with value: [00000008] | [         8]
# 
#               330255: Register [ 9] written with value: [00000008] | [         8]
# 
#               330285: Register [ 0] written with value: [00000008] | [         8]
# 
#               331515: Register [10] written with value: [00000008] | [         8]
# 
#               331525: Register [ 9] written with value: [00000008] | [         8]
# 
#               331555: Register [ 0] written with value: [00000008] | [         8]
# 
#               332785: Register [10] written with value: [00000008] | [         8]
# 
#               332795: Register [ 9] written with value: [00000008] | [         8]
# 
#               332825: Register [ 0] written with value: [00000008] | [         8]
# 
#               334055: Register [10] written with value: [00000008] | [         8]
# 
#               334065: Register [ 9] written with value: [00000008] | [         8]
# 
#               334095: Register [ 0] written with value: [00000008] | [         8]
# 
#               335325: Register [10] written with value: [00000008] | [         8]
# 
#               335335: Register [ 9] written with value: [00000008] | [         8]
# 
#               335365: Register [ 0] written with value: [00000008] | [         8]
# 
#               336595: Register [10] written with value: [00000008] | [         8]
# 
#               336605: Register [ 9] written with value: [00000008] | [         8]
# 
#               336635: Register [ 0] written with value: [00000008] | [         8]
# 
#               337865: Register [10] written with value: [00000008] | [         8]
# 
#               337875: Register [ 9] written with value: [00000008] | [         8]
# 
#               337905: Register [ 0] written with value: [00000008] | [         8]
# 
#               339135: Register [10] written with value: [00000008] | [         8]
# 
#               339145: Register [ 9] written with value: [00000008] | [         8]
# 
#               339175: Register [ 0] written with value: [00000008] | [         8]
# 
#               340405: Register [10] written with value: [00000008] | [         8]
# 
#               340415: Register [ 9] written with value: [00000008] | [         8]
# 
#               340445: Register [ 0] written with value: [00000008] | [         8]
# 
#               341675: Register [10] written with value: [00000008] | [         8]
# 
#               341685: Register [ 9] written with value: [00000008] | [         8]
# 
#               341715: Register [ 0] written with value: [00000008] | [         8]
# 
#               342945: Register [10] written with value: [00000008] | [         8]
# 
#               342955: Register [ 9] written with value: [00000008] | [         8]
# 
#               342985: Register [ 0] written with value: [00000008] | [         8]
# 
#               344215: Register [10] written with value: [00000008] | [         8]
# 
#               344225: Register [ 9] written with value: [00000008] | [         8]
# 
#               344255: Register [ 0] written with value: [00000008] | [         8]
# 
#               345485: Register [10] written with value: [00000008] | [         8]
# 
#               345495: Register [ 9] written with value: [00000008] | [         8]
# 
#               345525: Register [ 0] written with value: [00000008] | [         8]
# 
#               346755: Register [10] written with value: [00000008] | [         8]
# 
#               346765: Register [ 9] written with value: [00000008] | [         8]
# 
#               346795: Register [ 0] written with value: [00000008] | [         8]
# 
#               348025: Register [10] written with value: [00000008] | [         8]
# 
#               348035: Register [ 9] written with value: [00000008] | [         8]
# 
#               348065: Register [ 0] written with value: [00000008] | [         8]
# 
#               349295: Register [10] written with value: [00000008] | [         8]
# 
#               349305: Register [ 9] written with value: [00000008] | [         8]
# 
#               349335: Register [ 0] written with value: [00000008] | [         8]
# 
#               350565: Register [10] written with value: [00000008] | [         8]
# 
#               350575: Register [ 9] written with value: [00000008] | [         8]
# 
#               350605: Register [ 0] written with value: [00000008] | [         8]
# 
#               351835: Register [10] written with value: [00000008] | [         8]
# 
#               351845: Register [ 9] written with value: [00000008] | [         8]
# 
#               351875: Register [ 0] written with value: [00000008] | [         8]
# 
#               353105: Register [10] written with value: [00000008] | [         8]
# 
#               353115: Register [ 9] written with value: [00000008] | [         8]
# 
#               353145: Register [ 0] written with value: [00000008] | [         8]
# 
#               354375: Register [10] written with value: [00000008] | [         8]
# 
#               354385: Register [ 9] written with value: [00000008] | [         8]
# 
#               354415: Register [ 0] written with value: [00000008] | [         8]
# 
#               355645: Register [10] written with value: [00000008] | [         8]
# 
#               355655: Register [ 9] written with value: [00000008] | [         8]
# 
#               355685: Register [ 0] written with value: [00000008] | [         8]
# 
#               356915: Register [10] written with value: [00000008] | [         8]
# 
#               356925: Register [ 9] written with value: [00000008] | [         8]
# 
#               356955: Register [ 0] written with value: [00000008] | [         8]
# 
#               358185: Register [10] written with value: [00000008] | [         8]
# 
#               358195: Register [ 9] written with value: [00000008] | [         8]
# 
#               358225: Register [ 0] written with value: [00000008] | [         8]
# 
#               359455: Register [10] written with value: [00000008] | [         8]
# 
#               359465: Register [ 9] written with value: [00000008] | [         8]
# 
#               359495: Register [ 0] written with value: [00000008] | [         8]
# 
#               360725: Register [10] written with value: [00000008] | [         8]
# 
#               360735: Register [ 9] written with value: [00000008] | [         8]
# 
#               360765: Register [ 0] written with value: [00000008] | [         8]
# 
#               361995: Register [10] written with value: [00000008] | [         8]
# 
#               362005: Register [ 9] written with value: [00000008] | [         8]
# 
#               362035: Register [ 0] written with value: [00000008] | [         8]
# 
#               363265: Register [10] written with value: [00000008] | [         8]
# 
#               363275: Register [ 9] written with value: [00000008] | [         8]
# 
#               363305: Register [ 0] written with value: [00000008] | [         8]
# 
#               364535: Register [10] written with value: [00000008] | [         8]
# 
#               364545: Register [ 9] written with value: [00000008] | [         8]
# 
#               364575: Register [ 0] written with value: [00000008] | [         8]
# 
#               365805: Register [10] written with value: [00000008] | [         8]
# 
#               365815: Register [ 9] written with value: [00000008] | [         8]
# 
#               365845: Register [ 0] written with value: [00000008] | [         8]
# 
#               367075: Register [10] written with value: [00000008] | [         8]
# 
#               367085: Register [ 9] written with value: [00000008] | [         8]
# 
#               367115: Register [ 0] written with value: [00000008] | [         8]
# 
#               368345: Register [10] written with value: [00000008] | [         8]
# 
#               368355: Register [ 9] written with value: [00000008] | [         8]
# 
#               368385: Register [ 0] written with value: [00000008] | [         8]
# 
#               369615: Register [10] written with value: [00000008] | [         8]
# 
#               369625: Register [ 9] written with value: [00000008] | [         8]
# 
#               369655: Register [ 0] written with value: [00000008] | [         8]
# 
#               370885: Register [10] written with value: [00000008] | [         8]
# 
#               370895: Register [ 9] written with value: [00000008] | [         8]
# 
#               370925: Register [ 0] written with value: [00000008] | [         8]
# 
#               372155: Register [10] written with value: [00000008] | [         8]
# 
#               372165: Register [ 9] written with value: [00000008] | [         8]
# 
#               372195: Register [ 0] written with value: [00000008] | [         8]
# 
#               373425: Register [10] written with value: [00000008] | [         8]
# 
#               373435: Register [ 9] written with value: [00000008] | [         8]
# 
#               373465: Register [ 0] written with value: [00000008] | [         8]
# 
#               374695: Register [10] written with value: [00000008] | [         8]
# 
#               374705: Register [ 9] written with value: [00000008] | [         8]
# 
#               374735: Register [ 0] written with value: [00000008] | [         8]
# 
#               375965: Register [10] written with value: [00000008] | [         8]
# 
#               375975: Register [ 9] written with value: [00000008] | [         8]
# 
#               376005: Register [ 0] written with value: [00000008] | [         8]
# 
#               377235: Register [10] written with value: [00000008] | [         8]
# 
#               377245: Register [ 9] written with value: [00000008] | [         8]
# 
#               377275: Register [ 0] written with value: [00000008] | [         8]
# 
#               378505: Register [10] written with value: [00000008] | [         8]
# 
#               378515: Register [ 9] written with value: [00000008] | [         8]
# 
#               378545: Register [ 0] written with value: [00000008] | [         8]
# 
#               379775: Register [10] written with value: [00000008] | [         8]
# 
#               379785: Register [ 9] written with value: [00000008] | [         8]
# 
#               379815: Register [ 0] written with value: [00000008] | [         8]
# 
#               381045: Register [10] written with value: [00000008] | [         8]
# 
#               381055: Register [ 9] written with value: [00000008] | [         8]
# 
#               381085: Register [ 0] written with value: [00000008] | [         8]
# 
#               382315: Register [10] written with value: [00000008] | [         8]
# 
#               382325: Register [ 9] written with value: [00000008] | [         8]
# 
#               382355: Register [ 0] written with value: [00000008] | [         8]
# 
#               383585: Register [10] written with value: [00000008] | [         8]
# 
#               383595: Register [ 9] written with value: [00000008] | [         8]
# 
#               383625: Register [ 0] written with value: [00000008] | [         8]
# 
#               384855: Register [10] written with value: [00000008] | [         8]
# 
#               384865: Register [ 9] written with value: [00000008] | [         8]
# 
#               384895: Register [ 0] written with value: [00000008] | [         8]
# 
#               386125: Register [10] written with value: [00000008] | [         8]
# 
#               386135: Register [ 9] written with value: [00000008] | [         8]
# 
#               386165: Register [ 0] written with value: [00000008] | [         8]
# 
#               387395: Register [10] written with value: [00000008] | [         8]
# 
#               387405: Register [ 9] written with value: [00000008] | [         8]
# 
#               387435: Register [ 0] written with value: [00000008] | [         8]
# 
#               388665: Register [10] written with value: [00000008] | [         8]
# 
#               388675: Register [ 9] written with value: [00000008] | [         8]
# 
#               388705: Register [ 0] written with value: [00000008] | [         8]
# 
#               389935: Register [10] written with value: [00000008] | [         8]
# 
#               389945: Register [ 9] written with value: [00000008] | [         8]
# 
#               389975: Register [ 0] written with value: [00000008] | [         8]
# 
#               391205: Register [10] written with value: [00000008] | [         8]
# 
#               391215: Register [ 9] written with value: [00000008] | [         8]
# 
#               391245: Register [ 0] written with value: [00000008] | [         8]
# 
#               392475: Register [10] written with value: [00000008] | [         8]
# 
#               392485: Register [ 9] written with value: [00000008] | [         8]
# 
#               392515: Register [ 0] written with value: [00000008] | [         8]
# 
#               393745: Register [10] written with value: [00000008] | [         8]
# 
#               393755: Register [ 9] written with value: [00000008] | [         8]
# 
#               393785: Register [ 0] written with value: [00000008] | [         8]
# 
#               395015: Register [10] written with value: [00000008] | [         8]
# 
#               395025: Register [ 9] written with value: [00000008] | [         8]
# 
#               395055: Register [ 0] written with value: [00000008] | [         8]
# 
#               396285: Register [10] written with value: [00000008] | [         8]
# 
#               396295: Register [ 9] written with value: [00000008] | [         8]
# 
#               396325: Register [ 0] written with value: [00000008] | [         8]
# 
#               397555: Register [10] written with value: [00000008] | [         8]
# 
#               397565: Register [ 9] written with value: [00000008] | [         8]
# 
#               397595: Register [ 0] written with value: [00000008] | [         8]
# 
#               398825: Register [10] written with value: [00000008] | [         8]
# 
#               398835: Register [ 9] written with value: [00000008] | [         8]
# 
#               398865: Register [ 0] written with value: [00000008] | [         8]
# 
#               400095: Register [10] written with value: [00000008] | [         8]
# 
#               400105: Register [ 9] written with value: [00000008] | [         8]
# 
#               400135: Register [ 0] written with value: [00000008] | [         8]
# 
#               401365: Register [10] written with value: [00000008] | [         8]
# 
#               401375: Register [ 9] written with value: [00000008] | [         8]
# 
#               401405: Register [ 0] written with value: [00000008] | [         8]
# 
#               402635: Register [10] written with value: [00000008] | [         8]
# 
#               402645: Register [ 9] written with value: [00000008] | [         8]
# 
#               402675: Register [ 0] written with value: [00000008] | [         8]
# 
#               403905: Register [10] written with value: [00000008] | [         8]
# 
#               403915: Register [ 9] written with value: [00000008] | [         8]
# 
#               403945: Register [ 0] written with value: [00000008] | [         8]
# 
#               405175: Register [10] written with value: [00000008] | [         8]
# 
#               405185: Register [ 9] written with value: [00000008] | [         8]
# 
#               405215: Register [ 0] written with value: [00000008] | [         8]
# 
#               406445: Register [10] written with value: [00000008] | [         8]
# 
#               406455: Register [ 9] written with value: [00000008] | [         8]
# 
#               406485: Register [ 0] written with value: [00000008] | [         8]
# 
#               407715: Register [10] written with value: [00000008] | [         8]
# 
#               407725: Register [ 9] written with value: [00000008] | [         8]
# 
#               407755: Register [ 0] written with value: [00000008] | [         8]
# 
#               408985: Register [10] written with value: [00000008] | [         8]
# 
#               408995: Register [ 9] written with value: [00000008] | [         8]
# 
#               409025: Register [ 0] written with value: [00000008] | [         8]
# 
#               410255: Register [10] written with value: [00000008] | [         8]
# 
#               410265: Register [ 9] written with value: [00000008] | [         8]
# 
#               410295: Register [ 0] written with value: [00000008] | [         8]
# 
#               411525: Register [10] written with value: [00000008] | [         8]
# 
#               411535: Register [ 9] written with value: [00000008] | [         8]
# 
#               411565: Register [ 0] written with value: [00000008] | [         8]
# 
#               412795: Register [10] written with value: [00000008] | [         8]
# 
#               412805: Register [ 9] written with value: [00000008] | [         8]
# 
#               412835: Register [ 0] written with value: [00000008] | [         8]
# 
#               414065: Register [10] written with value: [00000008] | [         8]
# 
#               414075: Register [ 9] written with value: [00000008] | [         8]
# 
#               414105: Register [ 0] written with value: [00000008] | [         8]
# 
#               415335: Register [10] written with value: [00000008] | [         8]
# 
#               415345: Register [ 9] written with value: [00000008] | [         8]
# 
#               415375: Register [ 0] written with value: [00000008] | [         8]
# 
#               416605: Register [10] written with value: [00000008] | [         8]
# 
#               416615: Register [ 9] written with value: [00000008] | [         8]
# 
#               416645: Register [ 0] written with value: [00000008] | [         8]
# 
#               417875: Register [10] written with value: [00000008] | [         8]
# 
#               417885: Register [ 9] written with value: [00000008] | [         8]
# 
#               417915: Register [ 0] written with value: [00000008] | [         8]
# 
#               419145: Register [10] written with value: [00000008] | [         8]
# 
#               419155: Register [ 9] written with value: [00000008] | [         8]
# 
#               419185: Register [ 0] written with value: [00000008] | [         8]
# 
#               420415: Register [10] written with value: [00000008] | [         8]
# 
#               420425: Register [ 9] written with value: [00000008] | [         8]
# 
#               420455: Register [ 0] written with value: [00000008] | [         8]
# 
#               421685: Register [10] written with value: [00000008] | [         8]
# 
#               421695: Register [ 9] written with value: [00000008] | [         8]
# 
#               421725: Register [ 0] written with value: [00000008] | [         8]
# 
#               422955: Register [10] written with value: [00000008] | [         8]
# 
#               422965: Register [ 9] written with value: [00000008] | [         8]
# 
#               422995: Register [ 0] written with value: [00000008] | [         8]
# 
#               424225: Register [10] written with value: [00000008] | [         8]
# 
#               424235: Register [ 9] written with value: [00000008] | [         8]
# 
#               424265: Register [ 0] written with value: [00000008] | [         8]
# 
#               425495: Register [10] written with value: [00000008] | [         8]
# 
#               425505: Register [ 9] written with value: [00000008] | [         8]
# 
#               425535: Register [ 0] written with value: [00000008] | [         8]
# 
#               426765: Register [10] written with value: [00000008] | [         8]
# 
#               426775: Register [ 9] written with value: [00000008] | [         8]
# 
#               426805: Register [ 0] written with value: [00000008] | [         8]
# 
#               428035: Register [10] written with value: [00000008] | [         8]
# 
#               428045: Register [ 9] written with value: [00000008] | [         8]
# 
#               428075: Register [ 0] written with value: [00000008] | [         8]
# 
#               429305: Register [10] written with value: [00000008] | [         8]
# 
#               429315: Register [ 9] written with value: [00000008] | [         8]
# 
#               429345: Register [ 0] written with value: [00000008] | [         8]
# 
#               430575: Register [10] written with value: [00000008] | [         8]
# 
#               430585: Register [ 9] written with value: [00000008] | [         8]
# 
#               430615: Register [ 0] written with value: [00000008] | [         8]
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# ** Error: (vsim-13) Recompile work.Datapath_sv_unit because work.Pipe_Buf_Reg_PKG has changed.
# ** Error (suppressible): (vsim-12) Recompile work.Datapath after work.Datapath_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.Datapath because work.Pipe_Buf_Reg_PKG has changed.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:23 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:16:23 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:15:09 on Jul 30,2025
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runtb_top PAUSED at line 5
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:37 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:16:37 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:15:09 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft64gfce".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft64gfce
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:18:11 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:18:11 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:18:15 on Jul 30,2025, Elapsed time: 0:03:06
# Errors: 3, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:18:15 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft2c5mym".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2c5mym
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:18:46 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:18:46 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:18:47 on Jul 30,2025, Elapsed time: 0:00:32
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:18:47 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft61ney2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft61ney2
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/dp/ALU_CC
add wave -position end  sim:/tb_top/riscV/dp/BrPC
add wave -position end  sim:/tb_top/riscV/dp/BrImm
restart
add wave -position end  sim:/tb_top/riscV/dp/FAmux_Result
add wave -position end  sim:/tb_top/riscV/dp/SrcB
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/dp/ALUResult
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/ac/OpCodeID
restart
add wave -position end  sim:/tb_top/riscV/ac/Operation
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:34:01 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:34:01 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:34:02 on Jul 30,2025, Elapsed time: 0:15:15
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:34:02 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft78bsir".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft78bsir
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   65: Register [ 9] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/ac/Operation
add wave -position end  sim:/tb_top/riscV/ac/OpCodeID
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   65: Register [ 9] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:57 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:36:57 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:36:58 on Jul 30,2025, Elapsed time: 0:02:56
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:36:58 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft2yw40y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2yw40y
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   65: Register [ 9] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/dp/ALUResult
add wave -position end  sim:/tb_top/riscV/ac/Operation
add wave -position end  sim:/tb_top/riscV/ac/OpCodeID
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   65: Register [ 9] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/dp/BrPC
add wave -position end  sim:/tb_top/riscV/dp/BrImm
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   65: Register [ 9] written with value: [0000000c] | [        12]
# 
#                   75: Register [ 9] written with value: [00000010] | [        16]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:44:44 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:44:44 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:44:46 on Jul 30,2025, Elapsed time: 0:07:48
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:44:46 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftzaxsb1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzaxsb1
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv failed with 2 errors.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 1 failed with 2 errors.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv failed with 5 errors.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 1 failed with 5 errors.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv failed with 4 errors.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 1 failed with 4 errors.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv failed with 4 errors.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 1 failed with 4 errors.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:46 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:59:46 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:59:49 on Jul 30,2025, Elapsed time: 0:15:03
# Errors: 0, Warnings: 8
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:59:49 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Fatal: (vsim-3365) Too many port connections. Expected 2, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/Ext_Imm File: ./../design/Datapath.sv Line: 130
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runtb_top PAUSED at line 5
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:48 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:01:48 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:59:49 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftzk4eqk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzk4eqk
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   55: Register [ 9] written with value: [00000008] | [         8]
# 
#                   85: Register [ 0] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:04:05 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:04:05 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:04:06 on Jul 30,2025, Elapsed time: 0:04:17
# Errors: 1, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:04:06 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftjxwar8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjxwar8
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   65: Register [ 9] written with value: [0000000c] | [        12]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:05:25 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:05:25 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:05:28 on Jul 30,2025, Elapsed time: 0:01:22
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:05:28 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftmm7zsq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmm7zsq
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   65: Register [ 9] written with value: [00000008] | [         8]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/dp/B.Halt_detect
add wave -position end  sim:/tb_top/riscV/dp/C.Halt_detect
add wave -position end  sim:/tb_top/riscV/dp/D.Halt_detect
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   65: Register [ 9] written with value: [00000008] | [         8]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/dp/WrmuxSrc
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   65: Register [ 9] written with value: [00000008] | [         8]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# WARNING: No extended dataflow license exists
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib.qdb".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:09:45 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:09:45 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:09:49 on Jul 30,2025, Elapsed time: 0:04:21
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:09:49 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft972cc7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft972cc7
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   65: Register [ 9] written with value: [00000004] | [         4]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:56 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:14:56 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:14:59 on Jul 30,2025, Elapsed time: 0:05:10
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:14:59 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlfthxj5cn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthxj5cn
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   65: Register [ 9] written with value: [00000008] | [         8]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:16:26 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:16:26 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:16:29 on Jul 30,2025, Elapsed time: 0:01:30
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:16:29 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft7ekw0n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7ekw0n
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
#                   65: Register [ 9] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 9] written with value: [0000000c] | [        12]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:35 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:20:35 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:20:36 on Jul 30,2025, Elapsed time: 0:04:07
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:20:36 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftqt0eiy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqt0eiy
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:19 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:21:19 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:21:23 on Jul 30,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:21:23 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftztbxkc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftztbxkc
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [10] written with value: [00000020] | [        32]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:12 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:23:12 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:23:14 on Jul 30,2025, Elapsed time: 0:01:51
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:23:14 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftr28e9r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr28e9r
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Register [10] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 6] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000001] | [         1]
# 
#                  115: Register [ 8] written with value: [00000002] | [         2]
# 
#                  155: Register [ 7] written with value: [00000001] | [         1]
# 
#                  165: Register [ 8] written with value: [00000002] | [         2]
# 
#                  205: Register [ 7] written with value: [00000001] | [         1]
# 
#                  215: Register [ 8] written with value: [00000002] | [         2]
# 
#                  255: Register [ 7] written with value: [00000001] | [         1]
# 
#                  265: Register [ 8] written with value: [00000002] | [         2]
# 
#                  305: Register [ 7] written with value: [00000001] | [         1]
# 
#                  315: Register [ 8] written with value: [00000002] | [         2]
# 
#                  355: Register [ 7] written with value: [00000001] | [         1]
# 
#                  365: Register [ 8] written with value: [00000002] | [         2]
# 
#                  405: Register [ 7] written with value: [00000001] | [         1]
# 
#                  415: Register [ 8] written with value: [00000002] | [         2]
# 
#                  455: Register [ 7] written with value: [00000001] | [         1]
# 
#                  465: Register [ 8] written with value: [00000002] | [         2]
# 
#                  505: Register [ 7] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:30 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:24:31 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:24:32 on Jul 30,2025, Elapsed time: 0:01:18
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:24:32 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftqxxrtd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqxxrtd
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [fff0aa80] | [4293962368]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:30:16 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:30:16 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:30:17 on Jul 30,2025, Elapsed time: 0:05:45
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:30:17 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft8t56ff".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8t56ff
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [fff0aa80] | [4293962368]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:04 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:31:04 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:31:05 on Jul 30,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:31:05 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftev908q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftev908q
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [fff0aa80] | [4293962368]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  125: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Register [ 6] written with value: [00000000] | [         0]
# 
#                  145: Register [12] written with value: [00000018] | [        24]
# 
#                  175: Register [ 4] written with value: [00000000] | [         0]
# 
#                  185: Register [ 6] written with value: [00000000] | [         0]
# 
#                  195: Register [12] written with value: [00000018] | [        24]
# 
#                  225: Register [ 4] written with value: [00000000] | [         0]
# 
#                  235: Register [ 6] written with value: [00000000] | [         0]
# 
#                  245: Register [12] written with value: [00000018] | [        24]
# 
#                  275: Register [ 4] written with value: [00000000] | [         0]
# 
#                  285: Register [ 6] written with value: [00000000] | [         0]
# 
#                  295: Register [12] written with value: [00000018] | [        24]
# 
#                  325: Register [ 4] written with value: [00000000] | [         0]
# 
#                  335: Register [ 6] written with value: [00000000] | [         0]
# 
#                  345: Register [12] written with value: [00000018] | [        24]
# 
#                  375: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Register [ 6] written with value: [00000000] | [         0]
# 
#                  395: Register [12] written with value: [00000018] | [        24]
# 
#                  425: Register [ 4] written with value: [00000000] | [         0]
# 
#                  435: Register [ 6] written with value: [00000000] | [         0]
# 
#                  445: Register [12] written with value: [00000018] | [        24]
# 
#                  475: Register [ 4] written with value: [00000000] | [         0]
# 
#                  485: Register [ 6] written with value: [00000000] | [         0]
# 
#                  495: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful with warnings.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:03 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# ** Warning: ./../design/ALUController.sv(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(28): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:42:03 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 16:42:07 on Jul 30,2025, Elapsed time: 0:11:02
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:42:07 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ALUOp'. The port definition is at: ./../design/ALUController.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/ac File: ./../design/RISC_V.sv Line: 40
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftsna8qk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsna8qk
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [00000000] | [         0]
# 
#                   45: Register [ 7] written with value: [00000000] | [         0]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [fff0aa80] | [4293962368]
# 
#                   60: Memory [  0] read with value: [00000000] | [         0]
# 
#                   65: Register [ 9] written with value: [00000000] | [         0]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  105: Register [12] written with value: [0000001c] | [        28]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful with warnings.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful with warnings.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:21 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# ** Warning: ./../design/ALUController.sv(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(28): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:45:21 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 16:45:24 on Jul 30,2025, Elapsed time: 0:03:17
# Errors: 0, Warnings: 6
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:45:24 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ALUOp'. The port definition is at: ./../design/ALUController.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/ac File: ./../design/RISC_V.sv Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ALUOp_Current'. The port definition is at: ./../design/Datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: ./../design/RISC_V.sv Line: 48
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft3x06xg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3x06xg
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [00000000] | [         0]
# 
#                   45: Register [ 7] written with value: [00000000] | [         0]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [fff0aa80] | [4293962368]
# 
#                   60: Memory [  0] read with value: [00000000] | [         0]
# 
#                   65: Register [ 9] written with value: [00000000] | [         0]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  105: Register [12] written with value: [0000001c] | [        28]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv failed with 1 errors.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 1 failed with 1 error.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 19 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:37 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:54:37 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:54:39 on Jul 30,2025, Elapsed time: 0:09:15
# Errors: 0, Warnings: 7
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:54:39 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ALUOp'. The port definition is at: ./../design/Controller.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/c File: ./../design/RISC_V.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'OpCodeID'. The port definition is at: ./../design/ALUController.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/ac File: ./../design/RISC_V.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ALUOp'. The port definition is at: ./../design/Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: ./../design/RISC_V.sv Line: 50
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft1kc6nr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1kc6nr
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [fff0aa80] | [4293962368]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  125: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Register [ 6] written with value: [00000000] | [         0]
# 
#                  145: Register [12] written with value: [00000018] | [        24]
# 
#                  175: Register [ 4] written with value: [00000000] | [         0]
# 
#                  185: Register [ 6] written with value: [00000000] | [         0]
# 
#                  195: Register [12] written with value: [00000018] | [        24]
# 
#                  225: Register [ 4] written with value: [00000000] | [         0]
# 
#                  235: Register [ 6] written with value: [00000000] | [         0]
# 
#                  245: Register [12] written with value: [00000018] | [        24]
# 
#                  275: Register [ 4] written with value: [00000000] | [         0]
# 
#                  285: Register [ 6] written with value: [00000000] | [         0]
# 
#                  295: Register [12] written with value: [00000018] | [        24]
# 
#                  325: Register [ 4] written with value: [00000000] | [         0]
# 
#                  335: Register [ 6] written with value: [00000000] | [         0]
# 
#                  345: Register [12] written with value: [00000018] | [        24]
# 
#                  375: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Register [ 6] written with value: [00000000] | [         0]
# 
#                  395: Register [12] written with value: [00000018] | [        24]
# 
#                  425: Register [ 4] written with value: [00000000] | [         0]
# 
#                  435: Register [ 6] written with value: [00000000] | [         0]
# 
#                  445: Register [12] written with value: [00000018] | [        24]
# 
#                  475: Register [ 4] written with value: [00000000] | [         0]
# 
#                  485: Register [ 6] written with value: [00000000] | [         0]
# 
#                  495: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:55:19 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:55:19 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:55:21 on Jul 30,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 6
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:55:21 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ALUOp'. The port definition is at: ./../design/Controller.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/c File: ./../design/RISC_V.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'OpCodeID'. The port definition is at: ./../design/ALUController.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/ac File: ./../design/RISC_V.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ALUOp'. The port definition is at: ./../design/Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: ./../design/RISC_V.sv Line: 50
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftcydf9r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcydf9r
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [fff0aa80] | [4293962368]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  125: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Register [ 6] written with value: [00000000] | [         0]
# 
#                  145: Register [12] written with value: [00000018] | [        24]
# 
#                  175: Register [ 4] written with value: [00000000] | [         0]
# 
#                  185: Register [ 6] written with value: [00000000] | [         0]
# 
#                  195: Register [12] written with value: [00000018] | [        24]
# 
#                  225: Register [ 4] written with value: [00000000] | [         0]
# 
#                  235: Register [ 6] written with value: [00000000] | [         0]
# 
#                  245: Register [12] written with value: [00000018] | [        24]
# 
#                  275: Register [ 4] written with value: [00000000] | [         0]
# 
#                  285: Register [ 6] written with value: [00000000] | [         0]
# 
#                  295: Register [12] written with value: [00000018] | [        24]
# 
#                  325: Register [ 4] written with value: [00000000] | [         0]
# 
#                  335: Register [ 6] written with value: [00000000] | [         0]
# 
#                  345: Register [12] written with value: [00000018] | [        24]
# 
#                  375: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Register [ 6] written with value: [00000000] | [         0]
# 
#                  395: Register [12] written with value: [00000018] | [        24]
# 
#                  425: Register [ 4] written with value: [00000000] | [         0]
# 
#                  435: Register [ 6] written with value: [00000000] | [         0]
# 
#                  445: Register [12] written with value: [00000018] | [        24]
# 
#                  475: Register [ 4] written with value: [00000000] | [         0]
# 
#                  485: Register [ 6] written with value: [00000000] | [         0]
# 
#                  495: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:08 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:57:08 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:57:10 on Jul 30,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 6
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:57:10 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ALUOp'. The port definition is at: ./../design/Controller.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/c File: ./../design/RISC_V.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'OpCodeID'. The port definition is at: ./../design/ALUController.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/ac File: ./../design/RISC_V.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ALUOp'. The port definition is at: ./../design/Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: ./../design/RISC_V.sv Line: 50
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftqs72ks".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqs72ks
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Register [10] written with value: [0000000c] | [        12]
# 
#                   75: Register [ 4] written with value: [00000004] | [         4]
# 
#                   85: Register [ 6] written with value: [00000008] | [         8]
# 
#                   95: Register [ 7] written with value: [00000002] | [         2]
# 
#                  105: Register [ 8] written with value: [00000001] | [         1]
# 
#                  145: Register [ 7] written with value: [00000002] | [         2]
# 
#                  155: Register [ 8] written with value: [00000001] | [         1]
# 
#                  195: Register [ 7] written with value: [00000002] | [         2]
# 
#                  205: Register [ 8] written with value: [00000001] | [         1]
# 
#                  245: Register [ 7] written with value: [00000002] | [         2]
# 
#                  255: Register [ 8] written with value: [00000001] | [         1]
# 
#                  295: Register [ 7] written with value: [00000002] | [         2]
# 
#                  305: Register [ 8] written with value: [00000001] | [         1]
# 
#                  345: Register [ 7] written with value: [00000002] | [         2]
# 
#                  355: Register [ 8] written with value: [00000001] | [         1]
# 
#                  395: Register [ 7] written with value: [00000002] | [         2]
# 
#                  405: Register [ 8] written with value: [00000001] | [         1]
# 
#                  445: Register [ 7] written with value: [00000002] | [         2]
# 
#                  455: Register [ 8] written with value: [00000001] | [         1]
# 
#                  495: Register [ 7] written with value: [00000002] | [         2]
# 
#                  505: Register [ 8] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
add wave -position end  sim:/tb_top/riscV/dp/WrmuxSrc1
add wave -position end  sim:/tb_top/riscV/dp/WrmuxSrc
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ALUOp'. The port definition is at: ./../design/Controller.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/c File: ./../design/RISC_V.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'OpCodeID'. The port definition is at: ./../design/ALUController.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/ac File: ./../design/RISC_V.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ALUOp'. The port definition is at: ./../design/Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: ./../design/RISC_V.sv Line: 50
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Register [10] written with value: [0000000c] | [        12]
# 
#                   75: Register [ 4] written with value: [00000004] | [         4]
# 
#                   85: Register [ 6] written with value: [00000008] | [         8]
# 
#                   95: Register [ 7] written with value: [00000002] | [         2]
# 
#                  105: Register [ 8] written with value: [00000001] | [         1]
# 
#                  145: Register [ 7] written with value: [00000002] | [         2]
# 
#                  155: Register [ 8] written with value: [00000001] | [         1]
# 
#                  195: Register [ 7] written with value: [00000002] | [         2]
# 
#                  205: Register [ 8] written with value: [00000001] | [         1]
# 
#                  245: Register [ 7] written with value: [00000002] | [         2]
# 
#                  255: Register [ 8] written with value: [00000001] | [         1]
# 
#                  295: Register [ 7] written with value: [00000002] | [         2]
# 
#                  305: Register [ 8] written with value: [00000001] | [         1]
# 
#                  345: Register [ 7] written with value: [00000002] | [         2]
# 
#                  355: Register [ 8] written with value: [00000001] | [         1]
# 
#                  395: Register [ 7] written with value: [00000002] | [         2]
# 
#                  405: Register [ 8] written with value: [00000001] | [         1]
# 
#                  445: Register [ 7] written with value: [00000002] | [         2]
# 
#                  455: Register [ 8] written with value: [00000001] | [         1]
# 
#                  495: Register [ 7] written with value: [00000002] | [         2]
# 
#                  505: Register [ 8] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:03 on Jul 30,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 17:03:03 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:03:04 on Jul 30,2025, Elapsed time: 0:05:54
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 17:03:04 on Jul 30,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ALUOp'. The port definition is at: ./../design/Controller.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/c File: ./../design/RISC_V.sv Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'OpCodeID'. The port definition is at: ./../design/ALUController.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/ac File: ./../design/RISC_V.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ALUOp'. The port definition is at: ./../design/Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: ./../design/RISC_V.sv Line: 50
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: twrf  Hostname: HWC12  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlftg809fy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg809fy
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 1] written with value: [00000010] | [        16]
# 
#                   55: Register [ 2] written with value: [00000020] | [        32]
# 
#                   65: Register [ 3] written with value: [00000010] | [        16]
# 
#                   75: Register [ 4] written with value: [00000005] | [         5]
# 
#                   85: Register [ 5] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [00000003] | [         3]
# 
#                  105: Register [ 7] written with value: [00000040] | [        64]
# 
#                  115: Memory [ 64] written with value: [00000123] | [       291]
# 
#                  115: Register [ 8] written with value: [00000123] | [       291]
# 
#                  135: Memory [ 68] written with value: [000001f4] | [       500]
# 
#                  135: Register [ 9] written with value: [000001f4] | [       500]
# 
#                  155: Memory [ 72] written with value: [000007ff] | [      2047]
# 
#                  155: Register [10] written with value: [000007ff] | [      2047]
# 
#                  185: Register [11] written with value: [000002aa] | [       682]
# 
#                  245: Memory [ 64] read with value: [xxxxxxxx] | [         x]
# 
#                  245: Memory [ 64] read with value: [ffffff80] | [4294967168]
# 
#                  250: Memory [ 64] read with value: [00000023] | [        35]
# 
#                  255: Memory [ 68] read with value: [00000023] | [        35]
# 
#                  255: Register [14] written with value: [00000023] | [        35]
# 
#                  255: Memory [ 68] read with value: [00000123] | [       291]
# 
#                  260: Memory [ 68] read with value: [000001f4] | [       500]
# 
#                  265: Memory [ 73] read with value: [000001f4] | [       500]
# 
#                  265: Register [15] written with value: [000001f4] | [       500]
# 
#                  265: Memory [ 73] read with value: [00000001] | [         1]
# 
#                  270: Memory [ 73] read with value: [00000007] | [         7]
# 
#                  275: Register [16] written with value: [00000007] | [         7]
# 
#                  285: Memory [ 76] written with value: [00000078] | [       120]
# 
#                  285: Register [17] written with value: [00000078] | [       120]
# 
#                  305: Memory [ 78] written with value: [00000123] | [       291]
# 
#                  305: Register [18] written with value: [00000123] | [       291]
# 
#                  325: Register [20] written with value: [0000006c] | [       108]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
