// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tcp_slowrttoe_rxEngMemWrite (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxMemWrCmdOut_V_din,
        rxMemWrCmdOut_V_full_n,
        rxMemWrCmdOut_V_write,
        rxMemWrDataOut_V_data_V_din,
        rxMemWrDataOut_V_data_V_full_n,
        rxMemWrDataOut_V_data_V_write,
        rxMemWrDataOut_V_keep_V_din,
        rxMemWrDataOut_V_keep_V_full_n,
        rxMemWrDataOut_V_keep_V_write,
        rxMemWrDataOut_V_last_V_din,
        rxMemWrDataOut_V_last_V_full_n,
        rxMemWrDataOut_V_last_V_write,
        rxTcpFsm2wrAccessBreakdown_V_dout,
        rxTcpFsm2wrAccessBreakdown_V_empty_n,
        rxTcpFsm2wrAccessBreakdown_V_read,
        rxEngDoubleAccess_V_V_din,
        rxEngDoubleAccess_V_V_full_n,
        rxEngDoubleAccess_V_V_write,
        rxPkgDrop2rxMemWriter_V_dout,
        rxPkgDrop2rxMemWriter_V_empty_n,
        rxPkgDrop2rxMemWriter_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv7_3F = 7'b111111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv16_FFF8 = 16'b1111111111111000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv8_1F = 8'b11111;
parameter    ap_const_lv8_3F = 8'b111111;
parameter    ap_const_lv8_7F = 8'b1111111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv26_0 = 26'b00000000000000000000000000;
parameter    ap_const_lv7_41 = 7'b1000001;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'b1111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv8_F = 8'b1111;
parameter    ap_const_lv8_7 = 8'b111;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv16_8 = 16'b1000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv24_10000 = 24'b10000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [71:0] rxMemWrCmdOut_V_din;
input   rxMemWrCmdOut_V_full_n;
output   rxMemWrCmdOut_V_write;
output  [63:0] rxMemWrDataOut_V_data_V_din;
input   rxMemWrDataOut_V_data_V_full_n;
output   rxMemWrDataOut_V_data_V_write;
output  [7:0] rxMemWrDataOut_V_keep_V_din;
input   rxMemWrDataOut_V_keep_V_full_n;
output   rxMemWrDataOut_V_keep_V_write;
output  [0:0] rxMemWrDataOut_V_last_V_din;
input   rxMemWrDataOut_V_last_V_full_n;
output   rxMemWrDataOut_V_last_V_write;
input  [71:0] rxTcpFsm2wrAccessBreakdown_V_dout;
input   rxTcpFsm2wrAccessBreakdown_V_empty_n;
output   rxTcpFsm2wrAccessBreakdown_V_read;
output  [0:0] rxEngDoubleAccess_V_V_din;
input   rxEngDoubleAccess_V_V_full_n;
output   rxEngDoubleAccess_V_V_write;
input  [72:0] rxPkgDrop2rxMemWriter_V_dout;
input   rxPkgDrop2rxMemWriter_V_empty_n;
output   rxPkgDrop2rxMemWriter_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[71:0] rxMemWrCmdOut_V_din;
reg rxMemWrCmdOut_V_write;
reg[63:0] rxMemWrDataOut_V_data_V_din;
reg[7:0] rxMemWrDataOut_V_keep_V_din;
reg[0:0] rxMemWrDataOut_V_last_V_din;
reg rxTcpFsm2wrAccessBreakdown_V_read;
reg rxEngDoubleAccess_V_V_write;
reg rxPkgDrop2rxMemWriter_V_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [2:0] rxMemWrState = 3'b000;
reg   [22:0] rxMemWriterCmd_bbt_V = 23'b00000000000000000000000;
reg   [31:0] rxMemWriterCmd_saddr_V = 32'b00000000000000000000000000000000;
reg   [15:0] rxEngBreakTemp_V = 16'b0000000000000000;
reg   [0:0] txAppBreakdown_1 = 1'b0;
reg   [63:0] pushWord_data_V_1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [2:0] rxEngAccessResidue_V = 3'b000;
reg   [7:0] lengthBuffer_1 = 8'b00000000;
reg   [0:0] tmp_220_phi_fu_397_p4;
wire    rxMemWrDataOut_V_data_V1_status;
wire   [0:0] grp_nbwritereq_fu_310_p5;
wire   [0:0] grp_nbreadreq_fu_336_p3;
wire   [0:0] tmp_s_fu_1383_p2;
wire   [0:0] grp_nbwritereq_fu_350_p3;
wire   [0:0] tmp_nbreadreq_fu_365_p3;
wire   [0:0] tmp_174_nbwritereq_fu_373_p3;
reg    ap_sig_bdd_142;
wire   [0:0] grp_fu_607_p3;
wire   [0:0] tmp_213_fu_1236_p2;
wire   [7:0] newSel49_fu_1364_p3;
reg   [7:0] tmp_221_phi_fu_408_p4;
reg   [1:0] storemerge_phi_fu_418_p4;
reg   [0:0] tmp_last_V_21_phi_fu_429_p4;
reg   [7:0] tmp_keep_V_19_phi_fu_441_p4;
wire   [7:0] outputWord_keep_V_1_fu_1780_p3;
reg   [7:0] p_0380_1_phi_fu_453_p4;
wire   [0:0] tmp_209_fu_1642_p2;
wire   [0:0] txAppBreakdown_1_load_load_fu_660_p1;
wire   [0:0] tmp_218_fu_1652_p2;
wire   [7:0] grp_fu_629_p4;
reg   [7:0] tmp_keep_V_20_phi_fu_462_p6;
reg   [0:0] tmp_last_V_22_phi_fu_475_p6;
wire   [22:0] tmp_217_fu_1960_p2;
reg   [22:0] rxMemWriterCmd_bbt_V_new_phi_fu_488_p4;
wire   [0:0] tmp_211_fu_1927_p2;
wire   [22:0] tmp_619_fu_1821_p1;
reg   [0:0] tmp_V_phi_fu_497_p4;
reg   [3:0] tmp_rsvd_V_phi_fu_508_p4;
reg   [3:0] tmp_tag_V_phi_fu_518_p4;
reg   [0:0] tmp_drr_V_phi_fu_528_p4;
reg   [0:0] tmp_eof_V_phi_fu_538_p4;
reg   [5:0] tmp_dsa_V_phi_fu_548_p4;
reg   [0:0] tmp_type_V_phi_fu_558_p4;
wire   [22:0] tmp_216_fu_1955_p1;
reg   [22:0] tmp_bbt_V_3_phi_fu_568_p4;
reg    rxMemWrDataOut_V_data_V1_update;
wire   [63:0] p_Result_59_fu_925_p2;
wire   [63:0] p_Result_57_fu_1215_p2;
wire   [63:0] tmp_data_V_fu_1389_p1;
wire   [63:0] outputWord_data_V_fu_1509_p1;
wire   [7:0] tmp_keep_V_18_fu_801_p3;
wire   [71:0] tmp_3_fu_1490_p5;
wire   [71:0] tmp_1_fu_1973_p9;
wire  signed [2:0] storemerge_cast_fu_1373_p1;
wire   [2:0] storemerge3_fu_1444_p3;
wire   [31:0] p_Result_s_268_fu_1458_p5;
wire   [31:0] p_Val2_45_fu_1865_p4;
wire   [15:0] grp_fu_618_p2;
wire   [15:0] tmp_549_fu_1476_p1;
wire   [15:0] tmp_623_fu_1933_p1;
wire   [15:0] tmp_215_fu_1943_p2;
wire   [63:0] p_Val2_42_fu_1057_p1;
wire   [2:0] tmp_222_fu_1799_p2;
wire   [7:0] tmp_628_fu_1811_p1;
wire   [0:0] icmp6_fu_841_p2;
wire   [0:0] icmp_fu_967_p2;
wire   [6:0] Lo_assign_s_fu_828_p3;
wire   [6:0] Lo_assign_fu_954_p3;
wire   [3:0] tmp_552_fu_679_p1;
wire   [0:0] sel_tmp14_i4_fu_719_p2;
wire   [0:0] sel_tmp12_i4_fu_713_p2;
wire   [0:0] sel_tmp10_i3_fu_707_p2;
wire   [0:0] sel_tmp8_i3_fu_701_p2;
wire   [0:0] sel_tmp6_i3_fu_695_p2;
wire   [0:0] sel_tmp4_i3_fu_689_p2;
wire   [0:0] sel_tmp2_i4_fu_683_p2;
wire   [0:0] or_cond31_fu_733_p2;
wire   [3:0] newSel84_cast_cast_fu_725_p3;
wire   [3:0] newSel_fu_739_p3;
wire   [3:0] newSel38_fu_775_p3;
wire   [0:0] or_cond32_fu_747_p2;
wire   [0:0] or_cond33_fu_761_p2;
wire   [7:0] newSel88_cast_cast_fu_753_p3;
wire   [7:0] newSel37_fu_767_p3;
wire   [0:0] or_cond34_fu_787_p2;
wire   [7:0] newSel92_cast_fu_783_p1;
wire   [7:0] newSel39_fu_793_p3;
wire   [3:0] tmp_553_fu_810_p1;
wire   [3:0] tmp_207_fu_814_p2;
wire   [0:0] grp_fu_575_p3;
wire   [25:0] tmp_555_fu_837_p1;
wire   [6:0] tmp_557_fu_847_p2;
wire   [6:0] grp_fu_591_p2;
reg   [63:0] grp_fu_582_p4;
wire   [6:0] tmp_560_fu_853_p3;
wire   [6:0] tmp_562_fu_869_p3;
wire   [6:0] tmp_563_fu_877_p2;
wire   [63:0] tmp_561_fu_861_p3;
wire   [63:0] tmp_564_fu_883_p1;
wire   [63:0] tmp_565_fu_887_p1;
wire   [63:0] tmp_566_fu_891_p2;
wire   [63:0] tmp_567_fu_897_p2;
wire   [6:0] tmp_208_fu_820_p3;
wire   [6:0] tmp_569_fu_909_p2;
wire   [63:0] tmp_570_fu_915_p1;
wire   [63:0] p_Result_58_fu_903_p2;
wire   [63:0] tmp_571_fu_919_p2;
wire   [3:0] tmp_575_fu_936_p1;
wire   [3:0] tmp_210_fu_940_p2;
wire   [25:0] tmp_577_fu_963_p1;
wire   [6:0] tmp_579_fu_973_p2;
wire   [6:0] grp_fu_602_p2;
wire   [6:0] tmp_582_fu_979_p3;
wire   [6:0] tmp_584_fu_995_p3;
wire   [6:0] tmp_585_fu_1003_p2;
wire   [63:0] tmp_583_fu_987_p3;
wire   [63:0] tmp_586_fu_1009_p1;
wire   [63:0] tmp_587_fu_1013_p1;
wire   [63:0] tmp_588_fu_1017_p2;
wire   [63:0] tmp_589_fu_1023_p2;
wire   [6:0] Lo_assign_1_fu_946_p3;
wire   [6:0] tmp_591_fu_1035_p2;
wire   [63:0] tmp_592_fu_1041_p1;
wire   [63:0] p_Result_54_fu_1029_p2;
wire   [63:0] tmp_593_fu_1045_p2;
wire   [6:0] tmp_597_fu_1067_p2;
wire   [63:0] tmp_598_fu_1073_p1;
wire   [63:0] tmp_599_fu_1077_p2;
wire   [0:0] tmp_601_fu_1089_p3;
wire   [25:0] tmp_602_fu_1097_p1;
wire   [0:0] icmp3_fu_1101_p2;
wire   [6:0] tmp_603_fu_1107_p2;
wire   [6:0] Lo_assign_1_op_fu_1129_p2;
wire   [6:0] tmp_605_fu_1121_p3;
wire   [6:0] tmp_604_fu_1113_p3;
wire   [6:0] tmp_606_fu_1135_p3;
wire   [63:0] p_Result_56_fu_1083_p2;
wire   [63:0] tmp_607_fu_1143_p1;
wire   [63:0] tmp_610_fu_1155_p2;
reg   [63:0] tmp_611_fu_1161_p4;
wire   [63:0] tmp_608_fu_1147_p1;
wire   [63:0] tmp_609_fu_1151_p1;
wire   [63:0] tmp_613_fu_1179_p2;
wire   [63:0] tmp_614_fu_1185_p2;
wire   [63:0] p_demorgan_fu_1191_p2;
wire   [63:0] p_Result_55_fu_1051_p2;
wire   [63:0] tmp_615_fu_1197_p2;
wire   [63:0] tmp_612_fu_1171_p3;
wire   [63:0] tmp_616_fu_1203_p2;
wire   [63:0] tmp_617_fu_1209_p2;
wire   [16:0] lhs_V_3_fu_1222_p1;
wire   [16:0] rhs_V_3_fu_1226_p1;
wire   [16:0] r_V_7_fu_1230_p2;
wire   [16:0] tmp_351_cast1_fu_932_p1;
wire   [3:0] tmp_625_fu_1242_p1;
wire   [0:0] sel_tmp14_i5_fu_1282_p2;
wire   [0:0] sel_tmp12_i5_fu_1276_p2;
wire   [0:0] sel_tmp10_i4_fu_1270_p2;
wire   [0:0] sel_tmp8_i4_fu_1264_p2;
wire   [0:0] sel_tmp6_i4_fu_1258_p2;
wire   [0:0] sel_tmp4_i4_fu_1252_p2;
wire   [0:0] sel_tmp2_i5_fu_1246_p2;
wire   [0:0] or_cond38_fu_1296_p2;
wire   [3:0] newSel70_cast_cast_fu_1288_p3;
wire   [3:0] newSel45_fu_1302_p3;
wire   [3:0] newSel47_fu_1338_p3;
wire   [0:0] or_cond39_fu_1310_p2;
wire   [0:0] or_cond40_fu_1324_p2;
wire   [7:0] newSel74_cast_cast_fu_1316_p3;
wire   [7:0] newSel46_fu_1330_p3;
wire   [0:0] or_cond41_fu_1350_p2;
wire   [7:0] newSel78_cast_fu_1346_p1;
wire   [7:0] newSel48_fu_1356_p3;
wire   [0:0] tmp_s_fu_1383_p0;
wire   [2:0] tmp_548_fu_1400_p1;
wire   [23:0] lhs_V_fu_1410_p1;
wire   [23:0] rhs_V_fu_1414_p1;
wire   [23:0] r_V_fu_1418_p2;
wire   [0:0] tmp_205_fu_1404_p2;
wire   [0:0] tmp_206_fu_1424_p2;
wire   [0:0] tmp_175_fu_1438_p2;
wire   [2:0] storemerge2_fu_1430_p3;
wire   [22:0] tmp_bbt_V_fu_1486_p1;
wire   [0:0] sel_tmp3_fu_1520_p2;
wire   [0:0] sel_tmp12_fu_1564_p2;
wire   [0:0] sel_tmp_fu_1558_p2;
wire   [0:0] sel_tmp11_fu_1552_p2;
wire   [0:0] sel_tmp9_fu_1546_p2;
wire   [0:0] sel_tmp7_fu_1540_p2;
wire   [0:0] sel_tmp5_fu_1534_p2;
wire   [0:0] or_cond_fu_1578_p2;
wire   [2:0] newSel_cast_cast_fu_1570_p3;
wire   [2:0] newSel40_fu_1584_p3;
wire   [0:0] or_cond35_fu_1592_p2;
wire   [0:0] or_cond36_fu_1606_p2;
wire   [2:0] newSel41_fu_1598_p3;
wire   [2:0] sel_tmp4_fu_1526_p3;
wire   [0:0] or_cond37_fu_1620_p2;
wire   [2:0] newSel42_fu_1612_p3;
wire   [2:0] newSel43_fu_1626_p3;
wire   [2:0] tmp_624_fu_1648_p1;
wire   [3:0] tmp_626_fu_1658_p1;
wire   [0:0] sel_tmp14_i_fu_1698_p2;
wire   [0:0] sel_tmp12_i_fu_1692_p2;
wire   [0:0] sel_tmp10_i_fu_1686_p2;
wire   [0:0] sel_tmp8_i_fu_1680_p2;
wire   [0:0] sel_tmp6_i_fu_1674_p2;
wire   [0:0] sel_tmp4_i_fu_1668_p2;
wire   [0:0] sel_tmp2_i_fu_1662_p2;
wire   [0:0] or_cond42_fu_1712_p2;
wire   [3:0] newSel56_cast_cast_fu_1704_p3;
wire   [3:0] newSel50_fu_1718_p3;
wire   [3:0] newSel52_fu_1754_p3;
wire   [0:0] or_cond43_fu_1726_p2;
wire   [0:0] or_cond44_fu_1740_p2;
wire   [7:0] newSel60_cast_cast_fu_1732_p3;
wire   [7:0] newSel51_fu_1746_p3;
wire   [0:0] or_cond45_fu_1766_p2;
wire   [7:0] newSel64_cast_fu_1762_p1;
wire   [7:0] newSel53_fu_1772_p3;
wire   [2:0] newSel44_fu_1634_p3;
wire   [2:0] tmp_627_fu_1795_p1;
wire   [15:0] p_Result_s_fu_1903_p4;
wire   [23:0] lhs_V_3_cast_fu_1913_p1;
wire   [23:0] rhs_V_3_cast_fu_1917_p1;
wire   [23:0] r_V_6_fu_1921_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_212;
reg    ap_sig_bdd_89;
reg    ap_sig_bdd_97;
reg    ap_sig_bdd_111;
reg    ap_sig_bdd_145;
reg    ap_sig_bdd_1205;
reg    ap_sig_bdd_1204;
reg    ap_sig_bdd_80;
reg    ap_sig_bdd_1211;
reg    ap_sig_bdd_173;
reg    ap_sig_bdd_315;
reg    ap_sig_bdd_1216;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_142)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_145) begin
        if (ap_sig_bdd_111) begin
            pushWord_data_V_1 <= outputWord_data_V_fu_1509_p1;
        end else if (ap_sig_bdd_97) begin
            pushWord_data_V_1 <= tmp_data_V_fu_1389_p1;
        end else if (ap_sig_bdd_89) begin
            pushWord_data_V_1 <= p_Val2_42_fu_1057_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3) & ~ap_sig_bdd_142 & ~(ap_const_lv1_0 == tmp_211_fu_1927_p2))) begin
        rxEngBreakTemp_V <= tmp_215_fu_1943_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3) & ~ap_sig_bdd_142 & (ap_const_lv1_0 == tmp_211_fu_1927_p2))) begin
        rxEngBreakTemp_V <= tmp_623_fu_1933_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & ~ap_sig_bdd_142)) begin
        rxEngBreakTemp_V <= tmp_549_fu_1476_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & ~ap_sig_bdd_142 & ~(ap_const_lv1_0 == grp_fu_607_p3) & ~(ap_const_lv1_0 == tmp_213_fu_1236_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & ~ap_sig_bdd_142 & (ap_const_lv1_0 == grp_fu_607_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142 & ~(ap_const_lv1_0 == tmp_209_fu_1642_p2)))) begin
        rxEngBreakTemp_V <= grp_fu_618_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3) & ~ap_sig_bdd_142)) begin
        rxMemWrState <= ap_const_lv3_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142 & (ap_const_lv1_0 == tmp_209_fu_1642_p2) & ~(ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_660_p1))) begin
        rxMemWrState <= ap_const_lv3_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & ~ap_sig_bdd_142)) begin
        rxMemWrState <= storemerge3_fu_1444_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & ~ap_sig_bdd_142 & ~(ap_const_lv1_0 == grp_fu_607_p3))) begin
        rxMemWrState <= storemerge_cast_fu_1373_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142 & (ap_const_lv1_0 == tmp_209_fu_1642_p2) & (ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_660_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_6) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_5) & ~(ap_const_lv1_0 == tmp_s_fu_1383_p2) & ~ap_sig_bdd_142 & ~(ap_const_lv1_0 == grp_fu_607_p3)))) begin
        rxMemWrState <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1204) begin
        if (ap_sig_bdd_1205) begin
            rxMemWriterCmd_saddr_V <= {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        end else if ((rxMemWrState == ap_const_lv3_2)) begin
            rxMemWriterCmd_saddr_V <= p_Result_s_268_fu_1458_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1204) begin
        if (ap_sig_bdd_1216) begin
            txAppBreakdown_1 <= ap_const_lv1_1;
        end else if ((rxMemWrState == ap_const_lv3_2)) begin
            txAppBreakdown_1 <= ap_const_lv1_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142 & (ap_const_lv1_0 == tmp_209_fu_1642_p2) & ~(ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_660_p1))) begin
        lengthBuffer_1 <= tmp_628_fu_1811_p1;
        rxEngAccessResidue_V <= tmp_222_fu_1799_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3) & ~ap_sig_bdd_142)) begin
        rxMemWriterCmd_bbt_V <= rxMemWriterCmd_bbt_V_new_phi_fu_488_p4;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_142)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_142))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_142)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_142)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// p_0380_1_phi_fu_453_p4 assign process. ///
always @ (rxPkgDrop2rxMemWriter_V_dout or outputWord_keep_V_1_fu_1780_p3 or tmp_218_fu_1652_p2 or ap_sig_bdd_212)
begin
    if (ap_sig_bdd_212) begin
        if (~(ap_const_lv1_0 == tmp_218_fu_1652_p2)) begin
            p_0380_1_phi_fu_453_p4 = {{rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
        end else if ((ap_const_lv1_0 == tmp_218_fu_1652_p2)) begin
            p_0380_1_phi_fu_453_p4 = outputWord_keep_V_1_fu_1780_p3;
        end else begin
            p_0380_1_phi_fu_453_p4 = 'bx;
        end
    end else begin
        p_0380_1_phi_fu_453_p4 = 'bx;
    end
end

/// rxEngDoubleAccess_V_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_350_p3 or tmp_nbreadreq_fu_365_p3 or tmp_174_nbwritereq_fu_373_p3 or ap_sig_bdd_142)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3) & ~ap_sig_bdd_142)) begin
        rxEngDoubleAccess_V_V_write = ap_const_logic_1;
    end else begin
        rxEngDoubleAccess_V_V_write = ap_const_logic_0;
    end
end

/// rxMemWrCmdOut_V_din assign process. ///
always @ (rxMemWrState or tmp_3_fu_1490_p5 or tmp_1_fu_1973_p9 or ap_sig_bdd_1205 or ap_sig_bdd_1204)
begin
    if (ap_sig_bdd_1204) begin
        if (ap_sig_bdd_1205) begin
            rxMemWrCmdOut_V_din = tmp_1_fu_1973_p9;
        end else if ((rxMemWrState == ap_const_lv3_2)) begin
            rxMemWrCmdOut_V_din = tmp_3_fu_1490_p5;
        end else begin
            rxMemWrCmdOut_V_din = 'bx;
        end
    end else begin
        rxMemWrCmdOut_V_din = 'bx;
    end
end

/// rxMemWrCmdOut_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_350_p3 or tmp_nbreadreq_fu_365_p3 or tmp_174_nbwritereq_fu_373_p3 or ap_sig_bdd_142)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3) & ~ap_sig_bdd_142))) begin
        rxMemWrCmdOut_V_write = ap_const_logic_1;
    end else begin
        rxMemWrCmdOut_V_write = ap_const_logic_0;
    end
end

/// rxMemWrDataOut_V_data_V1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_310_p5 or grp_nbreadreq_fu_336_p3 or tmp_s_fu_1383_p2 or ap_sig_bdd_142)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_6) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_5) & ~(ap_const_lv1_0 == tmp_s_fu_1383_p2) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142))) begin
        rxMemWrDataOut_V_data_V1_update = ap_const_logic_1;
    end else begin
        rxMemWrDataOut_V_data_V1_update = ap_const_logic_0;
    end
end

/// rxMemWrDataOut_V_data_V_din assign process. ///
always @ (p_Result_59_fu_925_p2 or p_Result_57_fu_1215_p2 or tmp_data_V_fu_1389_p1 or outputWord_data_V_fu_1509_p1 or ap_sig_bdd_89 or ap_sig_bdd_97 or ap_sig_bdd_111 or ap_sig_bdd_145 or ap_sig_bdd_80)
begin
    if (ap_sig_bdd_145) begin
        if (ap_sig_bdd_111) begin
            rxMemWrDataOut_V_data_V_din = outputWord_data_V_fu_1509_p1;
        end else if (ap_sig_bdd_97) begin
            rxMemWrDataOut_V_data_V_din = tmp_data_V_fu_1389_p1;
        end else if (ap_sig_bdd_89) begin
            rxMemWrDataOut_V_data_V_din = p_Result_57_fu_1215_p2;
        end else if (ap_sig_bdd_80) begin
            rxMemWrDataOut_V_data_V_din = p_Result_59_fu_925_p2;
        end else begin
            rxMemWrDataOut_V_data_V_din = 'bx;
        end
    end else begin
        rxMemWrDataOut_V_data_V_din = 'bx;
    end
end

/// rxMemWrDataOut_V_keep_V_din assign process. ///
always @ (rxPkgDrop2rxMemWriter_V_dout or tmp_keep_V_19_phi_fu_441_p4 or tmp_keep_V_20_phi_fu_462_p6 or tmp_keep_V_18_fu_801_p3 or ap_sig_bdd_89 or ap_sig_bdd_97 or ap_sig_bdd_111 or ap_sig_bdd_145 or ap_sig_bdd_80)
begin
    if (ap_sig_bdd_145) begin
        if (ap_sig_bdd_111) begin
            rxMemWrDataOut_V_keep_V_din = tmp_keep_V_20_phi_fu_462_p6;
        end else if (ap_sig_bdd_97) begin
            rxMemWrDataOut_V_keep_V_din = {{rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
        end else if (ap_sig_bdd_89) begin
            rxMemWrDataOut_V_keep_V_din = tmp_keep_V_19_phi_fu_441_p4;
        end else if (ap_sig_bdd_80) begin
            rxMemWrDataOut_V_keep_V_din = tmp_keep_V_18_fu_801_p3;
        end else begin
            rxMemWrDataOut_V_keep_V_din = 'bx;
        end
    end else begin
        rxMemWrDataOut_V_keep_V_din = 'bx;
    end
end

/// rxMemWrDataOut_V_last_V_din assign process. ///
always @ (rxPkgDrop2rxMemWriter_V_dout or tmp_last_V_21_phi_fu_429_p4 or tmp_last_V_22_phi_fu_475_p6 or ap_sig_bdd_89 or ap_sig_bdd_97 or ap_sig_bdd_111 or ap_sig_bdd_145 or ap_sig_bdd_80)
begin
    if (ap_sig_bdd_145) begin
        if (ap_sig_bdd_111) begin
            rxMemWrDataOut_V_last_V_din = tmp_last_V_22_phi_fu_475_p6;
        end else if (ap_sig_bdd_97) begin
            rxMemWrDataOut_V_last_V_din = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_48];
        end else if (ap_sig_bdd_89) begin
            rxMemWrDataOut_V_last_V_din = tmp_last_V_21_phi_fu_429_p4;
        end else if (ap_sig_bdd_80) begin
            rxMemWrDataOut_V_last_V_din = ap_const_lv1_1;
        end else begin
            rxMemWrDataOut_V_last_V_din = 'bx;
        end
    end else begin
        rxMemWrDataOut_V_last_V_din = 'bx;
    end
end

/// rxMemWriterCmd_bbt_V_new_phi_fu_488_p4 assign process. ///
always @ (tmp_217_fu_1960_p2 or tmp_211_fu_1927_p2 or tmp_619_fu_1821_p1 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if ((ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            rxMemWriterCmd_bbt_V_new_phi_fu_488_p4 = tmp_619_fu_1821_p1;
        end else if (~(ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            rxMemWriterCmd_bbt_V_new_phi_fu_488_p4 = tmp_217_fu_1960_p2;
        end else begin
            rxMemWriterCmd_bbt_V_new_phi_fu_488_p4 = 'bx;
        end
    end else begin
        rxMemWriterCmd_bbt_V_new_phi_fu_488_p4 = 'bx;
    end
end

/// rxPkgDrop2rxMemWriter_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_310_p5 or grp_nbreadreq_fu_336_p3 or tmp_s_fu_1383_p2 or ap_sig_bdd_142)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_5) & ~(ap_const_lv1_0 == tmp_s_fu_1383_p2) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142))) begin
        rxPkgDrop2rxMemWriter_V_read = ap_const_logic_1;
    end else begin
        rxPkgDrop2rxMemWriter_V_read = ap_const_logic_0;
    end
end

/// rxTcpFsm2wrAccessBreakdown_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_350_p3 or tmp_nbreadreq_fu_365_p3 or tmp_174_nbwritereq_fu_373_p3 or ap_sig_bdd_142)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3) & ~ap_sig_bdd_142)) begin
        rxTcpFsm2wrAccessBreakdown_V_read = ap_const_logic_1;
    end else begin
        rxTcpFsm2wrAccessBreakdown_V_read = ap_const_logic_0;
    end
end

/// storemerge_phi_fu_418_p4 assign process. ///
always @ (tmp_213_fu_1236_p2 or ap_sig_bdd_173)
begin
    if (ap_sig_bdd_173) begin
        if (~(ap_const_lv1_0 == tmp_213_fu_1236_p2)) begin
            storemerge_phi_fu_418_p4 = ap_const_lv2_2;
        end else if ((ap_const_lv1_0 == tmp_213_fu_1236_p2)) begin
            storemerge_phi_fu_418_p4 = ap_const_lv2_0;
        end else begin
            storemerge_phi_fu_418_p4 = 'bx;
        end
    end else begin
        storemerge_phi_fu_418_p4 = 'bx;
    end
end

/// tmp_220_phi_fu_397_p4 assign process. ///
always @ (tmp_213_fu_1236_p2 or ap_sig_bdd_173)
begin
    if (ap_sig_bdd_173) begin
        if (~(ap_const_lv1_0 == tmp_213_fu_1236_p2)) begin
            tmp_220_phi_fu_397_p4 = ap_const_lv1_0;
        end else if ((ap_const_lv1_0 == tmp_213_fu_1236_p2)) begin
            tmp_220_phi_fu_397_p4 = ap_const_lv1_1;
        end else begin
            tmp_220_phi_fu_397_p4 = 'bx;
        end
    end else begin
        tmp_220_phi_fu_397_p4 = 'bx;
    end
end

/// tmp_221_phi_fu_408_p4 assign process. ///
always @ (tmp_213_fu_1236_p2 or newSel49_fu_1364_p3 or ap_sig_bdd_173)
begin
    if (ap_sig_bdd_173) begin
        if (~(ap_const_lv1_0 == tmp_213_fu_1236_p2)) begin
            tmp_221_phi_fu_408_p4 = ap_const_lv8_FF;
        end else if ((ap_const_lv1_0 == tmp_213_fu_1236_p2)) begin
            tmp_221_phi_fu_408_p4 = newSel49_fu_1364_p3;
        end else begin
            tmp_221_phi_fu_408_p4 = 'bx;
        end
    end else begin
        tmp_221_phi_fu_408_p4 = 'bx;
    end
end

/// tmp_V_phi_fu_497_p4 assign process. ///
always @ (txAppBreakdown_1 or tmp_211_fu_1927_p2 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if ((ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_V_phi_fu_497_p4 = txAppBreakdown_1;
        end else if (~(ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_V_phi_fu_497_p4 = ap_const_lv1_1;
        end else begin
            tmp_V_phi_fu_497_p4 = 'bx;
        end
    end else begin
        tmp_V_phi_fu_497_p4 = 'bx;
    end
end

/// tmp_bbt_V_3_phi_fu_568_p4 assign process. ///
always @ (tmp_211_fu_1927_p2 or tmp_619_fu_1821_p1 or tmp_216_fu_1955_p1 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if ((ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_bbt_V_3_phi_fu_568_p4 = tmp_619_fu_1821_p1;
        end else if (~(ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_bbt_V_3_phi_fu_568_p4 = tmp_216_fu_1955_p1;
        end else begin
            tmp_bbt_V_3_phi_fu_568_p4 = 'bx;
        end
    end else begin
        tmp_bbt_V_3_phi_fu_568_p4 = 'bx;
    end
end

/// tmp_drr_V_phi_fu_528_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_211_fu_1927_p2 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if ((ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_drr_V_phi_fu_528_p4 = rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_1F];
        end else if (~(ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_drr_V_phi_fu_528_p4 = ap_const_lv1_1;
        end else begin
            tmp_drr_V_phi_fu_528_p4 = 'bx;
        end
    end else begin
        tmp_drr_V_phi_fu_528_p4 = 'bx;
    end
end

/// tmp_dsa_V_phi_fu_548_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_211_fu_1927_p2 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if ((ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_dsa_V_phi_fu_548_p4 = {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_1D : ap_const_lv32_18]}};
        end else if (~(ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_dsa_V_phi_fu_548_p4 = ap_const_lv6_0;
        end else begin
            tmp_dsa_V_phi_fu_548_p4 = 'bx;
        end
    end else begin
        tmp_dsa_V_phi_fu_548_p4 = 'bx;
    end
end

/// tmp_eof_V_phi_fu_538_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_211_fu_1927_p2 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if ((ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_eof_V_phi_fu_538_p4 = rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_1E];
        end else if (~(ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_eof_V_phi_fu_538_p4 = ap_const_lv1_1;
        end else begin
            tmp_eof_V_phi_fu_538_p4 = 'bx;
        end
    end else begin
        tmp_eof_V_phi_fu_538_p4 = 'bx;
    end
end

/// tmp_keep_V_19_phi_fu_441_p4 assign process. ///
always @ (grp_fu_607_p3 or tmp_221_phi_fu_408_p4 or ap_sig_bdd_315)
begin
    if (ap_sig_bdd_315) begin
        if (~(ap_const_lv1_0 == grp_fu_607_p3)) begin
            tmp_keep_V_19_phi_fu_441_p4 = tmp_221_phi_fu_408_p4;
        end else if ((ap_const_lv1_0 == grp_fu_607_p3)) begin
            tmp_keep_V_19_phi_fu_441_p4 = ap_const_lv8_FF;
        end else begin
            tmp_keep_V_19_phi_fu_441_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_19_phi_fu_441_p4 = 'bx;
    end
end

/// tmp_keep_V_20_phi_fu_462_p6 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or rxPkgDrop2rxMemWriter_V_dout or grp_nbwritereq_fu_310_p5 or grp_nbreadreq_fu_336_p3 or p_0380_1_phi_fu_453_p4 or tmp_209_fu_1642_p2 or txAppBreakdown_1_load_load_fu_660_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_209_fu_1642_p2) & ~(ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_660_p1))) begin
        tmp_keep_V_20_phi_fu_462_p6 = p_0380_1_phi_fu_453_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_209_fu_1642_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_209_fu_1642_p2) & (ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_660_p1)))) begin
        tmp_keep_V_20_phi_fu_462_p6 = {{rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end else begin
        tmp_keep_V_20_phi_fu_462_p6 = 'bx;
    end
end

/// tmp_last_V_21_phi_fu_429_p4 assign process. ///
always @ (tmp_220_phi_fu_397_p4 or grp_fu_607_p3 or ap_sig_bdd_315)
begin
    if (ap_sig_bdd_315) begin
        if (~(ap_const_lv1_0 == grp_fu_607_p3)) begin
            tmp_last_V_21_phi_fu_429_p4 = tmp_220_phi_fu_397_p4;
        end else if ((ap_const_lv1_0 == grp_fu_607_p3)) begin
            tmp_last_V_21_phi_fu_429_p4 = ap_const_lv1_0;
        end else begin
            tmp_last_V_21_phi_fu_429_p4 = 'bx;
        end
    end else begin
        tmp_last_V_21_phi_fu_429_p4 = 'bx;
    end
end

/// tmp_last_V_22_phi_fu_475_p6 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or rxPkgDrop2rxMemWriter_V_dout or grp_nbwritereq_fu_310_p5 or grp_nbreadreq_fu_336_p3 or tmp_209_fu_1642_p2 or txAppBreakdown_1_load_load_fu_660_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_209_fu_1642_p2) & ~(ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_660_p1))) begin
        tmp_last_V_22_phi_fu_475_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_209_fu_1642_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_209_fu_1642_p2) & (ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_660_p1)))) begin
        tmp_last_V_22_phi_fu_475_p6 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_48];
    end else begin
        tmp_last_V_22_phi_fu_475_p6 = 'bx;
    end
end

/// tmp_rsvd_V_phi_fu_508_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_211_fu_1927_p2 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if ((ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_rsvd_V_phi_fu_508_p4 = {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_47 : ap_const_lv32_44]}};
        end else if (~(ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_rsvd_V_phi_fu_508_p4 = ap_const_lv4_0;
        end else begin
            tmp_rsvd_V_phi_fu_508_p4 = 'bx;
        end
    end else begin
        tmp_rsvd_V_phi_fu_508_p4 = 'bx;
    end
end

/// tmp_tag_V_phi_fu_518_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_211_fu_1927_p2 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if ((ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_tag_V_phi_fu_518_p4 = {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_43 : ap_const_lv32_40]}};
        end else if (~(ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_tag_V_phi_fu_518_p4 = ap_const_lv4_0;
        end else begin
            tmp_tag_V_phi_fu_518_p4 = 'bx;
        end
    end else begin
        tmp_tag_V_phi_fu_518_p4 = 'bx;
    end
end

/// tmp_type_V_phi_fu_558_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_211_fu_1927_p2 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if ((ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_type_V_phi_fu_558_p4 = rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_17];
        end else if (~(ap_const_lv1_0 == tmp_211_fu_1927_p2)) begin
            tmp_type_V_phi_fu_558_p4 = ap_const_lv1_1;
        end else begin
            tmp_type_V_phi_fu_558_p4 = 'bx;
        end
    end else begin
        tmp_type_V_phi_fu_558_p4 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_142)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_1_fu_946_p3 = {{tmp_210_fu_940_p2}, {ap_const_lv3_0}};
assign Lo_assign_1_op_fu_1129_p2 = (ap_const_lv7_3F - Lo_assign_1_fu_946_p3);
assign Lo_assign_fu_954_p3 = {{tmp_575_fu_936_p1}, {ap_const_lv3_0}};
assign Lo_assign_s_fu_828_p3 = {{tmp_553_fu_810_p1}, {ap_const_lv3_0}};

/// ap_sig_bdd_111 assign process. ///
always @ (rxMemWrState or grp_nbwritereq_fu_310_p5 or grp_nbreadreq_fu_336_p3)
begin
    ap_sig_bdd_111 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1));
end

/// ap_sig_bdd_1204 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or grp_nbwritereq_fu_350_p3 or ap_sig_bdd_142)
begin
    ap_sig_bdd_1204 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & ~ap_sig_bdd_142);
end

/// ap_sig_bdd_1205 assign process. ///
always @ (rxMemWrState or tmp_nbreadreq_fu_365_p3 or tmp_174_nbwritereq_fu_373_p3)
begin
    ap_sig_bdd_1205 = ((ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3));
end

/// ap_sig_bdd_1211 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_350_p3 or tmp_nbreadreq_fu_365_p3 or tmp_174_nbwritereq_fu_373_p3)
begin
    ap_sig_bdd_1211 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3));
end

/// ap_sig_bdd_1216 assign process. ///
always @ (rxMemWrState or tmp_nbreadreq_fu_365_p3 or tmp_174_nbwritereq_fu_373_p3 or tmp_211_fu_1927_p2)
begin
    ap_sig_bdd_1216 = ((ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_211_fu_1927_p2));
end

/// ap_sig_bdd_142 assign process. ///
always @ (ap_start or ap_done_reg or rxMemWrCmdOut_V_full_n or rxMemWrState or rxTcpFsm2wrAccessBreakdown_V_empty_n or rxEngDoubleAccess_V_V_full_n or rxPkgDrop2rxMemWriter_V_empty_n or rxMemWrDataOut_V_data_V1_status or grp_nbwritereq_fu_310_p5 or grp_nbreadreq_fu_336_p3 or tmp_s_fu_1383_p2 or grp_nbwritereq_fu_350_p3 or tmp_nbreadreq_fu_365_p3 or tmp_174_nbwritereq_fu_373_p3)
begin
    ap_sig_bdd_142 = (((rxMemWrDataOut_V_data_V1_status == ap_const_logic_0) & (rxMemWrState == ap_const_lv3_6) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxPkgDrop2rxMemWriter_V_empty_n == ap_const_logic_0) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3)) | ((rxMemWrDataOut_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3)) | ((rxPkgDrop2rxMemWriter_V_empty_n == ap_const_logic_0) & (rxMemWrState == ap_const_lv3_5) & ~(ap_const_lv1_0 == tmp_s_fu_1383_p2)) | ((rxMemWrDataOut_V_data_V1_status == ap_const_logic_0) & (rxMemWrState == ap_const_lv3_5) & ~(ap_const_lv1_0 == tmp_s_fu_1383_p2)) | ((rxMemWrCmdOut_V_full_n == ap_const_logic_0) & (rxMemWrState == ap_const_lv3_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxPkgDrop2rxMemWriter_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1)) | ((rxMemWrDataOut_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (rxTcpFsm2wrAccessBreakdown_V_empty_n == ap_const_logic_0) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3)) | ((rxMemWrCmdOut_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_365_p3) & ~(ap_const_lv1_0 == tmp_174_nbwritereq_fu_373_p3) & (rxEngDoubleAccess_V_V_full_n == ap_const_logic_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_145 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_142)
begin
    ap_sig_bdd_145 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_142);
end

/// ap_sig_bdd_173 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_310_p5 or grp_nbreadreq_fu_336_p3 or grp_fu_607_p3)
begin
    ap_sig_bdd_173 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & ~(ap_const_lv1_0 == grp_fu_607_p3));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_212 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_310_p5 or grp_nbreadreq_fu_336_p3 or tmp_209_fu_1642_p2 or txAppBreakdown_1_load_load_fu_660_p1)
begin
    ap_sig_bdd_212 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3) & (rxMemWrState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_209_fu_1642_p2) & ~(ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_660_p1));
end

/// ap_sig_bdd_315 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_310_p5 or grp_nbreadreq_fu_336_p3)
begin
    ap_sig_bdd_315 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3));
end

/// ap_sig_bdd_80 assign process. ///
always @ (rxMemWrState or grp_nbwritereq_fu_310_p5)
begin
    ap_sig_bdd_80 = ((rxMemWrState == ap_const_lv3_6) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5));
end

/// ap_sig_bdd_89 assign process. ///
always @ (rxMemWrState or grp_nbwritereq_fu_310_p5 or grp_nbreadreq_fu_336_p3)
begin
    ap_sig_bdd_89 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_310_p5) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_336_p3));
end

/// ap_sig_bdd_97 assign process. ///
always @ (rxMemWrState or tmp_s_fu_1383_p2)
begin
    ap_sig_bdd_97 = ((rxMemWrState == ap_const_lv3_5) & ~(ap_const_lv1_0 == tmp_s_fu_1383_p2));
end
assign grp_fu_575_p3 = lengthBuffer_1[ap_const_lv32_3];

integer ap_tvar_int_0;

always @ (pushWord_data_V_1) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_3F - ap_const_lv32_0) begin
            grp_fu_582_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            grp_fu_582_p4[ap_tvar_int_0] = pushWord_data_V_1[ap_const_lv32_3F - ap_tvar_int_0];
        end
    end
end


assign grp_fu_591_p2 = (ap_const_lv7_3F - Lo_assign_s_fu_828_p3);
assign grp_fu_602_p2 = (ap_const_lv7_3F - Lo_assign_fu_954_p3);
assign grp_fu_607_p3 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_48];
assign grp_fu_618_p2 = ($signed(rxEngBreakTemp_V) + $signed(ap_const_lv16_FFF8));
assign grp_fu_629_p4 = {{rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
assign grp_nbreadreq_fu_336_p3 = rxPkgDrop2rxMemWriter_V_empty_n;
assign grp_nbwritereq_fu_310_p5 = (rxMemWrDataOut_V_data_V_full_n & rxMemWrDataOut_V_keep_V_full_n & rxMemWrDataOut_V_last_V_full_n);
assign grp_nbwritereq_fu_350_p3 = rxMemWrCmdOut_V_full_n;
assign icmp3_fu_1101_p2 = (tmp_602_fu_1097_p1 != ap_const_lv26_0? 1'b1: 1'b0);
assign icmp6_fu_841_p2 = (tmp_555_fu_837_p1 != ap_const_lv26_0? 1'b1: 1'b0);
assign icmp_fu_967_p2 = (tmp_577_fu_963_p1 != ap_const_lv26_0? 1'b1: 1'b0);
assign lhs_V_3_cast_fu_1913_p1 = p_Result_s_fu_1903_p4;
assign lhs_V_3_fu_1222_p1 = rxEngBreakTemp_V;
assign lhs_V_fu_1410_p1 = rxMemWriterCmd_bbt_V;
assign newSel37_fu_767_p3 = ((sel_tmp2_i4_fu_683_p2[0:0]===1'b1)? ap_const_lv8_7F: ap_const_lv8_FF);
assign newSel38_fu_775_p3 = ((or_cond31_fu_733_p2[0:0]===1'b1)? newSel84_cast_cast_fu_725_p3: newSel_fu_739_p3);
assign newSel39_fu_793_p3 = ((or_cond33_fu_761_p2[0:0]===1'b1)? newSel88_cast_cast_fu_753_p3: newSel37_fu_767_p3);
assign newSel40_fu_1584_p3 = ((sel_tmp11_fu_1552_p2[0:0]===1'b1)? ap_const_lv3_3: ap_const_lv3_4);
assign newSel41_fu_1598_p3 = ((sel_tmp7_fu_1540_p2[0:0]===1'b1)? ap_const_lv3_5: ap_const_lv3_6);
assign newSel42_fu_1612_p3 = ((or_cond_fu_1578_p2[0:0]===1'b1)? newSel_cast_cast_fu_1570_p3: newSel40_fu_1584_p3);
assign newSel43_fu_1626_p3 = ((or_cond36_fu_1606_p2[0:0]===1'b1)? newSel41_fu_1598_p3: sel_tmp4_fu_1526_p3);
assign newSel44_fu_1634_p3 = ((or_cond37_fu_1620_p2[0:0]===1'b1)? newSel42_fu_1612_p3: newSel43_fu_1626_p3);
assign newSel45_fu_1302_p3 = ((sel_tmp10_i4_fu_1270_p2[0:0]===1'b1)? ap_const_lv4_7: ap_const_lv4_F);
assign newSel46_fu_1330_p3 = ((sel_tmp2_i5_fu_1246_p2[0:0]===1'b1)? ap_const_lv8_7F: ap_const_lv8_FF);
assign newSel47_fu_1338_p3 = ((or_cond38_fu_1296_p2[0:0]===1'b1)? newSel70_cast_cast_fu_1288_p3: newSel45_fu_1302_p3);
assign newSel48_fu_1356_p3 = ((or_cond40_fu_1324_p2[0:0]===1'b1)? newSel74_cast_cast_fu_1316_p3: newSel46_fu_1330_p3);
assign newSel49_fu_1364_p3 = ((or_cond41_fu_1350_p2[0:0]===1'b1)? newSel78_cast_fu_1346_p1: newSel48_fu_1356_p3);
assign newSel50_fu_1718_p3 = ((sel_tmp10_i_fu_1686_p2[0:0]===1'b1)? ap_const_lv4_7: ap_const_lv4_F);
assign newSel51_fu_1746_p3 = ((sel_tmp2_i_fu_1662_p2[0:0]===1'b1)? ap_const_lv8_7F: ap_const_lv8_FF);
assign newSel52_fu_1754_p3 = ((or_cond42_fu_1712_p2[0:0]===1'b1)? newSel56_cast_cast_fu_1704_p3: newSel50_fu_1718_p3);
assign newSel53_fu_1772_p3 = ((or_cond44_fu_1740_p2[0:0]===1'b1)? newSel60_cast_cast_fu_1732_p3: newSel51_fu_1746_p3);
assign newSel56_cast_cast_fu_1704_p3 = ((sel_tmp14_i_fu_1698_p2[0:0]===1'b1)? ap_const_lv4_1: ap_const_lv4_3);
assign newSel60_cast_cast_fu_1732_p3 = ((sel_tmp6_i_fu_1674_p2[0:0]===1'b1)? ap_const_lv8_1F: ap_const_lv8_3F);
assign newSel64_cast_fu_1762_p1 = newSel52_fu_1754_p3;
assign newSel70_cast_cast_fu_1288_p3 = ((sel_tmp14_i5_fu_1282_p2[0:0]===1'b1)? ap_const_lv4_1: ap_const_lv4_3);
assign newSel74_cast_cast_fu_1316_p3 = ((sel_tmp6_i4_fu_1258_p2[0:0]===1'b1)? ap_const_lv8_1F: ap_const_lv8_3F);
assign newSel78_cast_fu_1346_p1 = newSel47_fu_1338_p3;
assign newSel84_cast_cast_fu_725_p3 = ((sel_tmp14_i4_fu_719_p2[0:0]===1'b1)? ap_const_lv4_1: ap_const_lv4_3);
assign newSel88_cast_cast_fu_753_p3 = ((sel_tmp6_i3_fu_695_p2[0:0]===1'b1)? ap_const_lv8_1F: ap_const_lv8_3F);
assign newSel92_cast_fu_783_p1 = newSel38_fu_775_p3;
assign newSel_cast_cast_fu_1570_p3 = ((sel_tmp12_fu_1564_p2[0:0]===1'b1)? ap_const_lv3_1: ap_const_lv3_2);
assign newSel_fu_739_p3 = ((sel_tmp10_i3_fu_707_p2[0:0]===1'b1)? ap_const_lv4_7: ap_const_lv4_F);
assign or_cond31_fu_733_p2 = (sel_tmp14_i4_fu_719_p2 | sel_tmp12_i4_fu_713_p2);
assign or_cond32_fu_747_p2 = (sel_tmp10_i3_fu_707_p2 | sel_tmp8_i3_fu_701_p2);
assign or_cond33_fu_761_p2 = (sel_tmp6_i3_fu_695_p2 | sel_tmp4_i3_fu_689_p2);
assign or_cond34_fu_787_p2 = (or_cond31_fu_733_p2 | or_cond32_fu_747_p2);
assign or_cond35_fu_1592_p2 = (sel_tmp11_fu_1552_p2 | sel_tmp9_fu_1546_p2);
assign or_cond36_fu_1606_p2 = (sel_tmp7_fu_1540_p2 | sel_tmp5_fu_1534_p2);
assign or_cond37_fu_1620_p2 = (or_cond_fu_1578_p2 | or_cond35_fu_1592_p2);
assign or_cond38_fu_1296_p2 = (sel_tmp14_i5_fu_1282_p2 | sel_tmp12_i5_fu_1276_p2);
assign or_cond39_fu_1310_p2 = (sel_tmp10_i4_fu_1270_p2 | sel_tmp8_i4_fu_1264_p2);
assign or_cond40_fu_1324_p2 = (sel_tmp6_i4_fu_1258_p2 | sel_tmp4_i4_fu_1252_p2);
assign or_cond41_fu_1350_p2 = (or_cond38_fu_1296_p2 | or_cond39_fu_1310_p2);
assign or_cond42_fu_1712_p2 = (sel_tmp14_i_fu_1698_p2 | sel_tmp12_i_fu_1692_p2);
assign or_cond43_fu_1726_p2 = (sel_tmp10_i_fu_1686_p2 | sel_tmp8_i_fu_1680_p2);
assign or_cond44_fu_1740_p2 = (sel_tmp6_i_fu_1674_p2 | sel_tmp4_i_fu_1668_p2);
assign or_cond45_fu_1766_p2 = (or_cond42_fu_1712_p2 | or_cond43_fu_1726_p2);
assign or_cond_fu_1578_p2 = (sel_tmp12_fu_1564_p2 | sel_tmp_fu_1558_p2);
assign outputWord_data_V_fu_1509_p1 = rxPkgDrop2rxMemWriter_V_dout[63:0];
assign outputWord_keep_V_1_fu_1780_p3 = ((or_cond45_fu_1766_p2[0:0]===1'b1)? newSel64_cast_fu_1762_p1: newSel53_fu_1772_p3);
assign p_Result_54_fu_1029_p2 = (tmp_588_fu_1017_p2 & tmp_589_fu_1023_p2);
assign p_Result_55_fu_1051_p2 = (p_Result_54_fu_1029_p2 & tmp_593_fu_1045_p2);
assign p_Result_56_fu_1083_p2 = (p_Val2_42_fu_1057_p1 & tmp_599_fu_1077_p2);
assign p_Result_57_fu_1215_p2 = (tmp_616_fu_1203_p2 | tmp_617_fu_1209_p2);
assign p_Result_58_fu_903_p2 = (tmp_566_fu_891_p2 & tmp_567_fu_897_p2);
assign p_Result_59_fu_925_p2 = (p_Result_58_fu_903_p2 & tmp_571_fu_919_p2);
assign p_Result_s_268_fu_1458_p5 = {{rxMemWriterCmd_saddr_V[32'd31 : 32'd16]}, {ap_const_lv16_0}};
assign p_Result_s_fu_1903_p4 = {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
assign p_Val2_42_fu_1057_p1 = rxPkgDrop2rxMemWriter_V_dout[63:0];
assign p_Val2_45_fu_1865_p4 = {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
assign p_demorgan_fu_1191_p2 = (tmp_613_fu_1179_p2 & tmp_614_fu_1185_p2);
assign r_V_6_fu_1921_p2 = (lhs_V_3_cast_fu_1913_p1 + rhs_V_3_cast_fu_1917_p1);
assign r_V_7_fu_1230_p2 = (lhs_V_3_fu_1222_p1 - rhs_V_3_fu_1226_p1);
assign r_V_fu_1418_p2 = (lhs_V_fu_1410_p1 - rhs_V_fu_1414_p1);
assign rhs_V_3_cast_fu_1917_p1 = tmp_619_fu_1821_p1;
assign rhs_V_3_fu_1226_p1 = rxEngAccessResidue_V;
assign rhs_V_fu_1414_p1 = rxEngAccessResidue_V;
assign rxEngDoubleAccess_V_V_din = tmp_V_phi_fu_497_p4;
assign rxMemWrDataOut_V_data_V1_status = (rxMemWrDataOut_V_data_V_full_n & rxMemWrDataOut_V_keep_V_full_n & rxMemWrDataOut_V_last_V_full_n);
assign rxMemWrDataOut_V_data_V_write = rxMemWrDataOut_V_data_V1_update;
assign rxMemWrDataOut_V_keep_V_write = rxMemWrDataOut_V_data_V1_update;
assign rxMemWrDataOut_V_last_V_write = rxMemWrDataOut_V_data_V1_update;
assign sel_tmp10_i3_fu_707_p2 = (tmp_552_fu_679_p1 == ap_const_lv4_3? 1'b1: 1'b0);
assign sel_tmp10_i4_fu_1270_p2 = (tmp_625_fu_1242_p1 == ap_const_lv4_3? 1'b1: 1'b0);
assign sel_tmp10_i_fu_1686_p2 = (tmp_626_fu_1658_p1 == ap_const_lv4_3? 1'b1: 1'b0);
assign sel_tmp11_fu_1552_p2 = (grp_fu_629_p4 == ap_const_lv8_7? 1'b1: 1'b0);
assign sel_tmp12_fu_1564_p2 = (grp_fu_629_p4 == ap_const_lv8_1? 1'b1: 1'b0);
assign sel_tmp12_i4_fu_713_p2 = (tmp_552_fu_679_p1 == ap_const_lv4_2? 1'b1: 1'b0);
assign sel_tmp12_i5_fu_1276_p2 = (tmp_625_fu_1242_p1 == ap_const_lv4_2? 1'b1: 1'b0);
assign sel_tmp12_i_fu_1692_p2 = (tmp_626_fu_1658_p1 == ap_const_lv4_2? 1'b1: 1'b0);
assign sel_tmp14_i4_fu_719_p2 = (tmp_552_fu_679_p1 == ap_const_lv4_1? 1'b1: 1'b0);
assign sel_tmp14_i5_fu_1282_p2 = (tmp_625_fu_1242_p1 == ap_const_lv4_1? 1'b1: 1'b0);
assign sel_tmp14_i_fu_1698_p2 = (tmp_626_fu_1658_p1 == ap_const_lv4_1? 1'b1: 1'b0);
assign sel_tmp2_i4_fu_683_p2 = (tmp_552_fu_679_p1 == ap_const_lv4_7? 1'b1: 1'b0);
assign sel_tmp2_i5_fu_1246_p2 = (tmp_625_fu_1242_p1 == ap_const_lv4_7? 1'b1: 1'b0);
assign sel_tmp2_i_fu_1662_p2 = (tmp_626_fu_1658_p1 == ap_const_lv4_7? 1'b1: 1'b0);
assign sel_tmp3_fu_1520_p2 = (grp_fu_629_p4 == ap_const_lv8_7F? 1'b1: 1'b0);
assign sel_tmp4_fu_1526_p3 = ((sel_tmp3_fu_1520_p2[0:0]===1'b1)? ap_const_lv3_7: ap_const_lv3_0);
assign sel_tmp4_i3_fu_689_p2 = (tmp_552_fu_679_p1 == ap_const_lv4_6? 1'b1: 1'b0);
assign sel_tmp4_i4_fu_1252_p2 = (tmp_625_fu_1242_p1 == ap_const_lv4_6? 1'b1: 1'b0);
assign sel_tmp4_i_fu_1668_p2 = (tmp_626_fu_1658_p1 == ap_const_lv4_6? 1'b1: 1'b0);
assign sel_tmp5_fu_1534_p2 = (grp_fu_629_p4 == ap_const_lv8_3F? 1'b1: 1'b0);
assign sel_tmp6_i3_fu_695_p2 = (tmp_552_fu_679_p1 == ap_const_lv4_5? 1'b1: 1'b0);
assign sel_tmp6_i4_fu_1258_p2 = (tmp_625_fu_1242_p1 == ap_const_lv4_5? 1'b1: 1'b0);
assign sel_tmp6_i_fu_1674_p2 = (tmp_626_fu_1658_p1 == ap_const_lv4_5? 1'b1: 1'b0);
assign sel_tmp7_fu_1540_p2 = (grp_fu_629_p4 == ap_const_lv8_1F? 1'b1: 1'b0);
assign sel_tmp8_i3_fu_701_p2 = (tmp_552_fu_679_p1 == ap_const_lv4_4? 1'b1: 1'b0);
assign sel_tmp8_i4_fu_1264_p2 = (tmp_625_fu_1242_p1 == ap_const_lv4_4? 1'b1: 1'b0);
assign sel_tmp8_i_fu_1680_p2 = (tmp_626_fu_1658_p1 == ap_const_lv4_4? 1'b1: 1'b0);
assign sel_tmp9_fu_1546_p2 = (grp_fu_629_p4 == ap_const_lv8_F? 1'b1: 1'b0);
assign sel_tmp_fu_1558_p2 = (grp_fu_629_p4 == ap_const_lv8_3? 1'b1: 1'b0);
assign storemerge2_fu_1430_p3 = ((tmp_205_fu_1404_p2[0:0]===1'b1)? ap_const_lv3_5: ap_const_lv3_4);
assign storemerge3_fu_1444_p3 = ((tmp_175_fu_1438_p2[0:0]===1'b1)? storemerge2_fu_1430_p3: ap_const_lv3_6);
assign storemerge_cast_fu_1373_p1 = $signed(storemerge_phi_fu_418_p4);
assign tmp_174_nbwritereq_fu_373_p3 = rxEngDoubleAccess_V_V_full_n;
assign tmp_175_fu_1438_p2 = (tmp_205_fu_1404_p2 | tmp_206_fu_1424_p2);
assign tmp_1_fu_1973_p9 = {{{{{{{{tmp_rsvd_V_phi_fu_508_p4}, {tmp_tag_V_phi_fu_518_p4}}, {p_Val2_45_fu_1865_p4}}, {tmp_drr_V_phi_fu_528_p4}}, {tmp_eof_V_phi_fu_538_p4}}, {tmp_dsa_V_phi_fu_548_p4}}, {tmp_type_V_phi_fu_558_p4}}, {tmp_bbt_V_3_phi_fu_568_p4}};
assign tmp_205_fu_1404_p2 = (tmp_548_fu_1400_p1 == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_206_fu_1424_p2 = ($signed(r_V_fu_1418_p2) > $signed(24'b000000000000000000000000)? 1'b1: 1'b0);
assign tmp_207_fu_814_p2 = ($signed(ap_const_lv4_8) - $signed(tmp_553_fu_810_p1));
assign tmp_208_fu_820_p3 = {{tmp_207_fu_814_p2}, {ap_const_lv3_0}};
assign tmp_209_fu_1642_p2 = (rxEngBreakTemp_V > ap_const_lv16_8? 1'b1: 1'b0);
assign tmp_210_fu_940_p2 = ($signed(ap_const_lv4_8) - $signed(tmp_575_fu_936_p1));
assign tmp_211_fu_1927_p2 = (r_V_6_fu_1921_p2 > ap_const_lv24_10000? 1'b1: 1'b0);
assign tmp_213_fu_1236_p2 = ($signed(r_V_7_fu_1230_p2) > $signed(tmp_351_cast1_fu_932_p1)? 1'b1: 1'b0);
assign tmp_215_fu_1943_p2 = (ap_const_lv16_0 - p_Result_s_fu_1903_p4);
assign tmp_216_fu_1955_p1 = tmp_215_fu_1943_p2;
assign tmp_217_fu_1960_p2 = (tmp_619_fu_1821_p1 - tmp_216_fu_1955_p1);
assign tmp_218_fu_1652_p2 = (tmp_624_fu_1648_p1 == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_222_fu_1799_p2 = (newSel44_fu_1634_p3 - tmp_627_fu_1795_p1);
assign tmp_351_cast1_fu_932_p1 = lengthBuffer_1;
assign tmp_3_fu_1490_p5 = {{{{{{ap_const_lv8_0}, {p_Result_s_268_fu_1458_p5}}}, {ap_const_lv9_181}}}, {tmp_bbt_V_fu_1486_p1}};
assign tmp_548_fu_1400_p1 = rxMemWriterCmd_saddr_V[2:0];
assign tmp_549_fu_1476_p1 = rxMemWriterCmd_bbt_V[15:0];
assign tmp_552_fu_679_p1 = rxEngBreakTemp_V[3:0];
assign tmp_553_fu_810_p1 = lengthBuffer_1[3:0];
assign tmp_555_fu_837_p1 = grp_fu_575_p3;
assign tmp_557_fu_847_p2 = ($signed(ap_const_lv7_41) + $signed(Lo_assign_s_fu_828_p3));
assign tmp_560_fu_853_p3 = ((icmp6_fu_841_p2[0:0]===1'b1)? tmp_557_fu_847_p2: grp_fu_591_p2);
assign tmp_561_fu_861_p3 = ((icmp6_fu_841_p2[0:0]===1'b1)? grp_fu_582_p4: pushWord_data_V_1);
assign tmp_562_fu_869_p3 = ((icmp6_fu_841_p2[0:0]===1'b1)? grp_fu_591_p2: Lo_assign_s_fu_828_p3);
assign tmp_563_fu_877_p2 = (ap_const_lv7_3F - tmp_560_fu_853_p3);
assign tmp_564_fu_883_p1 = tmp_562_fu_869_p3;
assign tmp_565_fu_887_p1 = tmp_563_fu_877_p2;
assign tmp_566_fu_891_p2 = tmp_561_fu_861_p3 >> tmp_564_fu_883_p1;
assign tmp_567_fu_897_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_565_fu_887_p1;
assign tmp_569_fu_909_p2 = ($signed(ap_const_lv7_40) - $signed(tmp_208_fu_820_p3));
assign tmp_570_fu_915_p1 = tmp_569_fu_909_p2;
assign tmp_571_fu_919_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_570_fu_915_p1;
assign tmp_575_fu_936_p1 = lengthBuffer_1[3:0];
assign tmp_577_fu_963_p1 = grp_fu_575_p3;
assign tmp_579_fu_973_p2 = ($signed(ap_const_lv7_41) + $signed(Lo_assign_fu_954_p3));
assign tmp_582_fu_979_p3 = ((icmp_fu_967_p2[0:0]===1'b1)? tmp_579_fu_973_p2: grp_fu_602_p2);
assign tmp_583_fu_987_p3 = ((icmp_fu_967_p2[0:0]===1'b1)? grp_fu_582_p4: pushWord_data_V_1);
assign tmp_584_fu_995_p3 = ((icmp_fu_967_p2[0:0]===1'b1)? grp_fu_602_p2: Lo_assign_fu_954_p3);
assign tmp_585_fu_1003_p2 = (ap_const_lv7_3F - tmp_582_fu_979_p3);
assign tmp_586_fu_1009_p1 = tmp_584_fu_995_p3;
assign tmp_587_fu_1013_p1 = tmp_585_fu_1003_p2;
assign tmp_588_fu_1017_p2 = tmp_583_fu_987_p3 >> tmp_586_fu_1009_p1;
assign tmp_589_fu_1023_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_587_fu_1013_p1;
assign tmp_591_fu_1035_p2 = ($signed(ap_const_lv7_40) - $signed(Lo_assign_1_fu_946_p3));
assign tmp_592_fu_1041_p1 = tmp_591_fu_1035_p2;
assign tmp_593_fu_1045_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_592_fu_1041_p1;
assign tmp_597_fu_1067_p2 = (ap_const_lv7_3F - Lo_assign_fu_954_p3);
assign tmp_598_fu_1073_p1 = tmp_597_fu_1067_p2;
assign tmp_599_fu_1077_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_598_fu_1073_p1;
assign tmp_601_fu_1089_p3 = tmp_210_fu_940_p2[ap_const_lv32_3];
assign tmp_602_fu_1097_p1 = tmp_601_fu_1089_p3;
assign tmp_603_fu_1107_p2 = (ap_const_lv7_3F - Lo_assign_1_fu_946_p3);
assign tmp_604_fu_1113_p3 = ((icmp3_fu_1101_p2[0:0]===1'b1)? ap_const_lv7_3F: Lo_assign_1_fu_946_p3);
assign tmp_605_fu_1121_p3 = ((icmp3_fu_1101_p2[0:0]===1'b1)? tmp_603_fu_1107_p2: Lo_assign_1_fu_946_p3);
assign tmp_606_fu_1135_p3 = ((icmp3_fu_1101_p2[0:0]===1'b1)? Lo_assign_1_op_fu_1129_p2: ap_const_lv7_0);
assign tmp_607_fu_1143_p1 = tmp_605_fu_1121_p3;
assign tmp_608_fu_1147_p1 = tmp_604_fu_1113_p3;
assign tmp_609_fu_1151_p1 = tmp_606_fu_1135_p3;
assign tmp_610_fu_1155_p2 = p_Result_56_fu_1083_p2 << tmp_607_fu_1143_p1;

integer ap_tvar_int_1;

always @ (tmp_610_fu_1155_p2) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > ap_const_lv32_3F - ap_const_lv32_0) begin
            tmp_611_fu_1161_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_611_fu_1161_p4[ap_tvar_int_1] = tmp_610_fu_1155_p2[ap_const_lv32_3F - ap_tvar_int_1];
        end
    end
end


assign tmp_612_fu_1171_p3 = ((icmp3_fu_1101_p2[0:0]===1'b1)? tmp_611_fu_1161_p4: tmp_610_fu_1155_p2);
assign tmp_613_fu_1179_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF << tmp_608_fu_1147_p1;
assign tmp_614_fu_1185_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_609_fu_1151_p1;
assign tmp_615_fu_1197_p2 = (p_demorgan_fu_1191_p2 ^ ap_const_lv64_FFFFFFFFFFFFFFFF);
assign tmp_616_fu_1203_p2 = (p_Result_55_fu_1051_p2 & tmp_615_fu_1197_p2);
assign tmp_617_fu_1209_p2 = (tmp_612_fu_1171_p3 & p_demorgan_fu_1191_p2);
assign tmp_619_fu_1821_p1 = rxTcpFsm2wrAccessBreakdown_V_dout[22:0];
assign tmp_623_fu_1933_p1 = rxTcpFsm2wrAccessBreakdown_V_dout[15:0];
assign tmp_624_fu_1648_p1 = rxMemWriterCmd_saddr_V[2:0];
assign tmp_625_fu_1242_p1 = rxEngBreakTemp_V[3:0];
assign tmp_626_fu_1658_p1 = rxEngBreakTemp_V[3:0];
assign tmp_627_fu_1795_p1 = rxEngBreakTemp_V[2:0];
assign tmp_628_fu_1811_p1 = rxEngBreakTemp_V[7:0];
assign tmp_bbt_V_fu_1486_p1 = tmp_549_fu_1476_p1;
assign tmp_data_V_fu_1389_p1 = rxPkgDrop2rxMemWriter_V_dout[63:0];
assign tmp_keep_V_18_fu_801_p3 = ((or_cond34_fu_787_p2[0:0]===1'b1)? newSel92_cast_fu_783_p1: newSel39_fu_793_p3);
assign tmp_nbreadreq_fu_365_p3 = rxTcpFsm2wrAccessBreakdown_V_empty_n;
assign tmp_s_fu_1383_p0 = rxPkgDrop2rxMemWriter_V_empty_n;
assign tmp_s_fu_1383_p2 = (tmp_s_fu_1383_p0 & grp_nbwritereq_fu_310_p5);
assign txAppBreakdown_1_load_load_fu_660_p1 = txAppBreakdown_1;


endmodule //tcp_slowrttoe_rxEngMemWrite

