

================================================================
== Vitis HLS Report for 'scale_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Wed Jul 23 17:03:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        scale
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_out_V_data_V, i4 %ch_out_V_keep_V, i4 %ch_out_V_strb_V, i2 %ch_out_V_user_V, i1 %ch_out_V_last_V, i5 %ch_out_V_id_V, i6 %ch_out_V_dest_V, void @empty_9"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_in_V_data_V, i4 %ch_in_V_keep_V, i4 %ch_in_V_strb_V, i2 %ch_in_V_user_V, i1 %ch_in_V_last_V, i5 %ch_in_V_id_V, i6 %ch_in_V_dest_V, void @empty_10"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_out_V_dest_V, i5 %ch_out_V_id_V, i1 %ch_out_V_last_V, i2 %ch_out_V_user_V, i4 %ch_out_V_strb_V, i4 %ch_out_V_keep_V, i32 %ch_out_V_data_V, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_in_V_dest_V, i5 %ch_in_V_id_V, i1 %ch_in_V_last_V, i2 %ch_in_V_user_V, i4 %ch_in_V_strb_V, i4 %ch_in_V_keep_V, i32 %ch_in_V_data_V, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%scale_factor_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale_factor"   --->   Operation 13 'read' 'scale_factor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%total_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %total_data"   --->   Operation 14 'read' 'total_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 16 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 17 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 18 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%icmp_ln26 = icmp_slt  i32 %i_cast, i32 %total_data_read" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 19 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.end.loopexit.exitStub, void %for.inc.split" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 20 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.52ns)   --->   "%add_ln26 = add i31 %i_load, i31 1" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 21 'add' 'add_ln26' <Predicate = (icmp_ln26)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln26 = store i31 %add_ln26, i31 %i" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 22 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.51>
ST_2 : Operation 23 [1/1] (0.51ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_in_V_data_V, i4 %ch_in_V_keep_V, i4 %ch_in_V_strb_V, i2 %ch_in_V_user_V, i1 %ch_in_V_last_V, i5 %ch_in_V_id_V, i6 %ch_in_V_dest_V" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 23 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_tmp_data_1 = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 24 'extractvalue' 'p_tmp_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_tmp_keep = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 25 'extractvalue' 'p_tmp_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_tmp_strb = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 26 'extractvalue' 'p_tmp_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_tmp_user = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 27 'extractvalue' 'p_tmp_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_tmp_last = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 28 'extractvalue' 'p_tmp_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_tmp_id = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 29 'extractvalue' 'p_tmp_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_tmp_dest = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 30 'extractvalue' 'p_tmp_dest' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 31 [2/2] (6.91ns)   --->   "%tmp_out = mul i32 %p_tmp_data_1, i32 %scale_factor_read" [/home/jeanleo2/yuv_tp/scale.cpp:32]   --->   Operation 31 'mul' 'tmp_out' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 32 [1/2] (6.91ns)   --->   "%tmp_out = mul i32 %p_tmp_data_1, i32 %scale_factor_read" [/home/jeanleo2/yuv_tp/scale.cpp:32]   --->   Operation 32 'mul' 'tmp_out' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 33 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 34 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.29ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_out_V_data_V, i4 %ch_out_V_keep_V, i4 %ch_out_V_strb_V, i2 %ch_out_V_user_V, i1 %ch_out_V_last_V, i5 %ch_out_V_id_V, i6 %ch_out_V_dest_V, i32 %tmp_out, i4 %p_tmp_keep, i4 %p_tmp_strb, i2 %p_tmp_user, i1 %p_tmp_last, i5 %p_tmp_id, i6 %p_tmp_dest" [/home/jeanleo2/yuv_tp/scale.cpp:35]   --->   Operation 35 'write' 'write_ln35' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 36 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i' [24]  (1.588 ns)
	'load' operation 31 bit ('i_load', /home/jeanleo2/yuv_tp/scale.cpp:26) on local variable 'i' [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', /home/jeanleo2/yuv_tp/scale.cpp:26) [29]  (2.552 ns)
	'store' operation 0 bit ('store_ln26', /home/jeanleo2/yuv_tp/scale.cpp:26) of variable 'add_ln26', /home/jeanleo2/yuv_tp/scale.cpp:26 on local variable 'i' [45]  (1.588 ns)

 <State 2>: 0.518ns
The critical path consists of the following:
	axis read operation ('empty', /home/jeanleo2/yuv_tp/scale.cpp:30) on port 'ch_in_V_data_V' (/home/jeanleo2/yuv_tp/scale.cpp:30) [35]  (0.518 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('tmp_out', /home/jeanleo2/yuv_tp/scale.cpp:32) [43]  (6.912 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('tmp_out', /home/jeanleo2/yuv_tp/scale.cpp:32) [43]  (6.912 ns)

 <State 5>: 1.290ns
The critical path consists of the following:
	axis write operation ('write_ln35', /home/jeanleo2/yuv_tp/scale.cpp:35) on port 'ch_out_V_data_V' (/home/jeanleo2/yuv_tp/scale.cpp:35) [44]  (1.290 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
