// Seed: 3850151066
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  time id_4 (
      .id_0(1),
      .id_1(1),
      .id_2(id_0),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_0),
      .id_7(1),
      .id_8(id_2),
      .id_9(id_1)
  );
  assign {1'd0, 1'b0, 1, 1} = {
    id_1#(
        .id_2(1),
        .id_2(1 < 1)
    ),
    id_2,
    1,
    1
  };
endmodule
