simSeconds 0.080231776548
simTicks 80231765488.15451
finalTick 109719253584888.53
simFreq 999999000000.0
hostSeconds 207.02457293999998
hostTickRate 386422029.16720897
hostMemory 52900870.51801601
simInsts 109999908.81836902
simOps 129532650.49474297
hostInstRate 533239.725142
hostOpRate 627830.023692
system.clk_domain.clock 999.999
system.cpu_clk_domain.clock 499.9995
system.cpu_voltage_domain.voltage 0.9999989999999999
system.l2.demandHits::switch_cpus.inst 1275563.946133
system.l2.demandHits::switch_cpus.data 1507756.5671200003
system.l2.demandHits::total 2783320.513253
system.l2.overallHits::switch_cpus.inst 1275563.946133
system.l2.overallHits::switch_cpus.data 1507756.5671200003
system.l2.overallHits::total 2783320.513253
system.l2.demandMisses::cpu.inst 4.8598360000000005
system.l2.demandMisses::cpu.data 3.5222589999999996
system.l2.demandMisses::switch_cpus.inst 40554.67080099999
system.l2.demandMisses::switch_cpus.data 127414.83448599999
system.l2.demandMisses::total 167969.50528700004
system.l2.overallMisses::cpu.inst 4.8598360000000005
system.l2.overallMisses::cpu.data 3.5222589999999996
system.l2.overallMisses::switch_cpus.inst 40554.67080099999
system.l2.overallMisses::switch_cpus.data 127414.83448599999
system.l2.overallMisses::total 167969.50528700004
system.l2.demandMissLatency::switch_cpus.inst 3233142058.1625004
system.l2.demandMissLatency::switch_cpus.data 11189041666.943499
system.l2.demandMissLatency::total 14422183725.105997
system.l2.overallMissLatency::switch_cpus.inst 3233142058.1625004
system.l2.overallMissLatency::switch_cpus.data 11189041666.943499
system.l2.overallMissLatency::total 14422183725.105997
system.l2.demandAccesses::cpu.inst 4.8598360000000005
system.l2.demandAccesses::cpu.data 3.5222589999999996
system.l2.demandAccesses::switch_cpus.inst 1316118.616934
system.l2.demandAccesses::switch_cpus.data 1635171.4016059998
system.l2.demandAccesses::total 2951290.0185399996
system.l2.overallAccesses::cpu.inst 4.8598360000000005
system.l2.overallAccesses::cpu.data 3.5222589999999996
system.l2.overallAccesses::switch_cpus.inst 1316118.616934
system.l2.overallAccesses::switch_cpus.data 1635171.4016059998
system.l2.overallAccesses::total 2951290.0185399996
system.l2.demandMissRate::cpu.inst 0.9999989999999999
system.l2.demandMissRate::cpu.data 0.9846079999999999
system.l2.demandMissRate::switch_cpus.inst 0.03168232652600001
system.l2.demandMissRate::switch_cpus.data 0.06896955334399998
system.l2.demandMissRate::total 0.05733172096200001
system.l2.overallMissRate::cpu.inst 0.9999989999999999
system.l2.overallMissRate::cpu.data 0.9846079999999999
system.l2.overallMissRate::switch_cpus.inst 0.03168232652600001
system.l2.overallMissRate::switch_cpus.data 0.06896955334399998
system.l2.overallMissRate::total 0.05733172096200001
system.l2.demandAvgMissLatency::switch_cpus.inst 81135.5240959697
system.l2.demandAvgMissLatency::switch_cpus.data 86699.94079400005
system.l2.demandAvgMissLatency::total 84332.13087932087
system.l2.overallAvgMissLatency::switch_cpus.inst 81135.5240959697
system.l2.overallAvgMissLatency::switch_cpus.data 86699.94079400005
system.l2.overallAvgMissLatency::total 84332.13087932087
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 63929.62950500001
system.l2.writebacks::total 63929.62950500001
system.l2.demandMshrMisses::switch_cpus.inst 40552.96917999999
system.l2.demandMshrMisses::switch_cpus.data 127414.80185699998
system.l2.demandMshrMisses::total 167967.771037
system.l2.overallMshrMisses::switch_cpus.inst 40552.96917999999
system.l2.overallMshrMisses::switch_cpus.data 127414.80185699998
system.l2.overallMshrMisses::total 167967.771037
system.l2.demandMshrMissLatency::switch_cpus.inst 2827441827.50545
system.l2.demandMshrMissLatency::switch_cpus.data 9914890911.574236
system.l2.demandMshrMissLatency::total 12742332739.079685
system.l2.overallMshrMissLatency::switch_cpus.inst 2827441827.50545
system.l2.overallMshrMissLatency::switch_cpus.data 9914890911.574236
system.l2.overallMshrMissLatency::total 12742332739.079685
system.l2.demandMshrMissRate::switch_cpus.inst 0.03168114758100001
system.l2.demandMshrMissRate::switch_cpus.data 0.06896955334399998
system.l2.demandMshrMissRate::total 0.057331165657000006
system.l2.overallMshrMissRate::switch_cpus.inst 0.03168114758100001
system.l2.overallMshrMissRate::switch_cpus.data 0.06896955334399998
system.l2.overallMshrMissRate::total 0.057331165657000006
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 71134.89976442947
system.l2.demandAvgMshrMissLatency::switch_cpus.data 76699.94416760383
system.l2.demandAvgMshrMissLatency::total 74331.86879550791
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 71134.89976442947
system.l2.overallAvgMshrMissLatency::switch_cpus.data 76699.94416760383
system.l2.overallAvgMshrMissLatency::total 74331.86879550791
system.l2.replacements 173162.09312900002
system.l2.InvalidateReq.hits::switch_cpus.data 145357.29333800002
system.l2.InvalidateReq.hits::total 145357.29333800002
system.l2.InvalidateReq.misses::switch_cpus.data 12663.068571000002
system.l2.InvalidateReq.misses::total 12663.068571000002
system.l2.InvalidateReq.accesses::switch_cpus.data 158020.361909
system.l2.InvalidateReq.accesses::total 158020.361909
system.l2.InvalidateReq.missRate::switch_cpus.data 0.221555028755
system.l2.InvalidateReq.missRate::total 0.221555028755
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 12663.068571000002
system.l2.InvalidateReq.mshrMisses::total 12663.068571000002
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 243659847.86986202
system.l2.InvalidateReq.mshrMissLatency::total 243659847.86986202
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.221555028755
system.l2.InvalidateReq.mshrMissRate::total 0.221555028755
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18558.907262627454
system.l2.InvalidateReq.avgMshrMissLatency::total 18558.907262627454
system.l2.ReadCleanReq.hits::switch_cpus.inst 1275563.946133
system.l2.ReadCleanReq.hits::total 1275563.946133
system.l2.ReadCleanReq.misses::cpu.inst 4.8598360000000005
system.l2.ReadCleanReq.misses::switch_cpus.inst 40554.67080099999
system.l2.ReadCleanReq.misses::total 40554.67080099999
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 3233142058.1625004
system.l2.ReadCleanReq.missLatency::total 3233142058.1625004
system.l2.ReadCleanReq.accesses::cpu.inst 4.8598360000000005
system.l2.ReadCleanReq.accesses::switch_cpus.inst 1316118.616934
system.l2.ReadCleanReq.accesses::total 1316118.616934
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999989999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.03168232652600001
system.l2.ReadCleanReq.missRate::total 0.03168232652600001
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 81135.5240959697
system.l2.ReadCleanReq.avgMissLatency::total 81135.5240959697
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 40552.96917999999
system.l2.ReadCleanReq.mshrMisses::total 40552.96917999999
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 2827441827.50545
system.l2.ReadCleanReq.mshrMissLatency::total 2827441827.50545
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.03168114758100001
system.l2.ReadCleanReq.mshrMissRate::total 0.03168114758100001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 71134.89976442947
system.l2.ReadCleanReq.avgMshrMissLatency::total 71134.89976442947
system.l2.ReadExReq.hits::switch_cpus.data 128780.055806
system.l2.ReadExReq.hits::total 128780.055806
system.l2.ReadExReq.misses::cpu.data 0.385798
system.l2.ReadExReq.misses::switch_cpus.data 35632.04951800001
system.l2.ReadExReq.misses::total 35632.04951800001
system.l2.ReadExReq.missLatency::switch_cpus.data 3030871850.1684995
system.l2.ReadExReq.missLatency::total 3030871850.1684995
system.l2.ReadExReq.accesses::cpu.data 0.385798
system.l2.ReadExReq.accesses::switch_cpus.data 164412.10532399997
system.l2.ReadExReq.accesses::total 164412.10532399997
system.l2.ReadExReq.missRate::cpu.data 0.317668
system.l2.ReadExReq.missRate::switch_cpus.data 0.22184533764500003
system.l2.ReadExReq.missRate::total 0.22184533764500003
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 83873.1442469039
system.l2.ReadExReq.avgMissLatency::total 83873.1442469039
system.l2.ReadExReq.mshrMisses::switch_cpus.data 35632.04951800001
system.l2.ReadExReq.mshrMisses::total 35632.04951800001
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 2674550517.5497336
system.l2.ReadExReq.mshrMissLatency::total 2674550517.5497336
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.22184533764500003
system.l2.ReadExReq.mshrMissRate::total 0.22184533764500003
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 73873.13556488315
system.l2.ReadExReq.avgMshrMissLatency::total 73873.13556488315
system.l2.ReadSharedReq.hits::switch_cpus.data 1378976.5113139998
system.l2.ReadSharedReq.hits::total 1378976.5113139998
system.l2.ReadSharedReq.misses::cpu.data 3.1364609999999997
system.l2.ReadSharedReq.misses::switch_cpus.data 91782.784968
system.l2.ReadSharedReq.misses::total 91782.784968
system.l2.ReadSharedReq.missLatency::switch_cpus.data 8158169816.775001
system.l2.ReadSharedReq.missLatency::total 8158169816.775001
system.l2.ReadSharedReq.accesses::cpu.data 3.1364609999999997
system.l2.ReadSharedReq.accesses::switch_cpus.data 1470759.296282
system.l2.ReadSharedReq.accesses::total 1470759.296282
system.l2.ReadSharedReq.missRate::cpu.data 0.9846079999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.052839593847
system.l2.ReadSharedReq.missRate::total 0.052839593847
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 89427.11381508503
system.l2.ReadSharedReq.avgMissLatency::total 89427.11381508503
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 91782.752339
system.l2.ReadSharedReq.mshrMisses::total 91782.752339
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 7240340394.024499
system.l2.ReadSharedReq.mshrMissLatency::total 7240340394.024499
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.052839561218
system.l2.ReadSharedReq.mshrMissRate::total 0.052839561218
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 79427.1208816301
system.l2.ReadSharedReq.avgMshrMissLatency::total 79427.1208816301
system.l2.UpgradeReq.hits::switch_cpus.data 2.4580339999999996
system.l2.UpgradeReq.hits::total 2.4580339999999996
system.l2.UpgradeReq.accesses::switch_cpus.data 2.4609069999999997
system.l2.UpgradeReq.accesses::total 2.4609069999999997
system.l2.WritebackClean.hits::writebacks 1316111.0046980001
system.l2.WritebackClean.hits::total 1316111.0046980001
system.l2.WritebackClean.accesses::writebacks 1316111.0046980001
system.l2.WritebackClean.accesses::total 1316111.0046980001
system.l2.WritebackDirty.hits::writebacks 1349181.893991
system.l2.WritebackDirty.hits::total 1349181.893991
system.l2.WritebackDirty.accesses::writebacks 1349181.893991
system.l2.WritebackDirty.accesses::total 1349181.893991
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.l2.tags.tagsInUse 31298.68111937053
system.l2.tags.totalRefs 6763967.056766999
system.l2.tags.sampledRefs 350998.220812
system.l2.tags.avgRefs 32.259394909933
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 2922.0955136932994
system.l2.tags.occupancies::cpu.inst 2.534615178637
system.l2.tags.occupancies::cpu.data 1.4757818412600003
system.l2.tags.occupancies::switch_cpus.inst 10356.854042258998
system.l2.tags.occupancies::switch_cpus.data 18015.788640134928
system.l2.tags.avgOccs::writebacks 0.08917522372499999
system.l2.tags.avgOccs::cpu.inst 7.721375999999998e-05
system.l2.tags.avgOccs::cpu.data 4.494553200000001e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.31606611150300007
system.l2.tags.avgOccs::switch_cpus.data 0.5497982168130001
system.l2.tags.avgOccs::total 0.9551597560529999
system.l2.tags.occupanciesTaskId::1024 32478.834344999996
system.l2.tags.ageTaskId_1024::0 17.047736
system.l2.tags.ageTaskId_1024::1 229.214667
system.l2.tags.ageTaskId_1024::2 2148.359825
system.l2.tags.ageTaskId_1024::3 9420.404562999998
system.l2.tags.ratioOccsTaskId::1024 0.9911753158979999
system.l2.tags.tagAccesses 50075315.976354994
system.l2.tags.dataAccesses 50075315.976354994
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.mem_ctrls.avgPriority_writebacks::samples 63910.236017
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 40552.96917999999
system.mem_ctrls.avgPriority_switch_cpus.data::samples 127102.212881
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.00785242678233725
system.mem_ctrls.numReadWriteTurnArounds 3702.217421
system.mem_ctrls.numWriteReadTurnArounds 3702.249434
system.mem_ctrls.numStayReadState 408147.36824599997
system.mem_ctrls.numStayWriteState 60365.197855000006
system.mem_ctrls.readReqs 167967.76877999998
system.mem_ctrls.writeReqs 63929.62950500001
system.mem_ctrls.readBursts 167967.76877999998
system.mem_ctrls.writeBursts 63929.62950500001
system.mem_ctrls.servicedByWrQ 312.586719
system.mem_ctrls.mergedWrBursts 19.393488000000005
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.12324119
system.mem_ctrls.avgWrQLen 24.87386315
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 1.430263
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 167967.76877999998
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 63929.62950500001
system.mem_ctrls.rdQLenPdf::0 130327.90990600002
system.mem_ctrls.rdQLenPdf::1 30751.187731
system.mem_ctrls.rdQLenPdf::2 5425.310496
system.mem_ctrls.rdQLenPdf::3 1135.7406930000002
system.mem_ctrls.rdQLenPdf::4 14.474031999999998
system.mem_ctrls.rdQLenPdf::5 0.541555
system.mem_ctrls.rdQLenPdf::6 0.017648
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.064231
system.mem_ctrls.wrQLenPdf::1 0.064231
system.mem_ctrls.wrQLenPdf::2 0.064231
system.mem_ctrls.wrQLenPdf::3 0.064231
system.mem_ctrls.wrQLenPdf::4 0.064231
system.mem_ctrls.wrQLenPdf::5 0.064231
system.mem_ctrls.wrQLenPdf::6 0.064231
system.mem_ctrls.wrQLenPdf::7 0.064231
system.mem_ctrls.wrQLenPdf::8 0.064231
system.mem_ctrls.wrQLenPdf::9 0.064231
system.mem_ctrls.wrQLenPdf::10 0.064231
system.mem_ctrls.wrQLenPdf::11 0.064231
system.mem_ctrls.wrQLenPdf::12 0.064231
system.mem_ctrls.wrQLenPdf::13 0.15021500000000002
system.mem_ctrls.wrQLenPdf::14 0.15021500000000002
system.mem_ctrls.wrQLenPdf::15 1160.5567549999996
system.mem_ctrls.wrQLenPdf::16 1270.0944759999998
system.mem_ctrls.wrQLenPdf::17 3253.824575
system.mem_ctrls.wrQLenPdf::18 3699.3494469999996
system.mem_ctrls.wrQLenPdf::19 3787.5995180000004
system.mem_ctrls.wrQLenPdf::20 3820.534962
system.mem_ctrls.wrQLenPdf::21 3838.282613
system.mem_ctrls.wrQLenPdf::22 3854.6814719999998
system.mem_ctrls.wrQLenPdf::23 3870.0141609999996
system.mem_ctrls.wrQLenPdf::24 3886.5334390000007
system.mem_ctrls.wrQLenPdf::25 3876.7417330000007
system.mem_ctrls.wrQLenPdf::26 3948.4623610000003
system.mem_ctrls.wrQLenPdf::27 3892.183385
system.mem_ctrls.wrQLenPdf::28 3880.7402130000005
system.mem_ctrls.wrQLenPdf::29 3998.933959
system.mem_ctrls.wrQLenPdf::30 3844.7905350000005
system.mem_ctrls.wrQLenPdf::31 3813.9251110000014
system.mem_ctrls.wrQLenPdf::32 3756.7667990000004
system.mem_ctrls.wrQLenPdf::33 54.649316999999996
system.mem_ctrls.wrQLenPdf::34 42.463939
system.mem_ctrls.wrQLenPdf::35 34.374434
system.mem_ctrls.wrQLenPdf::36 30.112928999999998
system.mem_ctrls.wrQLenPdf::37 27.293139999999998
system.mem_ctrls.wrQLenPdf::38 22.569252
system.mem_ctrls.wrQLenPdf::39 19.573802
system.mem_ctrls.wrQLenPdf::40 18.645447
system.mem_ctrls.wrQLenPdf::41 17.361256
system.mem_ctrls.wrQLenPdf::42 15.76596
system.mem_ctrls.wrQLenPdf::43 13.000554000000001
system.mem_ctrls.wrQLenPdf::44 13.895892
system.mem_ctrls.wrQLenPdf::45 12.370589
system.mem_ctrls.wrQLenPdf::46 10.359085
system.mem_ctrls.wrQLenPdf::47 9.862284
system.mem_ctrls.wrQLenPdf::48 9.285822
system.mem_ctrls.wrQLenPdf::49 9.158615000000001
system.mem_ctrls.wrQLenPdf::50 8.734639
system.mem_ctrls.wrQLenPdf::51 8.16929
system.mem_ctrls.wrQLenPdf::52 8.102186
system.mem_ctrls.wrQLenPdf::53 8.160239
system.mem_ctrls.wrQLenPdf::54 7.600043000000001
system.mem_ctrls.wrQLenPdf::55 7.481824000000001
system.mem_ctrls.wrQLenPdf::56 7.646607
system.mem_ctrls.wrQLenPdf::57 5.953001
system.mem_ctrls.wrQLenPdf::58 6.371861
system.mem_ctrls.wrQLenPdf::59 6.3747229999999995
system.mem_ctrls.wrQLenPdf::60 6.760275
system.mem_ctrls.wrQLenPdf::61 3.7450089999999996
system.mem_ctrls.wrQLenPdf::62 3.469825
system.mem_ctrls.wrQLenPdf::63 5.773230999999999
system.mem_ctrls.rdPerTurnAround::samples 3702.249434
system.mem_ctrls.rdPerTurnAround::mean 62.45774977614199
system.mem_ctrls.rdPerTurnAround::gmean 206.57584475985502
system.mem_ctrls.rdPerTurnAround::stdev 105.734621559888
system.mem_ctrls.rdPerTurnAround::0-1023 687.5718400000001
system.mem_ctrls.rdPerTurnAround::17408-18431 0.047199
system.mem_ctrls.rdPerTurnAround::total 3702.249434
system.mem_ctrls.wrPerTurnAround::samples 3702.217421
system.mem_ctrls.wrPerTurnAround::mean 16.933240799293
system.mem_ctrls.wrPerTurnAround::gmean 16.803160514687004
system.mem_ctrls.wrPerTurnAround::stdev 2.5320743118869995
system.mem_ctrls.wrPerTurnAround::16 990.677119
system.mem_ctrls.wrPerTurnAround::18 409.880027
system.mem_ctrls.wrPerTurnAround::total 3702.217421
system.mem_ctrls.bytesReadWrQ 20005.550016
system.mem_ctrls.bytesReadSys 10749937.201919999
system.mem_ctrls.bytesWrittenSys 4091496.2883200007
system.mem_ctrls.avgRdBWSys 124437107.64318997
system.mem_ctrls.avgWrBWSys 47596436.4152137
system.mem_ctrls.totGap 80211012832.3515
system.mem_ctrls.avgGap 533053.46988337
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 2595390.0275199995
system.mem_ctrls.requestorReadBytes::switch_cpus.data 8134541.624384
system.mem_ctrls.requestorWriteBytes::writebacks 4089807.92
system.mem_ctrls.requestorReadRate::switch_cpus.inst 32881922.8962697
system.mem_ctrls.requestorReadRate::switch_cpus.data 91308322.79136516
system.mem_ctrls.requestorWriteRate::writebacks 47569126.5044502
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 40552.96917999999
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 127414.79959999998
system.mem_ctrls.requestorWriteAccesses::writebacks 63929.62950500001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 1160933925.3145
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 4658380835.38225
system.mem_ctrls.requestorWriteTotalLat::writebacks 1905668323788.8364
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 30015.493763829996
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 35482.52778646001
system.mem_ctrls.requestorWriteAvgLat::writebacks 70419267.70114501
system.mem_ctrls.dram.bytesRead::cpu.inst 311.02950400000003
system.mem_ctrls.dram.bytesRead::cpu.data 225.42457599999997
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 2595390.0275199995
system.mem_ctrls.dram.bytesRead::switch_cpus.data 8154547.174399999
system.mem_ctrls.dram.bytesRead::total 10749937.201919999
system.mem_ctrls.dram.bytesInstRead::cpu.inst 311.02950400000003
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 2595390.0275199995
system.mem_ctrls.dram.bytesInstRead::total 2595390.0275199995
system.mem_ctrls.dram.bytesWritten::writebacks 4091496.2883200007
system.mem_ctrls.dram.bytesWritten::total 4091496.2883200007
system.mem_ctrls.dram.numReads::cpu.inst 4.8598360000000005
system.mem_ctrls.dram.numReads::cpu.data 3.5222589999999996
system.mem_ctrls.dram.numReads::switch_cpus.inst 40552.96917999999
system.mem_ctrls.dram.numReads::switch_cpus.data 127414.79959999998
system.mem_ctrls.dram.numReads::total 167967.76877999998
system.mem_ctrls.dram.numWrites::writebacks 63929.62950500001
system.mem_ctrls.dram.numWrites::total 63929.62950500001
system.mem_ctrls.dram.bwRead::cpu.inst 35755.40040200001
system.mem_ctrls.dram.bwRead::cpu.data 26599.82144400001
system.mem_ctrls.dram.bwRead::switch_cpus.inst 32881922.98309
system.mem_ctrls.dram.bwRead::switch_cpus.data 91555184.663859
system.mem_ctrls.dram.bwRead::total 124437107.620682
system.mem_ctrls.dram.bwInstRead::cpu.inst 35755.40040200001
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 32881922.98309
system.mem_ctrls.dram.bwInstRead::total 32881922.98309
system.mem_ctrls.dram.bwWrite::writebacks 47596436.22587199
system.mem_ctrls.dram.bwWrite::total 47596436.22587199
system.mem_ctrls.dram.bwTotal::writebacks 47596436.22587199
system.mem_ctrls.dram.bwTotal::cpu.inst 35755.40040200001
system.mem_ctrls.dram.bwTotal::cpu.data 26599.82144400001
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 32881922.98309
system.mem_ctrls.dram.bwTotal::switch_cpus.data 91555184.663859
system.mem_ctrls.dram.bwTotal::total 172033544.27791
system.mem_ctrls.dram.readBursts 167655.182061
system.mem_ctrls.dram.writeBursts 63903.24875
system.mem_ctrls.dram.perBankRdBursts::0 9825.785893999997
system.mem_ctrls.dram.perBankRdBursts::1 10782.959762
system.mem_ctrls.dram.perBankRdBursts::2 12277.479809999999
system.mem_ctrls.dram.perBankRdBursts::3 9977.564025
system.mem_ctrls.dram.perBankRdBursts::4 8906.606798000003
system.mem_ctrls.dram.perBankRdBursts::5 9543.020209999999
system.mem_ctrls.dram.perBankRdBursts::6 9999.307425000003
system.mem_ctrls.dram.perBankRdBursts::7 11427.943606
system.mem_ctrls.dram.perBankRdBursts::8 10263.744961999997
system.mem_ctrls.dram.perBankRdBursts::9 10228.473945999998
system.mem_ctrls.dram.perBankRdBursts::10 10404.600439
system.mem_ctrls.dram.perBankRdBursts::11 9857.739567999999
system.mem_ctrls.dram.perBankRdBursts::12 11038.843552999999
system.mem_ctrls.dram.perBankRdBursts::13 10784.713716999999
system.mem_ctrls.dram.perBankRdBursts::14 11194.9224
system.mem_ctrls.dram.perBankRdBursts::15 11141.475946000002
system.mem_ctrls.dram.perBankWrBursts::0 3765.8862560000002
system.mem_ctrls.dram.perBankWrBursts::1 4300.566186
system.mem_ctrls.dram.perBankWrBursts::2 5265.730377
system.mem_ctrls.dram.perBankWrBursts::3 3852.237416
system.mem_ctrls.dram.perBankWrBursts::4 3260.6618850000004
system.mem_ctrls.dram.perBankWrBursts::5 3778.546288
system.mem_ctrls.dram.perBankWrBursts::6 3758.364306
system.mem_ctrls.dram.perBankWrBursts::7 4019.631877
system.mem_ctrls.dram.perBankWrBursts::8 3820.8289790000003
system.mem_ctrls.dram.perBankWrBursts::9 3882.422697
system.mem_ctrls.dram.perBankWrBursts::10 3571.2124349999995
system.mem_ctrls.dram.perBankWrBursts::11 3585.4533149999997
system.mem_ctrls.dram.perBankWrBursts::12 3957.197677999999
system.mem_ctrls.dram.perBankWrBursts::13 4332.168355000001
system.mem_ctrls.dram.perBankWrBursts::14 4312.224693000001
system.mem_ctrls.dram.perBankWrBursts::15 4440.116007
system.mem_ctrls.dram.totQLat 2675780097.052999
system.mem_ctrls.dram.totBusLat 838275910.3050002
system.mem_ctrls.dram.totMemAccLat 5819314760.696751
system.mem_ctrls.dram.avgQLat 14498.632774720001
system.mem_ctrls.dram.avgBusLat 4999.994999999999
system.mem_ctrls.dram.avgMemAccLat 33248.61402472
system.mem_ctrls.dram.readRowHits 98384.428661
system.mem_ctrls.dram.writeRowHits 28046.645027000006
system.mem_ctrls.dram.readRowHitRate 61.58019212
system.mem_ctrls.dram.writeRowHitRate 41.615415729999995
system.mem_ctrls.dram.bytesPerActivate::samples 105128.126058
system.mem_ctrls.dram.bytesPerActivate::mean 150.134526397686
system.mem_ctrls.dram.bytesPerActivate::gmean 104.53974706413302
system.mem_ctrls.dram.bytesPerActivate::stdev 180.365958926854
system.mem_ctrls.dram.bytesPerActivate::0-127 66247.513385
system.mem_ctrls.dram.bytesPerActivate::128-255 24460.416411000002
system.mem_ctrls.dram.bytesPerActivate::256-383 6392.252148
system.mem_ctrls.dram.bytesPerActivate::384-511 2787.882914
system.mem_ctrls.dram.bytesPerActivate::512-639 1554.4222909999999
system.mem_ctrls.dram.bytesPerActivate::640-767 936.9962949999998
system.mem_ctrls.dram.bytesPerActivate::768-895 637.7620329999999
system.mem_ctrls.dram.bytesPerActivate::896-1023 457.045407
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1653.835174
system.mem_ctrls.dram.bytesPerActivate::total 105128.126058
system.mem_ctrls.dram.dramBytesRead 10729931.651904
system.mem_ctrls.dram.dramBytesWritten 4089807.92
system.mem_ctrls.dram.avgRdBW 124.19024556605098
system.mem_ctrls.dram.avgWrBW 47.56912652497801
system.mem_ctrls.dram.peakBW 12799.987200000003
system.mem_ctrls.dram.busUtil 1.3411166799999996
system.mem_ctrls.dram.busUtilRead 0.9707959200000001
system.mem_ctrls.dram.busUtilWrite 0.3707948
system.mem_ctrls.dram.pageHitRate 56.84477888
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.mem_ctrls.dram.rank0.actEnergy 368205554.32038
system.mem_ctrls.dram.rank0.preEnergy 195708108.220845
system.mem_ctrls.dram.rank0.readEnergy 590768366.1642
system.mem_ctrls.dram.rank0.writeEnergy 167048509.28904
system.mem_ctrls.dram.rank0.refreshEnergy 6333340255.0298395
system.mem_ctrls.dram.rank0.actBackEnergy 16487582934.53646
system.mem_ctrls.dram.rank0.preBackEnergy 16924717649.61024
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 41067371377.171005
system.mem_ctrls.dram.rank0.averagePower 509.9055227630371
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 43834785608.043755
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2679077942.0599995
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 33717901938.05075
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 382403318.3922002
system.mem_ctrls.dram.rank1.preEnergy 203253029.708025
system.mem_ctrls.dram.rank1.readEnergy 606289633.75134
system.mem_ctrls.dram.rank1.writeEnergy 166526478.10998002
system.mem_ctrls.dram.rank1.refreshEnergy 6333340255.0298395
system.mem_ctrls.dram.rank1.actBackEnergy 16588265657.026684
system.mem_ctrls.dram.rank1.preBackEnergy 16839932199.09216
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 41120010571.11023
system.mem_ctrls.dram.rank1.averagePower 510.43487243787297
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 43613960440.75451
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2679077942.0599995
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 33938727105.340004
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.membus.transDist::ReadResp 132335.733627
system.membus.transDist::WritebackDirty 63929.62950500001
system.membus.transDist::CleanEvict 108537.173696
system.membus.transDist::ReadExReq 35632.04951800001
system.membus.transDist::ReadExResp 35632.04951800001
system.membus.transDist::ReadSharedReq 132335.71926200003
system.membus.transDist::InvalidateReq 12663.068571000002
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 521065.42656999995
system.membus.pktCount::total 521065.42656999995
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 14841434.4096
system.membus.pktSize::total 14841434.4096
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 180630.840224
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 180630.840224
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 180630.840224
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.membus.reqLayer0.occupancy 653824732.3754798
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 901542122.8632503
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 353099.073688
system.membus.snoop_filter.hitSingleRequests 172468.24146699999
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 160463722.288833
system.switch_cpus.cpi 1.6037388455190003
system.switch_cpus.ipc 0.6338695238889998
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 133013038.81022
system.switch_cpus.nonSpecInstsAdded 10160.377518
system.switch_cpus.instsIssued 128468531.423587
system.switch_cpus.squashedInstsIssued 6874.763649
system.switch_cpus.squashedInstsExamined 15318566.265305003
system.switch_cpus.squashedOperandsExamined 9739935.413871001
system.switch_cpus.squashedNonSpecRemoved 3764.1550430000007
system.switch_cpus.numIssuedDist::samples 151151446.37809598
system.switch_cpus.numIssuedDist::mean 0.8645458143889998
system.switch_cpus.numIssuedDist::stdev 1.1748101902379997
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 83286067.102716
system.switch_cpus.numIssuedDist::1 30674315.395312004
system.switch_cpus.numIssuedDist::2 20743011.506033
system.switch_cpus.numIssuedDist::3 12004419.239864001
system.switch_cpus.numIssuedDist::4 2885272.865613
system.switch_cpus.numIssuedDist::5 965892.4769969999
system.switch_cpus.numIssuedDist::6 337589.10128099995
system.switch_cpus.numIssuedDist::7 140182.68074600003
system.switch_cpus.numIssuedDist::8 114696.00953400001
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999991999999999
system.switch_cpus.numIssuedDist::total 151151446.37809598
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 2154.1843249999993
system.switch_cpus.statFuBusy::IntDiv 0.385947
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.389083
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 48089.25452399999
system.switch_cpus.statFuBusy::MemWrite 7837.177970000002
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 3829.1345129999995
system.switch_cpus.statIssuedInstType_0::IntAlu 83894563.334914
system.switch_cpus.statIssuedInstType_0::IntMult 516011.328596
system.switch_cpus.statIssuedInstType_0::IntDiv 37113.45813299999
system.switch_cpus.statIssuedInstType_0::FloatAdd 30.346385
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 229.17359499999998
system.switch_cpus.statIssuedInstType_0::FloatMult 67.962416
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 61.55264000000001
system.switch_cpus.statIssuedInstType_0::FloatMisc 4852.836497
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 21639.833701999996
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 29742.977639999997
system.switch_cpus.statIssuedInstType_0::SimdCmp 37031.387426999994
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 89404.49788899999
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 8382.690839
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27383540.003450003
system.switch_cpus.statIssuedInstType_0::MemWrite 16442030.904951
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 128468531.423587
system.switch_cpus.issueRate 0.8136481752479998
system.switch_cpus.fuBusy 58081.391849
system.switch_cpus.fuBusyRate 0.00045197594300000005
system.switch_cpus.intInstQueueReads 405718993.10348207
system.switch_cpus.intInstQueueWrites 147018500.861388
system.switch_cpus.intInstQueueWakeupAccesses 124692459.799797
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 2434471.3236630005
system.switch_cpus.vecInstQueueWrites 1323269.2325270001
system.switch_cpus.vecInstQueueWakeupAccesses 1196667.0000969998
system.switch_cpus.intAluAccesses 127305110.623095
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 1217673.057828
system.switch_cpus.numSquashedInsts 1241285.3482310001
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 1015956.0363260001
system.switch_cpus.idleCycles 9312275.910737
system.switch_cpus.MemDepUnit__0.insertedLoads 28360198.78878
system.switch_cpus.MemDepUnit__0.insertedStores 16863108.665531002
system.switch_cpus.MemDepUnit__0.conflictingLoads 6666284.283702001
system.switch_cpus.MemDepUnit__0.conflictingStores 5432.4761530000005
system.switch_cpus.MemDepUnit__0.MDPLookups 27186055.460929
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 1174143.3278509998
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 5126308.819746999
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 155578.99964099997
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1588742.8279970004
system.switch_cpus.branchPred.lookups_0::CallDirect 1604391.128778
system.switch_cpus.branchPred.lookups_0::CallIndirect 167230.837412
system.switch_cpus.branchPred.lookups_0::DirectCond 21683203.259769
system.switch_cpus.branchPred.lookups_0::DirectUncond 2258330.9928860003
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 243522.82793299996
system.switch_cpus.branchPred.lookups_0::total 27545421.874775
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 197489.95033000002
system.switch_cpus.branchPred.squashes_0::CallDirect 344221.4996589999
system.switch_cpus.branchPred.squashes_0::CallIndirect 36146.385085
system.switch_cpus.branchPred.squashes_0::DirectCond 3898815.565549
system.switch_cpus.branchPred.squashes_0::DirectUncond 501168.74552
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 26996.138822999998
system.switch_cpus.branchPred.squashes_0::total 5004838.284966
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 1152.8266429999999
system.switch_cpus.branchPred.corrected_0::CallDirect 110882.382914
system.switch_cpus.branchPred.corrected_0::CallIndirect 17082.177729
system.switch_cpus.branchPred.corrected_0::DirectCond 1332722.6384200004
system.switch_cpus.branchPred.corrected_0::DirectUncond 96434.339296
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 52873.08302
system.switch_cpus.branchPred.corrected_0::total 1611147.4480220005
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1391253.243562
system.switch_cpus.branchPred.committed_0::CallDirect 1260169.6434829996
system.switch_cpus.branchPred.committed_0::CallIndirect 131084.452327
system.switch_cpus.branchPred.committed_0::DirectCond 17784391.723983
system.switch_cpus.branchPred.committed_0::DirectUncond 1757162.514757
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 216526.68911
system.switch_cpus.branchPred.committed_0::total 22540588.267222002
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 933.5947929999999
system.switch_cpus.branchPred.mispredicted_0::CallDirect 75989.359741
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 15187.293869000003
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1251786.720331
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 61870.194446
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 52314.36465
system.switch_cpus.branchPred.mispredicted_0::total 1458081.52783
system.switch_cpus.branchPred.targetProvider_0::NoTarget 12904732.324587
system.switch_cpus.branchPred.targetProvider_0::BTB 12717843.347743
system.switch_cpus.branchPred.targetProvider_0::RAS 1588742.7465340002
system.switch_cpus.branchPred.targetProvider_0::Indirect 334103.4559110001
system.switch_cpus.branchPred.targetProvider_0::total 27545421.874775
system.switch_cpus.branchPred.targetWrong_0::NoBranch 1086577.8547570002
system.switch_cpus.branchPred.targetWrong_0::Return 490705.47483300004
system.switch_cpus.branchPred.targetWrong_0::CallDirect 1152.814331
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 32711.304101
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1611147.4480220005
system.switch_cpus.branchPred.condPredicted 21683203.259769
system.switch_cpus.branchPred.condPredictedTaken 9822746.673322
system.switch_cpus.branchPred.condIncorrect 1611147.4480220005
system.switch_cpus.branchPred.predTakenBTBMiss 417802.84583999997
system.switch_cpus.branchPred.NotTakenMispredicted 1120441.9731889998
system.switch_cpus.branchPred.TakenMispredicted 490705.47483300004
system.switch_cpus.branchPred.BTBLookups 27545421.874775
system.switch_cpus.branchPred.BTBUpdates 1049333.8857969998
system.switch_cpus.branchPred.BTBHits 18078128.547923002
system.switch_cpus.branchPred.BTBHitRatio 0.655394937514
system.switch_cpus.branchPred.BTBMispredicted 499087.398072
system.switch_cpus.branchPred.indirectLookups 410753.665345
system.switch_cpus.branchPred.indirectHits 334103.4559110001
system.switch_cpus.branchPred.indirectMisses 76650.209434
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1588742.8279970004
system.switch_cpus.branchPred.btb.lookups::CallDirect 1604391.128778
system.switch_cpus.branchPred.btb.lookups::CallIndirect 167230.837412
system.switch_cpus.branchPred.btb.lookups::DirectCond 21683203.259769
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2258330.9928860003
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 243522.82793299996
system.switch_cpus.branchPred.btb.lookups::total 27545421.874775
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1588742.8279970004
system.switch_cpus.branchPred.btb.misses::CallDirect 134508.321442
system.switch_cpus.branchPred.btb.misses::CallIndirect 167230.837412
system.switch_cpus.branchPred.btb.misses::DirectCond 7217085.075675001
system.switch_cpus.branchPred.btb.misses::DirectUncond 116203.43639300003
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 243522.82793299996
system.switch_cpus.branchPred.btb.misses::total 9467293.326852001
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 110882.382914
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 842017.1635869999
system.switch_cpus.branchPred.btb.updates::DirectUncond 96434.339296
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 1049333.8857969998
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 110882.382914
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 842017.1635869999
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 96434.339296
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 1049333.8857969998
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.switch_cpus.branchPred.indirectBranchPred.lookups 410753.665345
system.switch_cpus.branchPred.indirectBranchPred.hits 334103.4559110001
system.switch_cpus.branchPred.indirectBranchPred.misses 76650.209434
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 69955.260749
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 480708.92609400005
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.015799
system.switch_cpus.branchPred.ras.pushes 1969111.91652
system.switch_cpus.branchPred.ras.pops 1969110.7127409999
system.switch_cpus.branchPred.ras.squashes 577857.835074
system.switch_cpus.branchPred.ras.used 1391253.243562
system.switch_cpus.branchPred.ras.correct 1390319.648769
system.switch_cpus.branchPred.ras.incorrect 933.5947929999999
system.switch_cpus.commit.commitSquashedInsts 15358472.015061
system.switch_cpus.commit.commitNonSpecStalls 6396.222475
system.switch_cpus.commit.branchMispredicts 1403839.601666
system.switch_cpus.commit.numCommittedDist::samples 145324685.615401
system.switch_cpus.commit.numCommittedDist::mean 0.8251614191469997
system.switch_cpus.commit.numCommittedDist::stdev 1.123642023945
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 85452697.163178
system.switch_cpus.commit.numCommittedDist::1 24884318.922684997
system.switch_cpus.commit.numCommittedDist::2 12086935.136503
system.switch_cpus.commit.numCommittedDist::3 22900734.393035006
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.999997
system.switch_cpus.commit.numCommittedDist::total 145324685.615401
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 3195.541164
system.switch_cpus.commit.functionCalls 1391254.483867
system.switch_cpus.commit.committedInstType_0::No_OpClass 3818.667856
system.switch_cpus.commit.committedInstType_0::IntAlu 77355597.089909
system.switch_cpus.commit.committedInstType_0::IntMult 487789.0933390001
system.switch_cpus.commit.committedInstType_0::IntDiv 34952.794229
system.switch_cpus.commit.committedInstType_0::FloatAdd 29.746139000000003
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 118.98455600000001
system.switch_cpus.commit.committedInstType_0::FloatMult 59.492278000000006
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 29.746139000000003
system.switch_cpus.commit.committedInstType_0::FloatMisc 4790.897307
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 21457.798991999996
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 29097.377255
system.switch_cpus.commit.committedInstType_0::SimdCmp 36229.111413
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 80962.973133
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 8361.560971
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 24368152.893609997
system.switch_cpus.commit.committedInstType_0::MemWrite 15328944.14767
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 117760392.374796
system.switch_cpus.commit.commitEligibleSamples 22900734.393035006
system.switch_cpus.commit.memOrderViolationEvents 4.640872
system.switch_cpus.commit.PNDLoadViolations 1172.745788
system.switch_cpus.commitStats0.numInsts 100055648.053404
system.switch_cpus.commitStats0.numOps 117760392.374796
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.09275499
system.switch_cpus.commitStats0.numOpsNotNOP 117704644.41414699
system.switch_cpus.commitStats0.cpi 1.6037388455190003
system.switch_cpus.commitStats0.ipc 0.6338695238889998
system.switch_cpus.commitStats0.numMemRefs 39697097.041279994
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 105959669.10847601
system.switch_cpus.commitStats0.numLoadInsts 24368152.893609997
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 15325748.606506001
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 1166860.67992
system.switch_cpus.commitStats0.committedInstType::No_OpClass 3818.667856
system.switch_cpus.commitStats0.committedInstType::IntAlu 77355597.089909
system.switch_cpus.commitStats0.committedInstType::IntMult 487789.0933390001
system.switch_cpus.commitStats0.committedInstType::IntDiv 34952.794229
system.switch_cpus.commitStats0.committedInstType::FloatAdd 29.746139000000003
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 118.98455600000001
system.switch_cpus.commitStats0.committedInstType::FloatMult 59.492278000000006
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 29.746139000000003
system.switch_cpus.commitStats0.committedInstType::FloatMisc 4790.897307
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 21457.798991999996
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 29097.377255
system.switch_cpus.commitStats0.committedInstType::SimdCmp 36229.111413
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 80962.973133
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 8361.560971
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 24368152.893609997
system.switch_cpus.commitStats0.committedInstType::MemWrite 15328944.14767
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 117760392.374796
system.switch_cpus.commitStats0.committedControl::IsControl 22540588.431187004
system.switch_cpus.commitStats0.committedControl::IsDirectControl 20801724.037159003
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1738864.3940279998
system.switch_cpus.commitStats0.committedControl::IsCondControl 17784391.605165
system.switch_cpus.commitStats0.committedControl::IsUncondControl 4756196.826021999
system.switch_cpus.commitStats0.committedControl::IsCall 1391254.483867
system.switch_cpus.commitStats0.committedControl::IsReturn 1391253.2525910002
system.switch_cpus.decode.idleCycles 59525960.70499801
system.switch_cpus.decode.blockedCycles 28035226.279378004
system.switch_cpus.decode.runCycles 60468464.82476901
system.switch_cpus.decode.unblockCycles 1716284.1593159998
system.switch_cpus.decode.squashCycles 1405510.409635
system.switch_cpus.decode.branchResolved 12567710.67838
system.switch_cpus.decode.branchMispred 217815.82906500003
system.switch_cpus.decode.decodedInsts 137871423.72265005
system.switch_cpus.decode.squashedInsts 170691.55425600006
system.switch_cpus.executeStats0.numInsts 127227245.121733
system.switch_cpus.executeStats0.numNop 58215.815244
system.switch_cpus.executeStats0.numBranches 24089831.401912
system.switch_cpus.executeStats0.numLoadInsts 27042116.496692006
system.switch_cpus.executeStats0.numStoreInsts 16320538.772848
system.switch_cpus.executeStats0.instRate 0.805822679445
system.switch_cpus.executeStats0.numCCRegReads 34742800.853494994
system.switch_cpus.executeStats0.numCCRegWrites 34786991.79081
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 131949002.623738
system.switch_cpus.executeStats0.numIntRegWrites 81078784.80979298
system.switch_cpus.executeStats0.numMemRefs 43362655.269540004
system.switch_cpus.executeStats0.numMiscRegReads 16979822.554506
system.switch_cpus.executeStats0.numMiscRegWrites 6629.084069
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 69171.89523700002
system.switch_cpus.executeStats0.numVecPredRegWrites 23459.068765
system.switch_cpus.executeStats0.numVecRegReads 902774.2107749998
system.switch_cpus.executeStats0.numVecRegWrites 420377.574963
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 14640689.550188
system.switch_cpus.fetch.cycles 83498157.55210902
system.switch_cpus.fetch.squashCycles 3225654.263690001
system.switch_cpus.fetch.miscStallCycles 78.54272499999999
system.switch_cpus.fetch.pendingTrapStallCycles 70.79544000000001
system.switch_cpus.fetch.cacheLines 42558183.71110101
system.switch_cpus.fetch.icacheSquashes 823688.0699999998
system.switch_cpus.fetch.nisnDist::samples 151151446.37809598
system.switch_cpus.fetch.nisnDist::mean 0.9568549757630002
system.switch_cpus.fetch.nisnDist::stdev 1.21977561689
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 84250833.90405898
system.switch_cpus.fetch.nisnDist::1 24413310.269864
system.switch_cpus.fetch.nisnDist::2 9480404.988592003
system.switch_cpus.fetch.nisnDist::3 33006897.215580996
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.999997
system.switch_cpus.fetch.nisnDist::total 151151446.37809598
system.switch_cpus.fetchStats0.numInsts 121802428.30138701
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.7696720248850001
system.switch_cpus.fetchStats0.numBranches 27545421.874775
system.switch_cpus.fetchStats0.branchRate 0.174141663666
system.switch_cpus.fetchStats0.icacheStallCycles 66040166.397653
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1405510.409635
system.switch_cpus.iew.blockCycles 6544595.657916999
system.switch_cpus.iew.unblockCycles 6947149.076051001
system.switch_cpus.iew.dispatchedInsts 133081415.00298199
system.switch_cpus.iew.dispSquashedInsts 412328.892253
system.switch_cpus.iew.dispLoadInsts 28360198.78878
system.switch_cpus.iew.dispStoreInsts 16863108.665531002
system.switch_cpus.iew.dispNonSpecInsts 10160.377518
system.switch_cpus.iew.iqFullEvents 33594.917356
system.switch_cpus.iew.lsqFullEvents 6827818.448233
system.switch_cpus.iew.predictedTakenIncorrect 550961.5400419999
system.switch_cpus.iew.predictedNotTakenIncorrect 930871.1785960002
system.switch_cpus.iew.branchMispredicts 1481832.7186379998
system.switch_cpus.iew.instsToCommit 126273774.42702404
system.switch_cpus.iew.writebackCount 125889126.79989399
system.switch_cpus.iew.producerInst 57776607.583592996
system.switch_cpus.iew.consumerInst 97506952.99265598
system.switch_cpus.iew.wbRate 0.7974696900229999
system.switch_cpus.iew.wbFanout 0.592784260826
system.switch_cpus.lsq0.forwLoads 274878.22624199995
system.switch_cpus.lsq0.squashedLoads 3992048.9945010003
system.switch_cpus.lsq0.ignoredResponses 2010.422513
system.switch_cpus.lsq0.memOrderViolation 1475.29212
system.switch_cpus.lsq0.squashedStores 1534165.765141
system.switch_cpus.lsq0.rescheduledLoads 343905.841082
system.switch_cpus.lsq0.blockedByCache 127517.39178100001
system.switch_cpus.lsq0.loadToUse::samples 24368153.807831
system.switch_cpus.lsq0.loadToUse::mean 6.314017811825
system.switch_cpus.lsq0.loadToUse::stdev 14.828968398868998
system.switch_cpus.lsq0.loadToUse::0-9 22149893.154065
system.switch_cpus.lsq0.loadToUse::10-19 209738.374891
system.switch_cpus.lsq0.loadToUse::20-29 1669864.4126750003
system.switch_cpus.lsq0.loadToUse::30-39 138179.747604
system.switch_cpus.lsq0.loadToUse::40-49 21467.927037000005
system.switch_cpus.lsq0.loadToUse::50-59 11908.858831000001
system.switch_cpus.lsq0.loadToUse::60-69 8128.988994999999
system.switch_cpus.lsq0.loadToUse::70-79 3637.7771999999995
system.switch_cpus.lsq0.loadToUse::80-89 2372.20775
system.switch_cpus.lsq0.loadToUse::90-99 1728.842124
system.switch_cpus.lsq0.loadToUse::100-109 2167.130023
system.switch_cpus.lsq0.loadToUse::110-119 2759.542213
system.switch_cpus.lsq0.loadToUse::120-129 3782.972976
system.switch_cpus.lsq0.loadToUse::130-139 5698.270103
system.switch_cpus.lsq0.loadToUse::140-149 45658.22428399999
system.switch_cpus.lsq0.loadToUse::150-159 7348.1956709999995
system.switch_cpus.lsq0.loadToUse::160-169 5641.528754000001
system.switch_cpus.lsq0.loadToUse::170-179 27289.889948999997
system.switch_cpus.lsq0.loadToUse::180-189 4169.252748
system.switch_cpus.lsq0.loadToUse::190-199 2677.9102140000005
system.switch_cpus.lsq0.loadToUse::200-209 28004.473155
system.switch_cpus.lsq0.loadToUse::210-219 3218.3430639999997
system.switch_cpus.lsq0.loadToUse::220-229 722.397235
system.switch_cpus.lsq0.loadToUse::230-239 412.07970500000005
system.switch_cpus.lsq0.loadToUse::240-249 418.76857799999993
system.switch_cpus.lsq0.loadToUse::250-259 319.87281299999995
system.switch_cpus.lsq0.loadToUse::260-269 344.37650199999996
system.switch_cpus.lsq0.loadToUse::270-279 352.827143
system.switch_cpus.lsq0.loadToUse::280-289 462.93367999999987
system.switch_cpus.lsq0.loadToUse::290-299 482.11410199999995
system.switch_cpus.lsq0.loadToUse::overflows 9302.413747
system.switch_cpus.lsq0.loadToUse::min_value 1.0336539999999999
system.switch_cpus.lsq0.loadToUse::max_value 1276.2290270000003
system.switch_cpus.lsq0.loadToUse::total 24368153.807831
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 80231765488.15451
system.switch_cpus.rename.squashCycles 1405510.409635
system.switch_cpus.rename.idleCycles 60862346.730556004
system.switch_cpus.rename.blockCycles 16974695.742095
system.switch_cpus.rename.serializeStallCycles 1373221.502567
system.switch_cpus.rename.runCycles 60669617.905066
system.switch_cpus.rename.unblockCycles 9866054.088177001
system.switch_cpus.rename.renamedInsts 136170514.40902
system.switch_cpus.rename.ROBFullEvents 303176.64500099997
system.switch_cpus.rename.IQFullEvents 238113.93782999995
system.switch_cpus.rename.LQFullEvents 2474939.7756270003
system.switch_cpus.rename.SQFullEvents 6491320.110259999
system.switch_cpus.rename.fullRegistersEvents 98909.542728
system.switch_cpus.rename.renamedOperands 138039352.63213402
system.switch_cpus.rename.lookups 197026172.473576
system.switch_cpus.rename.intLookups 141265777.280221
system.switch_cpus.rename.vecLookups 965080.4870960001
system.switch_cpus.rename.vecPredLookups 47158.05724799999
system.switch_cpus.rename.committedMaps 119159395.90976499
system.switch_cpus.rename.undoneMaps 18879964.936859
system.switch_cpus.rename.serializing 70071.999767
system.switch_cpus.rename.tempSerializing 11.494745
system.switch_cpus.rename.skidInsts 2943518.407761
system.switch_cpus.rob.reads 255540178.03493
system.switch_cpus.rob.writes 272081116.08636105
system.switch_cpus.rob.squashedLoads 4209742.165284
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1604248.415447
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.09275499
system.switch_cpus.thread_0.numOps 117704644.41414699
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 2786880.254686
system.tol2bus.transDist::WritebackDirty 1413111.5234959999
system.tol2bus.transDist::WritebackClean 1316114.407933
system.tol2bus.transDist::CleanEvict 553242.498345
system.tol2bus.transDist::UpgradeReq 2.4609069999999997
system.tol2bus.transDist::UpgradeResp 2.4609069999999997
system.tol2bus.transDist::ReadExReq 164412.10532399997
system.tol2bus.transDist::ReadExResp 164412.10532399997
system.tol2bus.transDist::ReadCleanReq 1316120.910179
system.tol2bus.transDist::ReadSharedReq 1470759.296282
system.tol2bus.transDist::InvalidateReq 158020.361909
system.tol2bus.transDist::InvalidateResp 158020.411981
system.tol2bus.pktCount::total 9327934.410899
system.tol2bus.pktSize::total 359461527.5960959
system.tol2bus.snoops 173164.38637400002
system.tol2bus.snoopTraffic 4091643.0560000003
system.tol2bus.snoopFanout::samples 3282505.061526
system.tol2bus.snoopFanout::mean 0.000322099895
system.tol2bus.snoopFanout::stdev 0.016182259416000003
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 3281449.8236810006
system.tol2bus.snoopFanout::1 1055.237845
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999989999999999
system.tol2bus.snoopFanout::total 3282505.061526
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 80231765488.15451
system.tol2bus.reqLayer0.occupancy 5774711521.972938
system.tol2bus.reqLayer0.utilization 0.0939872
system.tol2bus.respLayer0.occupancy 1975413230.1288168
system.tol2bus.respLayer0.utilization 0.0011697
system.tol2bus.respLayer1.occupancy 2531884133.3592763
system.tol2bus.respLayer1.utilization 0.005499699999999999
system.tol2bus.snoop_filter.totRequests 6218729.656826001
system.tol2bus.snoop_filter.hitSingleRequests 3109387.261792
system.tol2bus.snoop_filter.hitMultiRequests 357.63291
system.tol2bus.snoop_filter.totSnoops 697.0929300000001
system.tol2bus.snoop_filter.hitSingleSnoops 697.0929300000001
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999989999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::4 20666.83527
system.mem_ctrls.rdPerTurnAround::0-31 314.903362
system.mem_ctrls.rdPerTurnAround::32-63 483.418756
system.mem_ctrls.rdPerTurnAround::64-95 218.032947
system.mem_ctrls.rdPerTurnAround::96-127 58.046834
system.mem_ctrls.rdPerTurnAround::128-159 18.669836
system.mem_ctrls.rdPerTurnAround::192-223 1.7902799999999999
system.mem_ctrls.rdPerTurnAround::224-255 1.412686
system.mem_ctrls.rdPerTurnAround::256-287 0.724402
system.mem_ctrls.rdPerTurnAround::288-319 1.406939
system.mem_ctrls.rdPerTurnAround::320-351 0.1929
system.mem_ctrls.rdPerTurnAround::608-639 0.015596
system.mem_ctrls.wrPerTurnAround::16-23 488.39441600000004
system.mem_ctrls.wrPerTurnAround::24-31 14.941848
system.mem_ctrls.wrPerTurnAround::32-39 8.04304
system.mem_ctrls.wrPerTurnAround::40-47 4.739153999999999
system.mem_ctrls.wrPerTurnAround::48-55 3.1828320000000003
system.mem_ctrls.wrPerTurnAround::56-63 1.6285580000000002
system.mem_ctrls.wrPerTurnAround::384-391 0.015596
system.mem_ctrls.wrPerTurnAround::464-471 0.015596
system.switch_cpus.fetch.icacheWaitRetryStallCycles 145.95832399999998
system.mem_ctrls.rdPerTurnAround::0-511 149.237662
system.mem_ctrls.rdPerTurnAround::512-1023 1.973118
system.mem_ctrls.rdPerTurnAround::12288-12799 0.055202
system.mem_ctrls.wrPerTurnAround::17 19.829053000000002
system.mem_ctrls.wrPerTurnAround::19 40.910709
system.mem_ctrls.wrPerTurnAround::20 4.2300439999999995
system.mem_ctrls.wrPerTurnAround::21 2.576235
system.mem_ctrls.wrPerTurnAround::22 0.447567
system.mem_ctrls.wrPerTurnAround::24 0.323414
system.mem_ctrls.wrPerTurnAround::28 0.056228
system.mem_ctrls.wrPerTurnAround::40 0.102398
system.mem_ctrls.wrPerTurnAround::52 0.065462
system.mem_ctrls.rdPerTurnAround::15360-15871 0.586086
system.mem_ctrls.rdPerTurnAround::0-7 22.965293
system.mem_ctrls.rdPerTurnAround::8-15 17.139122999999998
system.mem_ctrls.rdPerTurnAround::16-23 197.752508
system.mem_ctrls.rdPerTurnAround::24-31 268.69512900000007
system.mem_ctrls.rdPerTurnAround::32-39 139.849796
system.mem_ctrls.rdPerTurnAround::40-47 71.029646
system.mem_ctrls.rdPerTurnAround::48-55 41.416306999999996
system.mem_ctrls.rdPerTurnAround::56-63 33.329511
system.mem_ctrls.rdPerTurnAround::64-71 17.278442
system.mem_ctrls.rdPerTurnAround::72-79 16.376123999999997
system.mem_ctrls.rdPerTurnAround::80-87 14.649879999999998
system.mem_ctrls.rdPerTurnAround::88-95 8.624649999999999
system.mem_ctrls.rdPerTurnAround::96-103 6.910513999999999
system.mem_ctrls.rdPerTurnAround::104-111 4.99014
system.mem_ctrls.rdPerTurnAround::112-119 3.4243729999999997
system.mem_ctrls.rdPerTurnAround::136-143 0.883643
system.mem_ctrls.rdPerTurnAround::144-151 0.591421
system.mem_ctrls.wrPerTurnAround::16-19 235.792158
system.mem_ctrls.wrPerTurnAround::20-23 5.314619
system.mem_ctrls.wrPerTurnAround::24-27 2.0057609999999997
system.mem_ctrls.wrPerTurnAround::28-31 1.409
system.mem_ctrls.wrPerTurnAround::32-35 1.183263
system.mem_ctrls.wrPerTurnAround::36-39 0.850818
system.mem_ctrls.wrPerTurnAround::40-43 0.57501
system.mem_ctrls.wrPerTurnAround::68-71 0.129695
system.mem_ctrls.wrPerTurnAround::84-87 0.118203
system.mem_ctrls.wrPerTurnAround::88-91 0.083727
system.mem_ctrls.wrPerTurnAround::100-103 0.06648899999999999
system.mem_ctrls.wrPerTurnAround::148-151 0.05787
system.mem_ctrls.wrPerTurnAround::204-207 0.032013
system.mem_ctrls.rdPerTurnAround::2048-3071 0.049251
system.l2.CleanEvict.mshrMisses::writebacks 0.19413299999999997
system.l2.CleanEvict.mshrMisses::total 0.19413299999999997
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::0-63 135.22923699999998
system.mem_ctrls.rdPerTurnAround::64-127 55.779295
system.mem_ctrls.rdPerTurnAround::128-191 16.907605
system.mem_ctrls.rdPerTurnAround::192-255 7.6163229999999995
system.mem_ctrls.rdPerTurnAround::256-319 2.812667
system.mem_ctrls.rdPerTurnAround::320-383 1.611753
system.mem_ctrls.rdPerTurnAround::384-447 0.94809
system.mem_ctrls.rdPerTurnAround::448-511 0.568854
system.mem_ctrls.rdPerTurnAround::512-575 0.158015
system.mem_ctrls.rdPerTurnAround::576-639 0.31603
system.mem_ctrls.rdPerTurnAround::640-703 0.126412
system.mem_ctrls.rdPerTurnAround::704-767 0.063206
system.mem_ctrls.rdPerTurnAround::768-831 0.031603
system.mem_ctrls.rdPerTurnAround::896-959 0.031603
system.mem_ctrls.rdPerTurnAround::960-1023 0.063206
system.mem_ctrls.rdPerTurnAround::1088-1151 0.031603
system.mem_ctrls.rdPerTurnAround::1216-1279 0.031603
system.mem_ctrls.rdPerTurnAround::1472-1535 0.031603
system.mem_ctrls.wrPerTurnAround::16-17 822.118152
system.mem_ctrls.wrPerTurnAround::18-19 380.544034
system.mem_ctrls.wrPerTurnAround::20-21 10.891659000000002
system.mem_ctrls.wrPerTurnAround::22-23 2.561875
system.mem_ctrls.wrPerTurnAround::24-25 1.317672
system.mem_ctrls.wrPerTurnAround::26-27 0.723375
system.mem_ctrls.wrPerTurnAround::28-29 0.387032
system.mem_ctrls.wrPerTurnAround::30-31 0.6314390000000001
system.mem_ctrls.wrPerTurnAround::32-33 0.484918
system.mem_ctrls.wrPerTurnAround::34-35 0.35337700000000005
system.mem_ctrls.wrPerTurnAround::38-39 0.38436299999999995
system.mem_ctrls.wrPerTurnAround::48-49 0.288939
system.mem_ctrls.wrPerTurnAround::56-57 0.259594
system.mem_ctrls.wrPerTurnAround::72-73 0.037349
system.mem_ctrls.rdPerTurnAround::1024-1535 0.731581
system.mem_ctrls.rdPerTurnAround::1536-2047 0.021342
system.mem_ctrls.rdPerTurnAround::12800-13311 0.002873
system.l2.UpgradeReq.misses::switch_cpus.data 0.002873
system.l2.UpgradeReq.misses::total 0.002873
system.l2.UpgradeReq.missLatency::switch_cpus.data 84.7535
system.l2.UpgradeReq.missLatency::total 84.7535
system.l2.UpgradeReq.missRate::switch_cpus.data 0.002873
system.l2.UpgradeReq.missRate::total 0.002873
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 84.7535
system.l2.UpgradeReq.avgMissLatency::total 84.7535
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 0.002873
system.l2.UpgradeReq.mshrMisses::total 0.002873
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 56.023500000000006
system.l2.UpgradeReq.mshrMissLatency::total 56.023500000000006
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.002873
system.l2.UpgradeReq.mshrMissRate::total 0.002873
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 56.023500000000006
system.l2.UpgradeReq.avgMshrMissLatency::total 56.023500000000006
system.mem_ctrls.rdPerTurnAround::160-191 6.471179
system.mem_ctrls.rdPerTurnAround::352-383 0.124359
system.mem_ctrls.rdPerTurnAround::640-671 0.41042500000000004
system.mem_ctrls.rdPerTurnAround::768-799 0.021342
system.mem_ctrls.wrPerTurnAround::48-51 0.416585
system.mem_ctrls.wrPerTurnAround::52-55 0.192491
system.mem_ctrls.wrPerTurnAround::60-63 0.132158
system.mem_ctrls.wrPerTurnAround::80-83 0.080444
system.mem_ctrls.wrPerTurnAround::112-115 0.011492
system.mem_ctrls.wrPerTurnAround::116-119 0.020111
system.mem_ctrls.wrPerTurnAround::168-171 0.020111
system.membus.transDist::UpgradeReq 0.002873
system.mem_ctrls.rdPerTurnAround::1024-2047 0.5514
system.mem_ctrls.rdPerTurnAround::20480-21503 0.026267
system.mem_ctrls.wrPerTurnAround::23 0.801559
system.mem_ctrls.rdPerTurnAround::384-415 0.12558999999999998
system.mem_ctrls.rdPerTurnAround::480-511 0.008619
system.mem_ctrls.rdPerTurnAround::512-543 0.008619
system.mem_ctrls.wrPerTurnAround::44-47 0.353379
system.mem_ctrls.wrPerTurnAround::56-59 0.20685599999999998
system.mem_ctrls.wrPerTurnAround::64-67 0.146523
system.mem_ctrls.wrPerTurnAround::72-75 0.10342799999999999
system.mem_ctrls.wrPerTurnAround::76-79 0.077571
system.mem_ctrls.wrPerTurnAround::92-95 0.025856999999999998
system.mem_ctrls.wrPerTurnAround::96-99 0.025856999999999998
system.mem_ctrls.wrPerTurnAround::104-107 0.043095
system.mem_ctrls.wrPerTurnAround::108-111 0.008619
system.mem_ctrls.wrPerTurnAround::120-123 0.025856999999999998
system.mem_ctrls.wrPerTurnAround::124-127 0.025856999999999998
system.mem_ctrls.wrPerTurnAround::128-131 0.034476
system.mem_ctrls.wrPerTurnAround::132-135 0.017238
system.mem_ctrls.wrPerTurnAround::136-139 0.017238
system.mem_ctrls.wrPerTurnAround::140-143 0.025856999999999998
system.mem_ctrls.wrPerTurnAround::144-147 0.008619
system.mem_ctrls.wrPerTurnAround::152-155 0.008619
system.mem_ctrls.wrPerTurnAround::160-163 0.017238
system.mem_ctrls.wrPerTurnAround::164-167 0.008619
system.mem_ctrls.wrPerTurnAround::176-179 0.025856999999999998
system.mem_ctrls.wrPerTurnAround::180-183 0.017238
system.mem_ctrls.wrPerTurnAround::196-199 0.008619
system.mem_ctrls.wrPerTurnAround::208-211 0.008619
system.mem_ctrls.wrPerTurnAround::220-223 0.008619
system.mem_ctrls.wrPerTurnAround::224-227 0.017238
system.mem_ctrls.wrPerTurnAround::228-231 0.008619
system.mem_ctrls.wrPerTurnAround::232-235 0.008619
system.mem_ctrls.wrPerTurnAround::236-239 0.008619
system.mem_ctrls.wrPerTurnAround::252-255 0.008619
system.mem_ctrls.rdPerTurnAround::19456-20479 0.044326
system.mem_ctrls.rdPerTurnAround::0-15 22.472924000000003
system.mem_ctrls.rdPerTurnAround::16-31 292.099972
system.mem_ctrls.rdPerTurnAround::32-47 149.666648
system.mem_ctrls.rdPerTurnAround::48-63 62.041282
system.mem_ctrls.rdPerTurnAround::64-79 29.088198
system.mem_ctrls.rdPerTurnAround::80-95 12.621698
system.mem_ctrls.rdPerTurnAround::96-111 5.594666
system.mem_ctrls.rdPerTurnAround::112-127 3.2242740000000003
system.mem_ctrls.rdPerTurnAround::128-143 2.117982
system.mem_ctrls.rdPerTurnAround::144-159 0.812428
system.mem_ctrls.rdPerTurnAround::160-175 0.310892
system.mem_ctrls.rdPerTurnAround::192-207 0.16191
system.mem_ctrls.rdPerTurnAround::208-223 0.2678
system.mem_ctrls.rdPerTurnAround::256-271 0.022162
system.mem_ctrls.wrPerTurnAround::16-31 254.857316
system.mem_ctrls.wrPerTurnAround::32-47 0.21362599999999998
system.mem_ctrls.wrPerTurnAround::48-63 0.088446
system.mem_ctrls.wrPerTurnAround::64-79 0.063
system.mem_ctrls.wrPerTurnAround::144-159 0.025446
system.mem_ctrls.wrPerTurnAround::176-191 0.025446
system.mem_ctrls.wrPerTurnAround::736-751 0.012928
system.mem_ctrls.rdPerTurnAround::18432-19455 0.068951
system.mem_ctrls.rdPerTurnAround::128-135 1.9745499999999998
system.mem_ctrls.rdPerTurnAround::152-159 0.479991
system.mem_ctrls.rdPerTurnAround::200-207 0.066694
system.mem_ctrls.wrPerTurnAround::36-37 0.480402
system.mem_ctrls.wrPerTurnAround::40-41 0.268213
system.mem_ctrls.wrPerTurnAround::44-45 0.156372
system.mem_ctrls.wrPerTurnAround::46-47 0.33552200000000004
system.mem_ctrls.wrPerTurnAround::52-53 0.262056
system.mem_ctrls.wrPerTurnAround::54-55 0.066694
system.mem_ctrls.wrPerTurnAround::80-81 0.066694
system.mem_ctrls.wrPerTurnAround::118-119 0.066694
system.l2.demandMshrHits::switch_cpus.inst 1.7034679999999998
system.l2.demandMshrHits::total 1.7360969999999998
system.l2.overallMshrHits::switch_cpus.inst 1.7034679999999998
system.l2.overallMshrHits::total 1.7360969999999998
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 1.7034679999999998
system.l2.ReadCleanReq.mshrHits::total 1.7034679999999998
system.mem_ctrls.wrPerTurnAround::27 0.470137
system.mem_ctrls.rdPerTurnAround::0-127 4.048596
system.mem_ctrls.rdPerTurnAround::128-255 0.002052
system.mem_ctrls.rdPerTurnAround::2304-2431 0.001026
system.mem_ctrls.wrPerTurnAround::25 0.002052
system.mem_ctrls.wrPerTurnAround::26 0.134619
system.mem_ctrls.wrPerTurnAround::29 0.07695
system.mem_ctrls.wrPerTurnAround::30 0.218752
system.mem_ctrls.wrPerTurnAround::31 0.093366
system.mem_ctrls.wrPerTurnAround::32 0.07182
system.mem_ctrls.wrPerTurnAround::33 0.219777
system.mem_ctrls.wrPerTurnAround::34 0.073872
system.mem_ctrls.wrPerTurnAround::35 0.070794
system.mem_ctrls.wrPerTurnAround::36 0.067716
system.mem_ctrls.wrPerTurnAround::37 0.059508
system.mem_ctrls.wrPerTurnAround::38 0.057456
system.mem_ctrls.wrPerTurnAround::39 0.045144000000000004
system.mem_ctrls.wrPerTurnAround::41 0.032832
system.mem_ctrls.wrPerTurnAround::42 0.029754
system.mem_ctrls.wrPerTurnAround::43 0.033858
system.mem_ctrls.wrPerTurnAround::44 0.034884
system.mem_ctrls.wrPerTurnAround::45 0.021546
system.mem_ctrls.wrPerTurnAround::46 0.029754
system.mem_ctrls.wrPerTurnAround::47 0.027702
system.mem_ctrls.wrPerTurnAround::48 0.022572000000000002
system.mem_ctrls.wrPerTurnAround::49 0.016416
system.mem_ctrls.wrPerTurnAround::50 0.018468
system.mem_ctrls.wrPerTurnAround::51 0.012312
system.mem_ctrls.wrPerTurnAround::53 0.00513
system.mem_ctrls.wrPerTurnAround::54 0.008208
system.mem_ctrls.wrPerTurnAround::55 0.007182
system.mem_ctrls.wrPerTurnAround::56 0.006156
system.mem_ctrls.wrPerTurnAround::57 0.001026
system.mem_ctrls.wrPerTurnAround::58 0.002052
system.mem_ctrls.wrPerTurnAround::59 0.001026
system.mem_ctrls.wrPerTurnAround::61 0.001026
system.mem_ctrls.wrPerTurnAround::62 0.002052
system.mem_ctrls.wrPerTurnAround::63 0.001026
system.mem_ctrls.rdPerTurnAround::176-191 0.397698
system.mem_ctrls.rdPerTurnAround::224-239 0.609478
system.mem_ctrls.rdPerTurnAround::240-255 0.12641
system.mem_ctrls.rdPerTurnAround::272-287 0.119228
system.mem_ctrls.rdPerTurnAround::288-303 0.239482
system.mem_ctrls.rdPerTurnAround::320-335 0.001026
system.mem_ctrls.rdPerTurnAround::336-351 0.002052
system.mem_ctrls.rdPerTurnAround::352-367 0.001026
system.mem_ctrls.rdPerTurnAround::368-383 0.004104
system.mem_ctrls.rdPerTurnAround::416-447 0.018469
system.mem_ctrls.rdPerTurnAround::544-575 0.036938
system.mem_ctrls.rdPerTurnAround::672-703 0.018469
system.mem_ctrls.rdPerTurnAround::800-831 0.018469
system.mem_ctrls.rdPerTurnAround::22528-23551 0.117176
system.mem_ctrls.wrPerTurnAround::42-43 0.151652
system.mem_ctrls.wrPerTurnAround::58-59 0.240098
system.mem_ctrls.wrPerTurnAround::62-63 0.122922
system.mem_ctrls.wrPerTurnAround::66-67 0.122922
system.l2.InvalidateReq.misses::cpu.data 0.06258999999999999
system.l2.InvalidateReq.accesses::cpu.data 0.06258999999999999
system.l2.InvalidateReq.missRate::cpu.data 0.012518
system.mem_ctrls.rdPerTurnAround::9216-9727 0.012518
system.membus.transDist::InvalidateResp 0.06258999999999999
system.mem_ctrls.rdPerTurnAround::120-127 1.9203739999999998
system.mem_ctrls.rdPerTurnAround::160-167 0.012518
system.mem_ctrls.rdPerTurnAround::176-183 0.41329699999999997
system.mem_ctrls.rdPerTurnAround::184-191 0.012518
system.mem_ctrls.rdPerTurnAround::208-215 0.012518
system.mem_ctrls.wrPerTurnAround::80-95 0.025036
system.mem_ctrls.wrPerTurnAround::96-111 0.050072
system.mem_ctrls.wrPerTurnAround::112-127 0.012518
system.mem_ctrls.wrPerTurnAround::128-143 0.012518
system.mem_ctrls.wrPerTurnAround::192-207 0.012518
system.mem_ctrls.wrPerTurnAround::208-223 0.012518
system.mem_ctrls.wrPerTurnAround::320-335 0.012518
system.mem_ctrls.wrPerTurnAround::336-351 0.012518
system.mem_ctrls.wrPerTurnAround::416-431 0.012518
system.mem_ctrls.wrPerTurnAround::464-479 0.012518
system.mem_ctrls.wrPerTurnAround::480-495 0.012518
system.mem_ctrls.wrPerTurnAround::544-559 0.012518
system.mem_ctrls.wrPerTurnAround::560-575 0.012518
system.mem_ctrls.wrPerTurnAround::720-735 0.012518
system.mem_ctrls.wrPerTurnAround::64-71 1.333054
system.mem_ctrls.wrPerTurnAround::72-79 0.703876
system.mem_ctrls.wrPerTurnAround::80-87 0.587726
system.mem_ctrls.wrPerTurnAround::88-95 0.45474800000000004
system.mem_ctrls.wrPerTurnAround::96-103 0.40796
system.mem_ctrls.wrPerTurnAround::104-111 0.373074
system.mem_ctrls.wrPerTurnAround::112-119 0.302892
system.mem_ctrls.wrPerTurnAround::120-127 0.274982
system.mem_ctrls.wrPerTurnAround::128-135 0.332442
system.mem_ctrls.wrPerTurnAround::136-143 0.133798
system.mem_ctrls.wrPerTurnAround::144-151 0.152266
system.mem_ctrls.wrPerTurnAround::152-159 0.13461800000000002
system.mem_ctrls.wrPerTurnAround::160-167 0.122306
system.mem_ctrls.wrPerTurnAround::168-175 0.093166
system.mem_ctrls.wrPerTurnAround::176-183 0.093576
system.mem_ctrls.wrPerTurnAround::184-191 0.07592800000000001
system.mem_ctrls.wrPerTurnAround::192-199 0.069772
system.mem_ctrls.wrPerTurnAround::208-215 0.13461800000000002
system.mem_ctrls.wrPerTurnAround::216-223 0.07592800000000001
system.mem_ctrls.wrPerTurnAround::224-231 0.05828
system.mem_ctrls.wrPerTurnAround::232-239 0.052534
system.mem_ctrls.wrPerTurnAround::240-247 0.046788
system.mem_ctrls.wrPerTurnAround::248-255 0.08167400000000001
system.mem_ctrls.wrPerTurnAround::256-263 0.069772
system.mem_ctrls.wrPerTurnAround::264-271 0.041042
system.mem_ctrls.wrPerTurnAround::272-279 0.034886
system.mem_ctrls.wrPerTurnAround::280-287 0.023394
system.mem_ctrls.wrPerTurnAround::288-295 0.110814
system.mem_ctrls.wrPerTurnAround::304-311 0.052534
system.mem_ctrls.wrPerTurnAround::312-319 0.017648
system.mem_ctrls.rdPerTurnAround::2048-2559 0.030782
system.mem_ctrls.rdPerTurnAround::11776-12287 0.030782
system.mem_ctrls.rdPerTurnAround::168-175 0.400779
system.mem_ctrls.rdPerTurnAround::24576-25599 0.001847
system.mem_ctrls.rdPerTurnAround::0-255 66.153999
system.mem_ctrls.rdPerTurnAround::256-511 0.422963
system.mem_ctrls.rdPerTurnAround::512-767 0.099738
system.mem_ctrls.rdPerTurnAround::768-1023 0.044328
system.mem_ctrls.rdPerTurnAround::1024-1279 0.016623
system.mem_ctrls.rdPerTurnAround::1280-1535 0.025858
system.mem_ctrls.rdPerTurnAround::1536-1791 0.005541
system.mem_ctrls.rdPerTurnAround::1792-2047 0.005541
system.mem_ctrls.rdPerTurnAround::2048-2303 0.005541
system.mem_ctrls.rdPerTurnAround::2304-2559 0.003694
system.mem_ctrls.rdPerTurnAround::2560-2815 0.001847
system.mem_ctrls.rdPerTurnAround::2816-3071 0.005541
system.mem_ctrls.rdPerTurnAround::3072-3327 0.005541
system.mem_ctrls.rdPerTurnAround::3328-3583 0.001847
system.mem_ctrls.rdPerTurnAround::3584-3839 0.001847
system.mem_ctrls.rdPerTurnAround::4096-4351 0.001847
system.mem_ctrls.rdPerTurnAround::4352-4607 0.001847
system.mem_ctrls.rdPerTurnAround::7680-7935 0.001847
system.l2.demandMshrHits::switch_cpus.data 0.032629
system.l2.overallMshrHits::switch_cpus.data 0.032629
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 0.032629
system.l2.ReadSharedReq.mshrHits::total 0.032629
system.mem_ctrls.wrPerTurnAround::98-99 0.032629
system.mem_ctrls.rdPerTurnAround::10240-10751 0.005746
system.mem_ctrls.wrPerTurnAround::50-51 0.022984
system.mem_ctrls.wrPerTurnAround::68-69 0.005746
system.mem_ctrls.wrPerTurnAround::76-77 0.011492
system.mem_ctrls.wrPerTurnAround::84-85 0.005746
system.mem_ctrls.wrPerTurnAround::88-89 0.011492
system.mem_ctrls.rdPerTurnAround::0-3 26.104078
system.mem_ctrls.rdPerTurnAround::4-7 2.217956
system.mem_ctrls.rdPerTurnAround::8-11 3.378648
system.mem_ctrls.rdPerTurnAround::12-15 10.446228
system.mem_ctrls.rdPerTurnAround::16-19 43.761536
system.mem_ctrls.rdPerTurnAround::20-23 13.526084
system.mem_ctrls.rdPerTurnAround::24-27 4.976036000000001
system.mem_ctrls.rdPerTurnAround::28-31 2.401828
system.mem_ctrls.rdPerTurnAround::32-35 1.229644
system.mem_ctrls.rdPerTurnAround::36-39 0.68952
system.mem_ctrls.rdPerTurnAround::40-43 0.379236
system.mem_ctrls.rdPerTurnAround::44-47 0.34476
system.mem_ctrls.rdPerTurnAround::48-51 0.22984000000000002
system.mem_ctrls.rdPerTurnAround::52-55 0.103428
system.mem_ctrls.rdPerTurnAround::56-59 0.10917400000000001
system.mem_ctrls.rdPerTurnAround::60-63 0.068952
system.mem_ctrls.rdPerTurnAround::64-67 0.051714
system.mem_ctrls.rdPerTurnAround::68-71 0.040222
system.mem_ctrls.rdPerTurnAround::72-75 0.034476
system.mem_ctrls.rdPerTurnAround::76-79 0.028730000000000002
system.mem_ctrls.rdPerTurnAround::80-83 0.005746
system.mem_ctrls.rdPerTurnAround::84-87 0.022984
system.mem_ctrls.rdPerTurnAround::88-91 0.005746
system.mem_ctrls.rdPerTurnAround::92-95 0.011492
system.mem_ctrls.rdPerTurnAround::100-103 0.011492
system.mem_ctrls.wrPerTurnAround::200-207 0.022984
system.mem_ctrls.wrPerTurnAround::296-303 0.011492
system.mem_ctrls.wrPerTurnAround::344-351 0.005746
system.mem_ctrls.wrPerTurnAround::360-367 0.011492
system.mem_ctrls.wrPerTurnAround::368-375 0.005746
system.mem_ctrls.wrPerTurnAround::392-399 0.011492
system.mem_ctrls.wrPerTurnAround::432-439 0.005746
system.mem_ctrls.wrPerTurnAround::472-479 0.005746
system.mem_ctrls.wrPerTurnAround::488-495 0.005746
system.mem_ctrls.wrPerTurnAround::0-31 42.903313
system.mem_ctrls.wrPerTurnAround::32-63 1.3541999999999998
system.mem_ctrls.wrPerTurnAround::64-95 0.652273
system.mem_ctrls.wrPerTurnAround::96-127 0.363377
system.mem_ctrls.wrPerTurnAround::128-159 0.42205899999999996
system.mem_ctrls.wrPerTurnAround::160-191 0.10607899999999999
system.mem_ctrls.wrPerTurnAround::192-223 0.051911
system.mem_ctrls.wrPerTurnAround::224-255 0.072224
system.mem_ctrls.wrPerTurnAround::256-287 0.051911
system.mem_ctrls.wrPerTurnAround::288-319 0.02257
system.mem_ctrls.wrPerTurnAround::320-351 0.002257
system.mem_ctrls.wrPerTurnAround::352-383 0.011285
system.mem_ctrls.wrPerTurnAround::384-415 0.006770999999999999
system.mem_ctrls.wrPerTurnAround::416-447 0.002257
system.mem_ctrls.wrPerTurnAround::448-479 0.002257
system.mem_ctrls.wrPerTurnAround::480-511 0.002257
system.mem_ctrls.wrPerTurnAround::512-543 0.002257
system.mem_ctrls.wrPerTurnAround::576-607 0.002257
system.mem_ctrls.wrPerTurnAround::640-671 0.002257
system.mem_ctrls.wrPerTurnAround::768-799 0.002257
system.mem_ctrls.wrPerTurnAround::832-863 0.002257
system.mem_ctrls.wrPerTurnAround::864-895 0.002257
system.mem_ctrls.wrPerTurnAround::960-991 0.002257
system.mem_ctrls.wrPerTurnAround::1056-1087 0.004514
CPI 1.6046388260387734

Per-Address PND Load Violations:
