# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     May 3 2022 18:25:37

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for PiDRO|SPI_SCK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PiDRO|SPI_SCK:F vs. PiDRO|SPI_SCK:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: SPI_SDI
			6.1.2::Path details for port: SPI_SS
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: SPI_SDO
		6.3::PI to PO Path Details
			6.3.1::Path details for port: LED
		6.4::Hold Times Path Details
			6.4.1::Path details for port: SPI_SDI
			6.4.2::Path details for port: SPI_SS
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: SPI_SDO
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: LED
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: PiDRO|SPI_SCK  | Frequency: 347.99 MHz  | Target: 249.38 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
PiDRO|SPI_SCK  PiDRO|SPI_SCK  N/A              N/A         N/A              N/A         4010             1136        N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
SPI_SDI    SPI_SCK     -436         PiDRO|SPI_SCK:F        
SPI_SS     SPI_SCK     980          PiDRO|SPI_SCK:F        


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
SPI_SDO    SPI_SCK     12151         PiDRO|SPI_SCK:F        


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
SPI_SS             LED                 8190        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
SPI_SDI    SPI_SCK     1447        PiDRO|SPI_SCK:F        
SPI_SS     SPI_SCK     1241        PiDRO|SPI_SCK:F        


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
SPI_SDO    SPI_SCK     11615                 PiDRO|SPI_SCK:F        


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
SPI_SS             LED                 7336                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for PiDRO|SPI_SCK
*******************************************
Clock: PiDRO|SPI_SCK
Frequency: 347.99 MHz | Target: 249.38 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_82_LC_4_5_4/in0
Capture Clock    : SPI.shift_reg_82_LC_4_5_4/clk
Setup Constraint : 4010p
Path slack       : 1136p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__475/I                                    Odrv4                          0              5174   1136  RISE       1
I__475/O                                    Odrv4                        517              5690   1136  RISE       1
I__479/I                                    LocalMux                       0              5690   1136  RISE       1
I__479/O                                    LocalMux                     486              6176   1136  RISE       1
I__486/I                                    InMux                          0              6176   1136  RISE       1
I__486/O                                    InMux                        382              6559   1136  RISE       1
SPI.shift_reg_82_LC_4_5_4/in0               LogicCell40_SEQ_MODE_1000      0              6559   1136  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_82_LC_4_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PiDRO|SPI_SCK:F vs. PiDRO|SPI_SCK:F)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_82_LC_4_5_4/in0
Capture Clock    : SPI.shift_reg_82_LC_4_5_4/clk
Setup Constraint : 4010p
Path slack       : 1136p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__475/I                                    Odrv4                          0              5174   1136  RISE       1
I__475/O                                    Odrv4                        517              5690   1136  RISE       1
I__479/I                                    LocalMux                       0              5690   1136  RISE       1
I__479/O                                    LocalMux                     486              6176   1136  RISE       1
I__486/I                                    InMux                          0              6176   1136  RISE       1
I__486/O                                    InMux                        382              6559   1136  RISE       1
SPI.shift_reg_82_LC_4_5_4/in0               LogicCell40_SEQ_MODE_1000      0              6559   1136  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_82_LC_4_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: SPI_SDI   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SDI
Clock Port        : SPI_SCK
Clock Reference   : PiDRO|SPI_SCK:F
Setup Time        : -436


Data Path Delay                3249
+ Setup Time                    693
- Capture Clock Path Delay    -4378
---------------------------- ------
Setup to Clock                 -436

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SDI                           PiDRO                      0      0                  RISE  1       
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__206/I                          Odrv4                      0      1420               RISE  1       
I__206/O                          Odrv4                      517    1936               RISE  1       
I__207/I                          Span4Mux_h                 0      1936               RISE  1       
I__207/O                          Span4Mux_h                 444    2381               RISE  1       
I__208/I                          LocalMux                   0      2381               RISE  1       
I__208/O                          LocalMux                   486    2867               RISE  1       
I__209/I                          InMux                      0      2867               RISE  1       
I__209/O                          InMux                      382    3249               RISE  1       
SPI.shift_reg_0_LC_2_1_7/in0      LogicCell40_SEQ_MODE_1000  0      3249               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         PiDRO                      0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__167/I                                        Odrv12                     0      1142               FALL  1       
I__167/O                                        Odrv12                     796    1938               FALL  1       
I__168/I                                        Span12Mux_s5_h             0      1938               FALL  1       
I__168/O                                        Span12Mux_s5_h             382    2321               FALL  1       
I__169/I                                        LocalMux                   0      2321               FALL  1       
I__169/O                                        LocalMux                   455    2775               FALL  1       
I__170/I                                        IoInMux                    0      2775               FALL  1       
I__170/O                                        IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  21      
I__171/I                                        gio2CtrlBuf                0      3923               FALL  1       
I__171/O                                        gio2CtrlBuf                0      3923               FALL  1       
I__172/I                                        GlobalMux                  0      3923               FALL  1       
I__172/O                                        GlobalMux                  114    4037               FALL  1       
I__184/I                                        ClkMux                     0      4037               FALL  1       
I__184/O                                        ClkMux                     341    4378               FALL  1       
INVSPI.shift_reg_106C/I                         INV                        0      4378               FALL  1       
INVSPI.shift_reg_106C/O                         INV                        0      4378               RISE  5       
SPI.shift_reg_0_LC_2_1_7/clk                    LogicCell40_SEQ_MODE_1000  0      4378               RISE  1       

6.1.2::Path details for port: SPI_SS    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SS
Clock Port        : SPI_SCK
Clock Reference   : PiDRO|SPI_SCK:F
Setup Time        : 980


Data Path Delay                5358
+ Setup Time                      0
- Capture Clock Path Delay    -4378
---------------------------- ------
Setup to Clock                  980

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SS                           PiDRO                      0      0                  RISE  1       
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
SPI_SS_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__533/I                         Odrv4                      0      1420               RISE  1       
I__533/O                         Odrv4                      517    1936               RISE  1       
I__538/I                         LocalMux                   0      1936               RISE  1       
I__538/O                         LocalMux                   486    2422               RISE  1       
I__544/I                         InMux                      0      2422               RISE  1       
I__544/O                         InMux                      382    2805               RISE  1       
SPI.SDO_RNO_0_LC_5_4_7/in0       LogicCell40_SEQ_MODE_0000  0      2805               RISE  1       
SPI.SDO_RNO_0_LC_5_4_7/lcout     LogicCell40_SEQ_MODE_0000  662    3466               RISE  1       
I__528/I                         Odrv4                      0      3466               RISE  1       
I__528/O                         Odrv4                      517    3983               RISE  1       
I__529/I                         LocalMux                   0      3983               RISE  1       
I__529/O                         LocalMux                   486    4469               RISE  1       
I__530/I                         CEMux                      0      4469               RISE  1       
I__530/O                         CEMux                      889    5358               RISE  1       
SPI.SDO_LC_5_3_6/ce              LogicCell40_SEQ_MODE_1000  0      5358               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         PiDRO                      0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__167/I                                        Odrv12                     0      1142               FALL  1       
I__167/O                                        Odrv12                     796    1938               FALL  1       
I__168/I                                        Span12Mux_s5_h             0      1938               FALL  1       
I__168/O                                        Span12Mux_s5_h             382    2321               FALL  1       
I__169/I                                        LocalMux                   0      2321               FALL  1       
I__169/O                                        LocalMux                   455    2775               FALL  1       
I__170/I                                        IoInMux                    0      2775               FALL  1       
I__170/O                                        IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  21      
I__171/I                                        gio2CtrlBuf                0      3923               FALL  1       
I__171/O                                        gio2CtrlBuf                0      3923               FALL  1       
I__172/I                                        GlobalMux                  0      3923               FALL  1       
I__172/O                                        GlobalMux                  114    4037               FALL  1       
I__190/I                                        ClkMux                     0      4037               FALL  1       
I__190/O                                        ClkMux                     341    4378               FALL  1       
INVSPI.SDOC/I                                   INV                        0      4378               FALL  1       
INVSPI.SDOC/O                                   INV                        0      4378               RISE  1       
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000  0      4378               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: SPI_SDO   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SPI_SDO
Clock Port         : SPI_SCK
Clock Reference    : PiDRO|SPI_SCK:F
Clock to Out Delay : 12151


Launch Clock Path Delay        4378
+ Clock To Q Delay              796
+ Data Path Delay              6977
---------------------------- ------
Clock To Out Delay            12151

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         PiDRO                      0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__167/I                                        Odrv12                     0      1142               FALL  1       
I__167/O                                        Odrv12                     796    1938               FALL  1       
I__168/I                                        Span12Mux_s5_h             0      1938               FALL  1       
I__168/O                                        Span12Mux_s5_h             382    2321               FALL  1       
I__169/I                                        LocalMux                   0      2321               FALL  1       
I__169/O                                        LocalMux                   455    2775               FALL  1       
I__170/I                                        IoInMux                    0      2775               FALL  1       
I__170/O                                        IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  21      
I__171/I                                        gio2CtrlBuf                0      3923               FALL  1       
I__171/O                                        gio2CtrlBuf                0      3923               FALL  1       
I__172/I                                        GlobalMux                  0      3923               FALL  1       
I__172/O                                        GlobalMux                  114    4037               FALL  1       
I__190/I                                        ClkMux                     0      4037               FALL  1       
I__190/O                                        ClkMux                     341    4378               FALL  1       
INVSPI.SDOC/I                                   INV                        0      4378               FALL  1       
INVSPI.SDOC/O                                   INV                        0      4378               RISE  1       
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000  0      4378               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI.SDO_LC_5_3_6/lcout             LogicCell40_SEQ_MODE_1000  796    5174               RISE  1       
I__552/I                           Odrv12                     0      5174               RISE  1       
I__552/O                           Odrv12                     724    5897               RISE  1       
I__553/I                           LocalMux                   0      5897               RISE  1       
I__553/O                           LocalMux                   486    6383               RISE  1       
I__554/I                           IoInMux                    0      6383               RISE  1       
I__554/O                           IoInMux                    382    6766               RISE  1       
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6766               RISE  1       
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10063              FALL  1       
SPI_SDO_obuf_iopad/DIN             IO_PAD                     0      10063              FALL  1       
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   12151              FALL  1       
SPI_SDO                            PiDRO                      0      12151              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED
Input Port       : SPI_SS
Pad to Pad Delay : 8190

Pad to Pad Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
SPI_SS                           PiDRO                   0      0                  RISE  1       
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
SPI_SS_ibuf_iopad/DOUT           IO_PAD                  510    510                RISE  1       
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  910    1420               RISE  1       
I__534/I                         Odrv4                   0      1420               RISE  1       
I__534/O                         Odrv4                   517    1936               RISE  1       
I__539/I                         LocalMux                0      1936               RISE  1       
I__539/O                         LocalMux                486    2422               RISE  1       
I__545/I                         IoInMux                 0      2422               RISE  1       
I__545/O                         IoInMux                 382    2805               RISE  1       
LED_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2805               RISE  1       
LED_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  3297   6102               FALL  1       
LED_obuf_iopad/DIN               IO_PAD                  0      6102               FALL  1       
LED_obuf_iopad/PACKAGEPIN:out    IO_PAD                  2088   8190               FALL  1       
LED                              PiDRO                   0      8190               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: SPI_SDI   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SDI
Clock Port        : SPI_SCK
Clock Reference   : PiDRO|SPI_SCK:F
Hold Time         : 1447


Capture Clock Path Delay       4378
+ Hold  Time                      0
- Data Path Delay             -2931
---------------------------- ------
Hold Time                      1447

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SDI                           PiDRO                      0      0                  FALL  1       
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__206/I                          Odrv4                      0      1142               FALL  1       
I__206/O                          Odrv4                      548    1690               FALL  1       
I__207/I                          Span4Mux_h                 0      1690               FALL  1       
I__207/O                          Span4Mux_h                 465    2155               FALL  1       
I__208/I                          LocalMux                   0      2155               FALL  1       
I__208/O                          LocalMux                   455    2610               FALL  1       
I__209/I                          InMux                      0      2610               FALL  1       
I__209/O                          InMux                      320    2931               FALL  1       
SPI.shift_reg_0_LC_2_1_7/in0      LogicCell40_SEQ_MODE_1000  0      2931               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         PiDRO                      0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__167/I                                        Odrv12                     0      1142               FALL  1       
I__167/O                                        Odrv12                     796    1938               FALL  1       
I__168/I                                        Span12Mux_s5_h             0      1938               FALL  1       
I__168/O                                        Span12Mux_s5_h             382    2321               FALL  1       
I__169/I                                        LocalMux                   0      2321               FALL  1       
I__169/O                                        LocalMux                   455    2775               FALL  1       
I__170/I                                        IoInMux                    0      2775               FALL  1       
I__170/O                                        IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  21      
I__171/I                                        gio2CtrlBuf                0      3923               FALL  1       
I__171/O                                        gio2CtrlBuf                0      3923               FALL  1       
I__172/I                                        GlobalMux                  0      3923               FALL  1       
I__172/O                                        GlobalMux                  114    4037               FALL  1       
I__184/I                                        ClkMux                     0      4037               FALL  1       
I__184/O                                        ClkMux                     341    4378               FALL  1       
INVSPI.shift_reg_106C/I                         INV                        0      4378               FALL  1       
INVSPI.shift_reg_106C/O                         INV                        0      4378               RISE  5       
SPI.shift_reg_0_LC_2_1_7/clk                    LogicCell40_SEQ_MODE_1000  0      4378               RISE  1       

6.4.2::Path details for port: SPI_SS    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SS
Clock Port        : SPI_SCK
Clock Reference   : PiDRO|SPI_SCK:F
Hold Time         : 1241


Capture Clock Path Delay       4378
+ Hold  Time                      0
- Data Path Delay             -3137
---------------------------- ------
Hold Time                      1241

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SS                              PiDRO                      0      0                  FALL  1       
SPI_SS_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
SPI_SS_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
SPI_SS_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SS_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__531/I                            Odrv4                      0      1142               FALL  1       
I__531/O                            Odrv4                      548    1690               FALL  1       
I__535/I                            Span4Mux_h                 0      1690               FALL  1       
I__535/O                            Span4Mux_h                 465    2155               FALL  1       
I__541/I                            LocalMux                   0      2155               FALL  1       
I__541/O                            LocalMux                   455    2610               FALL  1       
I__547/I                            SRMux                      0      2610               FALL  1       
I__547/O                            SRMux                      527    3137               FALL  1       
SPI.shift_reg_rst_fast_LC_5_2_6/sr  LogicCell40_SEQ_MODE_1010  0      3137               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         PiDRO                      0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__167/I                                        Odrv12                     0      1142               FALL  1       
I__167/O                                        Odrv12                     796    1938               FALL  1       
I__168/I                                        Span12Mux_s5_h             0      1938               FALL  1       
I__168/O                                        Span12Mux_s5_h             382    2321               FALL  1       
I__169/I                                        LocalMux                   0      2321               FALL  1       
I__169/O                                        LocalMux                   455    2775               FALL  1       
I__170/I                                        IoInMux                    0      2775               FALL  1       
I__170/O                                        IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  21      
I__171/I                                        gio2CtrlBuf                0      3923               FALL  1       
I__171/O                                        gio2CtrlBuf                0      3923               FALL  1       
I__172/I                                        GlobalMux                  0      3923               FALL  1       
I__172/O                                        GlobalMux                  114    4037               FALL  1       
I__192/I                                        ClkMux                     0      4037               FALL  1       
I__192/O                                        ClkMux                     341    4378               FALL  1       
INVSPI.shift_reg_rst_fastC/I                    INV                        0      4378               FALL  1       
INVSPI.shift_reg_rst_fastC/O                    INV                        0      4378               RISE  1       
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010  0      4378               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: SPI_SDO   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SPI_SDO
Clock Port         : SPI_SCK
Clock Reference    : PiDRO|SPI_SCK:F
Clock to Out Delay : 11615


Launch Clock Path Delay        4378
+ Clock To Q Delay              796
+ Data Path Delay              6441
---------------------------- ------
Clock To Out Delay            11615

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         PiDRO                      0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__167/I                                        Odrv12                     0      1142               FALL  1       
I__167/O                                        Odrv12                     796    1938               FALL  1       
I__168/I                                        Span12Mux_s5_h             0      1938               FALL  1       
I__168/O                                        Span12Mux_s5_h             382    2321               FALL  1       
I__169/I                                        LocalMux                   0      2321               FALL  1       
I__169/O                                        LocalMux                   455    2775               FALL  1       
I__170/I                                        IoInMux                    0      2775               FALL  1       
I__170/O                                        IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  21      
I__171/I                                        gio2CtrlBuf                0      3923               FALL  1       
I__171/O                                        gio2CtrlBuf                0      3923               FALL  1       
I__172/I                                        GlobalMux                  0      3923               FALL  1       
I__172/O                                        GlobalMux                  114    4037               FALL  1       
I__190/I                                        ClkMux                     0      4037               FALL  1       
I__190/O                                        ClkMux                     341    4378               FALL  1       
INVSPI.SDOC/I                                   INV                        0      4378               FALL  1       
INVSPI.SDOC/O                                   INV                        0      4378               RISE  1       
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000  0      4378               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI.SDO_LC_5_3_6/lcout             LogicCell40_SEQ_MODE_1000  796    5174               FALL  1       
I__552/I                           Odrv12                     0      5174               FALL  1       
I__552/O                           Odrv12                     796    5970               FALL  1       
I__553/I                           LocalMux                   0      5970               FALL  1       
I__553/O                           LocalMux                   455    6424               FALL  1       
I__554/I                           IoInMux                    0      6424               FALL  1       
I__554/O                           IoInMux                    320    6745               FALL  1       
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6745               FALL  1       
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9701               RISE  1       
SPI_SDO_obuf_iopad/DIN             IO_PAD                     0      9701               RISE  1       
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   11615              RISE  1       
SPI_SDO                            PiDRO                      0      11615              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED
Input Port       : SPI_SS
Pad to Pad Delay : 7336

Pad to Pad Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
SPI_SS                           PiDRO                   0      0                  FALL  1       
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
SPI_SS_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  682    1142               FALL  1       
I__534/I                         Odrv4                   0      1142               FALL  1       
I__534/O                         Odrv4                   548    1690               FALL  1       
I__539/I                         LocalMux                0      1690               FALL  1       
I__539/O                         LocalMux                455    2145               FALL  1       
I__545/I                         IoInMux                 0      2145               FALL  1       
I__545/O                         IoInMux                 320    2465               FALL  1       
LED_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2465               FALL  1       
LED_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2956   5422               RISE  1       
LED_obuf_iopad/DIN               IO_PAD                  0      5422               RISE  1       
LED_obuf_iopad/PACKAGEPIN:out    IO_PAD                  1914   7336               RISE  1       
LED                              PiDRO                   0      7336               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_82_LC_4_5_4/in0
Capture Clock    : SPI.shift_reg_82_LC_4_5_4/clk
Setup Constraint : 4010p
Path slack       : 1136p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__475/I                                    Odrv4                          0              5174   1136  RISE       1
I__475/O                                    Odrv4                        517              5690   1136  RISE       1
I__479/I                                    LocalMux                       0              5690   1136  RISE       1
I__479/O                                    LocalMux                     486              6176   1136  RISE       1
I__486/I                                    InMux                          0              6176   1136  RISE       1
I__486/O                                    InMux                        382              6559   1136  RISE       1
SPI.shift_reg_82_LC_4_5_4/in0               LogicCell40_SEQ_MODE_1000      0              6559   1136  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_82_LC_4_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_29_LC_3_5_7/in0
Capture Clock    : SPI.shift_reg_29_LC_3_5_7/clk
Setup Constraint : 4010p
Path slack       : 1136p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__292/I                                 Odrv4                          0              5174   1136  RISE       1
I__292/O                                 Odrv4                        517              5690   1136  RISE       1
I__294/I                                 LocalMux                       0              5690   1136  RISE       1
I__294/O                                 LocalMux                     486              6176   1136  RISE       1
I__304/I                                 InMux                          0              6176   1136  RISE       1
I__304/O                                 InMux                        382              6559   1136  RISE       1
SPI.shift_reg_29_LC_3_5_7/in0            LogicCell40_SEQ_MODE_1000      0              6559   1136  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_29_LC_3_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_84_LC_4_5_6/in0
Capture Clock    : SPI.shift_reg_84_LC_4_5_6/clk
Setup Constraint : 4010p
Path slack       : 1136p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__475/I                                    Odrv4                          0              5174   1136  RISE       1
I__475/O                                    Odrv4                        517              5690   1136  RISE       1
I__479/I                                    LocalMux                       0              5690   1136  RISE       1
I__479/O                                    LocalMux                     486              6176   1136  RISE       1
I__487/I                                    InMux                          0              6176   1136  RISE       1
I__487/O                                    InMux                        382              6559   1136  RISE       1
SPI.shift_reg_84_LC_4_5_6/in0               LogicCell40_SEQ_MODE_1000      0              6559   1136  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_84_LC_4_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_104_LC_4_1_2/lcout
Path End         : SPI.shift_reg_105_LC_2_1_4/in1
Capture Clock    : SPI.shift_reg_105_LC_2_1_4/clk
Setup Constraint : 4010p
Path slack       : 1239p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_104_LC_4_1_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_104_LC_4_1_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1240  RISE       1
I__352/I                          Odrv4                          0              5174   1240  RISE       1
I__352/O                          Odrv4                        517              5690   1240  RISE       1
I__353/I                          LocalMux                       0              5690   1240  RISE       1
I__353/O                          LocalMux                     486              6176   1240  RISE       1
I__354/I                          InMux                          0              6176   1240  RISE       1
I__354/O                          InMux                        382              6559   1240  RISE       1
SPI.shift_reg_105_LC_2_1_4/in1    LogicCell40_SEQ_MODE_1000      0              6559   1240  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_105_LC_2_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_70_LC_4_5_2/in1
Capture Clock    : SPI.shift_reg_70_LC_4_5_2/clk
Setup Constraint : 4010p
Path slack       : 1239p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__412/I                               Odrv4                          0              5174   1240  RISE       1
I__412/O                               Odrv4                        517              5690   1240  RISE       1
I__415/I                               LocalMux                       0              5690   1240  RISE       1
I__415/O                               LocalMux                     486              6176   1240  RISE       1
I__425/I                               InMux                          0              6176   1240  RISE       1
I__425/O                               InMux                        382              6559   1240  RISE       1
SPI.shift_reg_70_LC_4_5_2/in1          LogicCell40_SEQ_MODE_1000      0              6559   1240  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_70_LC_4_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.SDO_LC_5_3_6/in1
Capture Clock    : SPI.SDO_LC_5_3_6/clk
Setup Constraint : 4010p
Path slack       : 1239p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__557/I                                    Odrv4                          0              5174   1240  RISE       1
I__557/O                                    Odrv4                        517              5690   1240  RISE       1
I__561/I                                    LocalMux                       0              5690   1240  RISE       1
I__561/O                                    LocalMux                     486              6176   1240  RISE       1
I__571/I                                    InMux                          0              6176   1240  RISE       1
I__571/O                                    InMux                        382              6559   1240  RISE       1
SPI.SDO_LC_5_3_6/in1                        LogicCell40_SEQ_MODE_1000      0              6559   1240  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__190/I                                        ClkMux                         0              4037  FALL       1
I__190/O                                        ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_16_LC_2_3_7/lcout
Path End         : SPI.shift_reg_17_LC_4_3_3/in1
Capture Clock    : SPI.shift_reg_17_LC_4_3_3/clk
Setup Constraint : 4010p
Path slack       : 1239p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_2_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_16_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1240  RISE       1
I__402/I                         Odrv4                          0              5174   1240  RISE       1
I__402/O                         Odrv4                        517              5690   1240  RISE       1
I__403/I                         LocalMux                       0              5690   1240  RISE       1
I__403/O                         LocalMux                     486              6176   1240  RISE       1
I__404/I                         InMux                          0              6176   1240  RISE       1
I__404/O                         InMux                        382              6559   1240  RISE       1
SPI.shift_reg_17_LC_4_3_3/in1    LogicCell40_SEQ_MODE_1000      0              6559   1240  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_4_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_30_LC_3_5_6/in1
Capture Clock    : SPI.shift_reg_30_LC_3_5_6/clk
Setup Constraint : 4010p
Path slack       : 1239p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__292/I                                 Odrv4                          0              5174   1136  RISE       1
I__292/O                                 Odrv4                        517              5690   1136  RISE       1
I__294/I                                 LocalMux                       0              5690   1136  RISE       1
I__294/O                                 LocalMux                     486              6176   1136  RISE       1
I__303/I                                 InMux                          0              6176   1240  RISE       1
I__303/O                                 InMux                        382              6559   1240  RISE       1
SPI.shift_reg_30_LC_3_5_6/in1            LogicCell40_SEQ_MODE_1000      0              6559   1240  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_30_LC_3_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_81_LC_4_5_3/in1
Capture Clock    : SPI.shift_reg_81_LC_4_5_3/clk
Setup Constraint : 4010p
Path slack       : 1239p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__475/I                                    Odrv4                          0              5174   1136  RISE       1
I__475/O                                    Odrv4                        517              5690   1136  RISE       1
I__479/I                                    LocalMux                       0              5690   1136  RISE       1
I__479/O                                    LocalMux                     486              6176   1136  RISE       1
I__488/I                                    InMux                          0              6176   1240  RISE       1
I__488/O                                    InMux                        382              6559   1240  RISE       1
SPI.shift_reg_81_LC_4_5_3/in1               LogicCell40_SEQ_MODE_1000      0              6559   1240  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_81_LC_4_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_83_LC_4_5_5/in1
Capture Clock    : SPI.shift_reg_83_LC_4_5_5/clk
Setup Constraint : 4010p
Path slack       : 1239p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1385
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6559
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__475/I                                    Odrv4                          0              5174   1136  RISE       1
I__475/O                                    Odrv4                        517              5690   1136  RISE       1
I__479/I                                    LocalMux                       0              5690   1136  RISE       1
I__479/O                                    LocalMux                     486              6176   1136  RISE       1
I__489/I                                    InMux                          0              6176   1240  RISE       1
I__489/O                                    InMux                        382              6559   1240  RISE       1
SPI.shift_reg_83_LC_4_5_5/in1               LogicCell40_SEQ_MODE_1000      0              6559   1240  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_83_LC_4_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_79_LC_5_5_7/lcout
Path End         : SPI.shift_reg_80_LC_4_5_7/in0
Capture Clock    : SPI.shift_reg_80_LC_4_5_7/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_79_LC_5_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_79_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1653  RISE       1
I__615/I                         LocalMux                       0              5174   1653  RISE       1
I__615/O                         LocalMux                     486              5659   1653  RISE       1
I__616/I                         InMux                          0              5659   1653  RISE       1
I__616/O                         InMux                        382              6042   1653  RISE       1
SPI.shift_reg_80_LC_4_5_7/in0    LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_80_LC_4_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_92_LC_4_2_7/in0
Capture Clock    : SPI.shift_reg_92_LC_4_2_7/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__572/I                               LocalMux                       0              5174   1653  RISE       1
I__572/O                               LocalMux                     486              5659   1653  RISE       1
I__575/I                               InMux                          0              5659   1653  RISE       1
I__575/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_92_LC_4_2_7/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_92_LC_4_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_44_LC_4_7_6/in0
Capture Clock    : SPI.shift_reg_44_LC_4_7_6/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__502/I                                    LocalMux                       0              5174   1653  RISE       1
I__502/O                                    LocalMux                     486              5659   1653  RISE       1
I__504/I                                    InMux                          0              5659   1653  RISE       1
I__504/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_44_LC_4_7_6/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_44_LC_4_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_51_LC_3_7_5/in0
Capture Clock    : SPI.shift_reg_51_LC_3_7_5/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__444/I                                    LocalMux                       0              5174   1653  RISE       1
I__444/O                                    LocalMux                     486              5659   1653  RISE       1
I__448/I                                    InMux                          0              5659   1653  RISE       1
I__448/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_51_LC_3_7_5/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_51_LC_3_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_31_LC_3_6_5/in0
Capture Clock    : SPI.shift_reg_31_LC_3_6_5/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__457/I                               LocalMux                       0              5174   1653  RISE       1
I__457/O                               LocalMux                     486              5659   1653  RISE       1
I__462/I                               InMux                          0              5659   1653  RISE       1
I__462/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_31_LC_3_6_5/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_31_LC_3_6_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_71_LC_4_5_0/in0
Capture Clock    : SPI.shift_reg_71_LC_4_5_0/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__619/I                                    LocalMux                       0              5174   1653  RISE       1
I__619/O                                    LocalMux                     486              5659   1653  RISE       1
I__623/I                                    InMux                          0              5659   1653  RISE       1
I__623/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_71_LC_4_5_0/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_71_LC_4_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_12_LC_2_3_3/in0
Capture Clock    : SPI.shift_reg_12_LC_2_3_3/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__386/I                                 LocalMux                       0              5174   1653  RISE       1
I__386/O                                 LocalMux                     486              5659   1653  RISE       1
I__388/I                                 InMux                          0              5659   1653  RISE       1
I__388/O                                 InMux                        382              6042   1653  RISE       1
SPI.shift_reg_12_LC_2_3_3/in0            LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_2_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_10_LC_2_3_0/in0
Capture Clock    : SPI.shift_reg_10_LC_2_3_0/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__250/I                          LocalMux                       0              5174   1653  RISE       1
I__250/O                          LocalMux                     486              5659   1653  RISE       1
I__253/I                          InMux                          0              5659   1653  RISE       1
I__253/O                          InMux                        382              6042   1653  RISE       1
SPI.shift_reg_10_LC_2_3_0/in0     LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_101_LC_4_1_6/in0
Capture Clock    : SPI.shift_reg_101_LC_4_1_6/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__335/I                                    LocalMux                       0              5174   1653  RISE       1
I__335/O                                    LocalMux                     486              5659   1653  RISE       1
I__339/I                                    InMux                          0              5659   1653  RISE       1
I__339/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_101_LC_4_1_6/in0              LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_101_LC_4_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_1_LC_2_2_5/in0
Capture Clock    : SPI.shift_reg_1_LC_2_2_5/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__251/I                          LocalMux                       0              5174   1653  RISE       1
I__251/O                          LocalMux                     486              5659   1653  RISE       1
I__258/I                          InMux                          0              5659   1653  RISE       1
I__258/O                          InMux                        382              6042   1653  RISE       1
SPI.shift_reg_1_LC_2_2_5/in0      LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_2_LC_2_2_1/in0
Capture Clock    : SPI.shift_reg_2_LC_2_2_1/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__251/I                          LocalMux                       0              5174   1653  RISE       1
I__251/O                          LocalMux                     486              5659   1653  RISE       1
I__259/I                          InMux                          0              5659   1653  RISE       1
I__259/O                          InMux                        382              6042   1653  RISE       1
SPI.shift_reg_2_LC_2_2_1/in0      LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_4_LC_2_2_3/in0
Capture Clock    : SPI.shift_reg_4_LC_2_2_3/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__251/I                          LocalMux                       0              5174   1653  RISE       1
I__251/O                          LocalMux                     486              5659   1653  RISE       1
I__260/I                          InMux                          0              5659   1653  RISE       1
I__260/O                          InMux                        382              6042   1653  RISE       1
SPI.shift_reg_4_LC_2_2_3/in0      LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_8_LC_2_2_7/in0
Capture Clock    : SPI.shift_reg_8_LC_2_2_7/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__251/I                          LocalMux                       0              5174   1653  RISE       1
I__251/O                          LocalMux                     486              5659   1653  RISE       1
I__261/I                          InMux                          0              5659   1653  RISE       1
I__261/O                          InMux                        382              6042   1653  RISE       1
SPI.shift_reg_8_LC_2_2_7/in0      LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_21_LC_3_4_7/in0
Capture Clock    : SPI.shift_reg_21_LC_3_4_7/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__293/I                                 LocalMux                       0              5174   1653  RISE       1
I__293/O                                 LocalMux                     486              5659   1653  RISE       1
I__299/I                                 InMux                          0              5659   1653  RISE       1
I__299/O                                 InMux                        382              6042   1653  RISE       1
SPI.shift_reg_21_LC_3_4_7/in0            LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_3_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_23_LC_3_4_1/in0
Capture Clock    : SPI.shift_reg_23_LC_3_4_1/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__293/I                                 LocalMux                       0              5174   1653  RISE       1
I__293/O                                 LocalMux                     486              5659   1653  RISE       1
I__300/I                                 InMux                          0              5659   1653  RISE       1
I__300/O                                 InMux                        382              6042   1653  RISE       1
SPI.shift_reg_23_LC_3_4_1/in0            LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_3_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_25_LC_3_4_3/in0
Capture Clock    : SPI.shift_reg_25_LC_3_4_3/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__293/I                                 LocalMux                       0              5174   1653  RISE       1
I__293/O                                 LocalMux                     486              5659   1653  RISE       1
I__301/I                                 InMux                          0              5659   1653  RISE       1
I__301/O                                 InMux                        382              6042   1653  RISE       1
SPI.shift_reg_25_LC_3_4_3/in0            LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_25_LC_3_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_27_LC_3_4_5/in0
Capture Clock    : SPI.shift_reg_27_LC_3_4_5/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__293/I                                 LocalMux                       0              5174   1653  RISE       1
I__293/O                                 LocalMux                     486              5659   1653  RISE       1
I__302/I                                 InMux                          0              5659   1653  RISE       1
I__302/O                                 InMux                        382              6042   1653  RISE       1
SPI.shift_reg_27_LC_3_4_5/in0            LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_27_LC_3_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_105_LC_2_1_4/in0
Capture Clock    : SPI.shift_reg_105_LC_2_1_4/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__336/I                                    LocalMux                       0              5174   1653  RISE       1
I__336/O                                    LocalMux                     486              5659   1653  RISE       1
I__344/I                                    InMux                          0              5659   1653  RISE       1
I__344/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_105_LC_2_1_4/in0              LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_105_LC_2_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_110_LC_3_2_1/in0
Capture Clock    : SPI.shift_reg_110_LC_3_2_1/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__337/I                                    LocalMux                       0              5174   1653  RISE       1
I__337/O                                    LocalMux                     486              5659   1653  RISE       1
I__346/I                                    InMux                          0              5659   1653  RISE       1
I__346/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_110_LC_3_2_1/in0              LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_110_LC_3_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_103_LC_4_1_4/in0
Capture Clock    : SPI.shift_reg_103_LC_4_1_4/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__335/I                                    LocalMux                       0              5174   1653  RISE       1
I__335/O                                    LocalMux                     486              5659   1653  RISE       1
I__340/I                                    InMux                          0              5659   1653  RISE       1
I__340/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_103_LC_4_1_4/in0              LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_103_LC_4_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_104_LC_4_1_2/in0
Capture Clock    : SPI.shift_reg_104_LC_4_1_2/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__335/I                                    LocalMux                       0              5174   1653  RISE       1
I__335/O                                    LocalMux                     486              5659   1653  RISE       1
I__341/I                                    InMux                          0              5659   1653  RISE       1
I__341/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_104_LC_4_1_2/in0              LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_104_LC_4_1_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_108_LC_2_1_6/in0
Capture Clock    : SPI.shift_reg_108_LC_2_1_6/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__336/I                                    LocalMux                       0              5174   1653  RISE       1
I__336/O                                    LocalMux                     486              5659   1653  RISE       1
I__345/I                                    InMux                          0              5659   1653  RISE       1
I__345/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_108_LC_2_1_6/in0              LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_108_LC_2_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_17_LC_4_3_3/in0
Capture Clock    : SPI.shift_reg_17_LC_4_3_3/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__387/I                                 LocalMux                       0              5174   1653  RISE       1
I__387/O                                 LocalMux                     486              5659   1653  RISE       1
I__396/I                                 InMux                          0              5659   1653  RISE       1
I__396/O                                 InMux                        382              6042   1653  RISE       1
SPI.shift_reg_17_LC_4_3_3/in0            LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_4_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_14_LC_2_3_5/in0
Capture Clock    : SPI.shift_reg_14_LC_2_3_5/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__386/I                                 LocalMux                       0              5174   1653  RISE       1
I__386/O                                 LocalMux                     486              5659   1653  RISE       1
I__389/I                                 InMux                          0              5659   1653  RISE       1
I__389/O                                 InMux                        382              6042   1653  RISE       1
SPI.shift_reg_14_LC_2_3_5/in0            LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_2_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_16_LC_2_3_7/in0
Capture Clock    : SPI.shift_reg_16_LC_2_3_7/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__386/I                                 LocalMux                       0              5174   1653  RISE       1
I__386/O                                 LocalMux                     486              5659   1653  RISE       1
I__390/I                                 InMux                          0              5659   1653  RISE       1
I__390/O                                 InMux                        382              6042   1653  RISE       1
SPI.shift_reg_16_LC_2_3_7/in0            LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_2_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_19_LC_4_3_5/in0
Capture Clock    : SPI.shift_reg_19_LC_4_3_5/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__387/I                                 LocalMux                       0              5174   1653  RISE       1
I__387/O                                 LocalMux                     486              5659   1653  RISE       1
I__397/I                                 InMux                          0              5659   1653  RISE       1
I__397/O                                 InMux                        382              6042   1653  RISE       1
SPI.shift_reg_19_LC_4_3_5/in0            LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_4_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_61_LC_4_4_6/in0
Capture Clock    : SPI.shift_reg_61_LC_4_4_6/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__413/I                               LocalMux                       0              5174   1653  RISE       1
I__413/O                               LocalMux                     486              5659   1653  RISE       1
I__420/I                               InMux                          0              5659   1653  RISE       1
I__420/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_61_LC_4_4_6/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_61_LC_4_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_62_LC_4_4_0/in0
Capture Clock    : SPI.shift_reg_62_LC_4_4_0/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__413/I                               LocalMux                       0              5174   1653  RISE       1
I__413/O                               LocalMux                     486              5659   1653  RISE       1
I__421/I                               InMux                          0              5659   1653  RISE       1
I__421/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_62_LC_4_4_0/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_62_LC_4_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_66_LC_4_4_4/in0
Capture Clock    : SPI.shift_reg_66_LC_4_4_4/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__413/I                               LocalMux                       0              5174   1653  RISE       1
I__413/O                               LocalMux                     486              5659   1653  RISE       1
I__422/I                               InMux                          0              5659   1653  RISE       1
I__422/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_66_LC_4_4_4/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_66_LC_4_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_55_LC_3_5_2/in0
Capture Clock    : SPI.shift_reg_55_LC_3_5_2/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__445/I                                    LocalMux                       0              5174   1653  RISE       1
I__445/O                                    LocalMux                     486              5659   1653  RISE       1
I__453/I                                    InMux                          0              5659   1653  RISE       1
I__453/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_55_LC_3_5_2/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_55_LC_3_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_53_LC_3_7_7/in0
Capture Clock    : SPI.shift_reg_53_LC_3_7_7/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__444/I                                    LocalMux                       0              5174   1653  RISE       1
I__444/O                                    LocalMux                     486              5659   1653  RISE       1
I__449/I                                    InMux                          0              5659   1653  RISE       1
I__449/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_53_LC_3_7_7/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_53_LC_3_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_56_LC_3_5_0/in0
Capture Clock    : SPI.shift_reg_56_LC_3_5_0/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__445/I                                    LocalMux                       0              5174   1653  RISE       1
I__445/O                                    LocalMux                     486              5659   1653  RISE       1
I__454/I                                    InMux                          0              5659   1653  RISE       1
I__454/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_56_LC_3_5_0/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_56_LC_3_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_58_LC_3_5_4/in0
Capture Clock    : SPI.shift_reg_58_LC_3_5_4/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__445/I                                    LocalMux                       0              5174   1653  RISE       1
I__445/O                                    LocalMux                     486              5659   1653  RISE       1
I__455/I                                    InMux                          0              5659   1653  RISE       1
I__455/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_58_LC_3_5_4/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_58_LC_3_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_39_LC_3_7_1/in0
Capture Clock    : SPI.shift_reg_39_LC_3_7_1/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__458/I                               LocalMux                       0              5174   1653  RISE       1
I__458/O                               LocalMux                     486              5659   1653  RISE       1
I__468/I                               InMux                          0              5659   1653  RISE       1
I__468/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_39_LC_3_7_1/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_39_LC_3_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_33_LC_3_6_3/in0
Capture Clock    : SPI.shift_reg_33_LC_3_6_3/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__457/I                               LocalMux                       0              5174   1653  RISE       1
I__457/O                               LocalMux                     486              5659   1653  RISE       1
I__463/I                               InMux                          0              5659   1653  RISE       1
I__463/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_33_LC_3_6_3/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_33_LC_3_6_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_36_LC_3_6_1/in0
Capture Clock    : SPI.shift_reg_36_LC_3_6_1/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__457/I                               LocalMux                       0              5174   1653  RISE       1
I__457/O                               LocalMux                     486              5659   1653  RISE       1
I__464/I                               InMux                          0              5659   1653  RISE       1
I__464/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_36_LC_3_6_1/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_36_LC_3_6_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_37_LC_3_6_7/in0
Capture Clock    : SPI.shift_reg_37_LC_3_6_7/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__457/I                               LocalMux                       0              5174   1653  RISE       1
I__457/O                               LocalMux                     486              5659   1653  RISE       1
I__465/I                               InMux                          0              5659   1653  RISE       1
I__465/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_37_LC_3_6_7/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_37_LC_3_6_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_87_LC_4_2_5/in0
Capture Clock    : SPI.shift_reg_87_LC_4_2_5/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__476/I                                    LocalMux                       0              5174   1653  RISE       1
I__476/O                                    LocalMux                     486              5659   1653  RISE       1
I__482/I                                    InMux                          0              5659   1653  RISE       1
I__482/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_87_LC_4_2_5/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_87_LC_4_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_89_LC_4_2_3/in0
Capture Clock    : SPI.shift_reg_89_LC_4_2_3/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__476/I                                    LocalMux                       0              5174   1653  RISE       1
I__476/O                                    LocalMux                     486              5659   1653  RISE       1
I__483/I                                    InMux                          0              5659   1653  RISE       1
I__483/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_89_LC_4_2_3/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_89_LC_4_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_42_LC_3_7_4/in0
Capture Clock    : SPI.shift_reg_42_LC_3_7_4/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__503/I                                    LocalMux                       0              5174   1653  RISE       1
I__503/O                                    LocalMux                     486              5659   1653  RISE       1
I__512/I                                    InMux                          0              5659   1653  RISE       1
I__512/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_42_LC_3_7_4/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_42_LC_3_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_46_LC_4_7_0/in0
Capture Clock    : SPI.shift_reg_46_LC_4_7_0/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__502/I                                    LocalMux                       0              5174   1653  RISE       1
I__502/O                                    LocalMux                     486              5659   1653  RISE       1
I__505/I                                    InMux                          0              5659   1653  RISE       1
I__505/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_46_LC_4_7_0/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_46_LC_4_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_48_LC_4_7_2/in0
Capture Clock    : SPI.shift_reg_48_LC_4_7_2/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__502/I                                    LocalMux                       0              5174   1653  RISE       1
I__502/O                                    LocalMux                     486              5659   1653  RISE       1
I__506/I                                    InMux                          0              5659   1653  RISE       1
I__506/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_48_LC_4_7_2/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_48_LC_4_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_50_LC_4_7_4/in0
Capture Clock    : SPI.shift_reg_50_LC_4_7_4/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__502/I                                    LocalMux                       0              5174   1653  RISE       1
I__502/O                                    LocalMux                     486              5659   1653  RISE       1
I__507/I                                    InMux                          0              5659   1653  RISE       1
I__507/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_50_LC_4_7_4/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_50_LC_4_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_111_LC_3_2_2/in0
Capture Clock    : SPI.shift_reg_111_LC_3_2_2/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__558/I                                    LocalMux                       0              5174   1653  RISE       1
I__558/O                                    LocalMux                     486              5659   1653  RISE       1
I__565/I                                    InMux                          0              5659   1653  RISE       1
I__565/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_111_LC_3_2_2/in0              LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_111_LC_3_2_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_117_LC_4_2_0/in0
Capture Clock    : SPI.shift_reg_117_LC_4_2_0/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__559/I                                    LocalMux                       0              5174   1653  RISE       1
I__559/O                                    LocalMux                     486              5659   1653  RISE       1
I__569/I                                    InMux                          0              5659   1653  RISE       1
I__569/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_117_LC_4_2_0/in0              LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_117_LC_4_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_113_LC_3_2_4/in0
Capture Clock    : SPI.shift_reg_113_LC_3_2_4/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__558/I                                    LocalMux                       0              5174   1653  RISE       1
I__558/O                                    LocalMux                     486              5659   1653  RISE       1
I__566/I                                    InMux                          0              5659   1653  RISE       1
I__566/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_113_LC_3_2_4/in0              LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_113_LC_3_2_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_115_LC_3_2_6/in0
Capture Clock    : SPI.shift_reg_115_LC_3_2_6/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__558/I                                    LocalMux                       0              5174   1653  RISE       1
I__558/O                                    LocalMux                     486              5659   1653  RISE       1
I__567/I                                    InMux                          0              5659   1653  RISE       1
I__567/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_115_LC_3_2_6/in0              LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_115_LC_3_2_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_94_LC_5_1_1/in0
Capture Clock    : SPI.shift_reg_94_LC_5_1_1/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__573/I                               LocalMux                       0              5174   1653  RISE       1
I__573/O                               LocalMux                     486              5659   1653  RISE       1
I__581/I                               InMux                          0              5659   1653  RISE       1
I__581/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_94_LC_5_1_1/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_94_LC_5_1_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_97_LC_5_1_3/in0
Capture Clock    : SPI.shift_reg_97_LC_5_1_3/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__573/I                               LocalMux                       0              5174   1653  RISE       1
I__573/O                               LocalMux                     486              5659   1653  RISE       1
I__582/I                               InMux                          0              5659   1653  RISE       1
I__582/O                               InMux                        382              6042   1653  RISE       1
SPI.shift_reg_97_LC_5_1_3/in0          LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_97_LC_5_1_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_73_LC_5_5_3/in0
Capture Clock    : SPI.shift_reg_73_LC_5_5_3/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__620/I                                    LocalMux                       0              5174   1653  RISE       1
I__620/O                                    LocalMux                     486              5659   1653  RISE       1
I__627/I                                    InMux                          0              5659   1653  RISE       1
I__627/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_73_LC_5_5_3/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_73_LC_5_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_77_LC_5_5_5/in0
Capture Clock    : SPI.shift_reg_77_LC_5_5_5/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__620/I                                    LocalMux                       0              5174   1653  RISE       1
I__620/O                                    LocalMux                     486              5659   1653  RISE       1
I__628/I                                    InMux                          0              5659   1653  RISE       1
I__628/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_77_LC_5_5_5/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_77_LC_5_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_78_LC_5_5_1/in0
Capture Clock    : SPI.shift_reg_78_LC_5_5_1/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__620/I                                    LocalMux                       0              5174   1653  RISE       1
I__620/O                                    LocalMux                     486              5659   1653  RISE       1
I__629/I                                    InMux                          0              5659   1653  RISE       1
I__629/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_78_LC_5_5_1/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_78_LC_5_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_79_LC_5_5_7/in0
Capture Clock    : SPI.shift_reg_79_LC_5_5_7/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -693
----------------------------------------------   ---- 
End-of-path required time (ps)                   7695

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__620/I                                    LocalMux                       0              5174   1653  RISE       1
I__620/O                                    LocalMux                     486              5659   1653  RISE       1
I__630/I                                    InMux                          0              5659   1653  RISE       1
I__630/O                                    InMux                        382              6042   1653  RISE       1
SPI.shift_reg_79_LC_5_5_7/in0               LogicCell40_SEQ_MODE_1000      0              6042   1653  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_79_LC_5_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_18_LC_4_3_4/lcout
Path End         : SPI.shift_reg_19_LC_4_3_5/in1
Capture Clock    : SPI.shift_reg_19_LC_4_3_5/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_4_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_18_LC_4_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1757  RISE       1
I__398/I                         LocalMux                       0              5174   1757  RISE       1
I__398/O                         LocalMux                     486              5659   1757  RISE       1
I__399/I                         InMux                          0              5659   1757  RISE       1
I__399/O                         InMux                        382              6042   1757  RISE       1
SPI.shift_reg_19_LC_4_3_5/in1    LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_4_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_9_LC_2_3_1/in1
Capture Clock    : SPI.shift_reg_9_LC_2_3_1/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__250/I                          LocalMux                       0              5174   1653  RISE       1
I__250/O                          LocalMux                     486              5659   1653  RISE       1
I__252/I                          InMux                          0              5659   1757  RISE       1
I__252/O                          InMux                        382              6042   1757  RISE       1
SPI.shift_reg_9_LC_2_3_1/in1      LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_3_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_3_LC_2_2_2/in1
Capture Clock    : SPI.shift_reg_3_LC_2_2_2/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__251/I                          LocalMux                       0              5174   1653  RISE       1
I__251/O                          LocalMux                     486              5659   1653  RISE       1
I__254/I                          InMux                          0              5659   1757  RISE       1
I__254/O                          InMux                        382              6042   1757  RISE       1
SPI.shift_reg_3_LC_2_2_2/in1      LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_2/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_5_LC_2_2_4/in1
Capture Clock    : SPI.shift_reg_5_LC_2_2_4/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__251/I                          LocalMux                       0              5174   1653  RISE       1
I__251/O                          LocalMux                     486              5659   1653  RISE       1
I__255/I                          InMux                          0              5659   1757  RISE       1
I__255/O                          InMux                        382              6042   1757  RISE       1
SPI.shift_reg_5_LC_2_2_4/in1      LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_6_LC_2_2_0/in1
Capture Clock    : SPI.shift_reg_6_LC_2_2_0/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__251/I                          LocalMux                       0              5174   1653  RISE       1
I__251/O                          LocalMux                     486              5659   1653  RISE       1
I__256/I                          InMux                          0              5659   1757  RISE       1
I__256/O                          InMux                        382              6042   1757  RISE       1
SPI.shift_reg_6_LC_2_2_0/in1      LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_7_LC_2_2_6/in1
Capture Clock    : SPI.shift_reg_7_LC_2_2_6/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__251/I                          LocalMux                       0              5174   1653  RISE       1
I__251/O                          LocalMux                     486              5659   1653  RISE       1
I__257/I                          InMux                          0              5659   1757  RISE       1
I__257/O                          InMux                        382              6042   1757  RISE       1
SPI.shift_reg_7_LC_2_2_6/in1      LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_22_LC_3_4_0/in1
Capture Clock    : SPI.shift_reg_22_LC_3_4_0/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__293/I                                 LocalMux                       0              5174   1653  RISE       1
I__293/O                                 LocalMux                     486              5659   1653  RISE       1
I__295/I                                 InMux                          0              5659   1757  RISE       1
I__295/O                                 InMux                        382              6042   1757  RISE       1
SPI.shift_reg_22_LC_3_4_0/in1            LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_3_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_24_LC_3_4_2/in1
Capture Clock    : SPI.shift_reg_24_LC_3_4_2/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__293/I                                 LocalMux                       0              5174   1653  RISE       1
I__293/O                                 LocalMux                     486              5659   1653  RISE       1
I__296/I                                 InMux                          0              5659   1757  RISE       1
I__296/O                                 InMux                        382              6042   1757  RISE       1
SPI.shift_reg_24_LC_3_4_2/in1            LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_24_LC_3_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_26_LC_3_4_4/in1
Capture Clock    : SPI.shift_reg_26_LC_3_4_4/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__293/I                                 LocalMux                       0              5174   1653  RISE       1
I__293/O                                 LocalMux                     486              5659   1653  RISE       1
I__297/I                                 InMux                          0              5659   1757  RISE       1
I__297/O                                 InMux                        382              6042   1757  RISE       1
SPI.shift_reg_26_LC_3_4_4/in1            LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_26_LC_3_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_28_LC_3_4_6/in1
Capture Clock    : SPI.shift_reg_28_LC_3_4_6/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__293/I                                 LocalMux                       0              5174   1653  RISE       1
I__293/O                                 LocalMux                     486              5659   1653  RISE       1
I__298/I                                 InMux                          0              5659   1757  RISE       1
I__298/O                                 InMux                        382              6042   1757  RISE       1
SPI.shift_reg_28_LC_3_4_6/in1            LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_28_LC_3_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_102_LC_4_1_3/in1
Capture Clock    : SPI.shift_reg_102_LC_4_1_3/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__335/I                                    LocalMux                       0              5174   1653  RISE       1
I__335/O                                    LocalMux                     486              5659   1653  RISE       1
I__338/I                                    InMux                          0              5659   1757  RISE       1
I__338/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_102_LC_4_1_3/in1              LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_102_LC_4_1_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_106_LC_2_1_1/in1
Capture Clock    : SPI.shift_reg_106_LC_2_1_1/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__336/I                                    LocalMux                       0              5174   1653  RISE       1
I__336/O                                    LocalMux                     486              5659   1653  RISE       1
I__342/I                                    InMux                          0              5659   1757  RISE       1
I__342/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_106_LC_2_1_1/in1              LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_106_LC_2_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_107_LC_2_1_5/in1
Capture Clock    : SPI.shift_reg_107_LC_2_1_5/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__336/I                                    LocalMux                       0              5174   1653  RISE       1
I__336/O                                    LocalMux                     486              5659   1653  RISE       1
I__343/I                                    InMux                          0              5659   1757  RISE       1
I__343/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_107_LC_2_1_5/in1              LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_107_LC_2_1_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_109_LC_3_2_0/in1
Capture Clock    : SPI.shift_reg_109_LC_3_2_0/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__337/I                                    LocalMux                       0              5174   1653  RISE       1
I__337/O                                    LocalMux                     486              5659   1653  RISE       1
I__347/I                                    InMux                          0              5659   1757  RISE       1
I__347/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_109_LC_3_2_0/in1              LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_109_LC_3_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_11_LC_2_3_2/in1
Capture Clock    : SPI.shift_reg_11_LC_2_3_2/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__386/I                                 LocalMux                       0              5174   1653  RISE       1
I__386/O                                 LocalMux                     486              5659   1653  RISE       1
I__391/I                                 InMux                          0              5659   1757  RISE       1
I__391/O                                 InMux                        382              6042   1757  RISE       1
SPI.shift_reg_11_LC_2_3_2/in1            LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_2_3_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_13_LC_2_3_4/in1
Capture Clock    : SPI.shift_reg_13_LC_2_3_4/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__386/I                                 LocalMux                       0              5174   1653  RISE       1
I__386/O                                 LocalMux                     486              5659   1653  RISE       1
I__392/I                                 InMux                          0              5659   1757  RISE       1
I__392/O                                 InMux                        382              6042   1757  RISE       1
SPI.shift_reg_13_LC_2_3_4/in1            LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_2_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_15_LC_2_3_6/in1
Capture Clock    : SPI.shift_reg_15_LC_2_3_6/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__386/I                                 LocalMux                       0              5174   1653  RISE       1
I__386/O                                 LocalMux                     486              5659   1653  RISE       1
I__393/I                                 InMux                          0              5659   1757  RISE       1
I__393/O                                 InMux                        382              6042   1757  RISE       1
SPI.shift_reg_15_LC_2_3_6/in1            LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_2_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_18_LC_4_3_4/in1
Capture Clock    : SPI.shift_reg_18_LC_4_3_4/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__387/I                                 LocalMux                       0              5174   1653  RISE       1
I__387/O                                 LocalMux                     486              5659   1653  RISE       1
I__394/I                                 InMux                          0              5659   1757  RISE       1
I__394/O                                 InMux                        382              6042   1757  RISE       1
SPI.shift_reg_18_LC_4_3_4/in1            LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_4_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_20_LC_4_3_6/in1
Capture Clock    : SPI.shift_reg_20_LC_4_3_6/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__387/I                                 LocalMux                       0              5174   1653  RISE       1
I__387/O                                 LocalMux                     486              5659   1653  RISE       1
I__395/I                                 InMux                          0              5659   1757  RISE       1
I__395/O                                 InMux                        382              6042   1757  RISE       1
SPI.shift_reg_20_LC_4_3_6/in1            LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_4_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_67_LC_4_3_7/in1
Capture Clock    : SPI.shift_reg_67_LC_4_3_7/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__414/I                               LocalMux                       0              5174   1757  RISE       1
I__414/O                               LocalMux                     486              5659   1757  RISE       1
I__423/I                               InMux                          0              5659   1757  RISE       1
I__423/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_67_LC_4_3_7/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_67_LC_4_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_63_LC_4_4_5/in1
Capture Clock    : SPI.shift_reg_63_LC_4_4_5/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__413/I                               LocalMux                       0              5174   1653  RISE       1
I__413/O                               LocalMux                     486              5659   1653  RISE       1
I__416/I                               InMux                          0              5659   1757  RISE       1
I__416/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_63_LC_4_4_5/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_63_LC_4_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_64_LC_4_4_1/in1
Capture Clock    : SPI.shift_reg_64_LC_4_4_1/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__413/I                               LocalMux                       0              5174   1653  RISE       1
I__413/O                               LocalMux                     486              5659   1653  RISE       1
I__417/I                               InMux                          0              5659   1757  RISE       1
I__417/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_64_LC_4_4_1/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_64_LC_4_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_65_LC_4_4_3/in1
Capture Clock    : SPI.shift_reg_65_LC_4_4_3/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__413/I                               LocalMux                       0              5174   1653  RISE       1
I__413/O                               LocalMux                     486              5659   1653  RISE       1
I__418/I                               InMux                          0              5659   1757  RISE       1
I__418/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_65_LC_4_4_3/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_65_LC_4_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_69_LC_4_4_7/in1
Capture Clock    : SPI.shift_reg_69_LC_4_4_7/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__413/I                               LocalMux                       0              5174   1653  RISE       1
I__413/O                               LocalMux                     486              5659   1653  RISE       1
I__419/I                               InMux                          0              5659   1757  RISE       1
I__419/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_69_LC_4_4_7/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_69_LC_4_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_68_LC_4_3_1/in1
Capture Clock    : SPI.shift_reg_68_LC_4_3_1/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__414/I                               LocalMux                       0              5174   1757  RISE       1
I__414/O                               LocalMux                     486              5659   1757  RISE       1
I__424/I                               InMux                          0              5659   1757  RISE       1
I__424/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_68_LC_4_3_1/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_68_LC_4_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_54_LC_3_6_6/in1
Capture Clock    : SPI.shift_reg_54_LC_3_6_6/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__446/I                                    LocalMux                       0              5174   1757  RISE       1
I__446/O                                    LocalMux                     486              5659   1757  RISE       1
I__456/I                                    InMux                          0              5659   1757  RISE       1
I__456/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_54_LC_3_6_6/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_54_LC_3_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_52_LC_3_7_6/in1
Capture Clock    : SPI.shift_reg_52_LC_3_7_6/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__444/I                                    LocalMux                       0              5174   1653  RISE       1
I__444/O                                    LocalMux                     486              5659   1653  RISE       1
I__447/I                                    InMux                          0              5659   1757  RISE       1
I__447/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_52_LC_3_7_6/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_52_LC_3_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_57_LC_3_5_3/in1
Capture Clock    : SPI.shift_reg_57_LC_3_5_3/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__445/I                                    LocalMux                       0              5174   1653  RISE       1
I__445/O                                    LocalMux                     486              5659   1653  RISE       1
I__450/I                                    InMux                          0              5659   1757  RISE       1
I__450/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_57_LC_3_5_3/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_57_LC_3_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_59_LC_3_5_5/in1
Capture Clock    : SPI.shift_reg_59_LC_3_5_5/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__445/I                                    LocalMux                       0              5174   1653  RISE       1
I__445/O                                    LocalMux                     486              5659   1653  RISE       1
I__451/I                                    InMux                          0              5659   1757  RISE       1
I__451/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_59_LC_3_5_5/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_59_LC_3_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_60_LC_3_5_1/in1
Capture Clock    : SPI.shift_reg_60_LC_3_5_1/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__445/I                                    LocalMux                       0              5174   1653  RISE       1
I__445/O                                    LocalMux                     486              5659   1653  RISE       1
I__452/I                                    InMux                          0              5659   1757  RISE       1
I__452/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_60_LC_3_5_1/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_60_LC_3_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_32_LC_3_6_2/in1
Capture Clock    : SPI.shift_reg_32_LC_3_6_2/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__457/I                               LocalMux                       0              5174   1653  RISE       1
I__457/O                               LocalMux                     486              5659   1653  RISE       1
I__459/I                               InMux                          0              5659   1757  RISE       1
I__459/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_32_LC_3_6_2/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_32_LC_3_6_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_34_LC_3_6_4/in1
Capture Clock    : SPI.shift_reg_34_LC_3_6_4/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__457/I                               LocalMux                       0              5174   1653  RISE       1
I__457/O                               LocalMux                     486              5659   1653  RISE       1
I__460/I                               InMux                          0              5659   1757  RISE       1
I__460/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_34_LC_3_6_4/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_34_LC_3_6_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_35_LC_3_6_0/in1
Capture Clock    : SPI.shift_reg_35_LC_3_6_0/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__457/I                               LocalMux                       0              5174   1653  RISE       1
I__457/O                               LocalMux                     486              5659   1653  RISE       1
I__461/I                               InMux                          0              5659   1757  RISE       1
I__461/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_35_LC_3_6_0/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_35_LC_3_6_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_38_LC_3_7_0/in1
Capture Clock    : SPI.shift_reg_38_LC_3_7_0/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__458/I                               LocalMux                       0              5174   1653  RISE       1
I__458/O                               LocalMux                     486              5659   1653  RISE       1
I__466/I                               InMux                          0              5659   1757  RISE       1
I__466/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_38_LC_3_7_0/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_38_LC_3_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_40_LC_3_7_2/in1
Capture Clock    : SPI.shift_reg_40_LC_3_7_2/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__458/I                               LocalMux                       0              5174   1653  RISE       1
I__458/O                               LocalMux                     486              5659   1653  RISE       1
I__467/I                               InMux                          0              5659   1757  RISE       1
I__467/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_40_LC_3_7_2/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_40_LC_3_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_86_LC_4_3_0/in1
Capture Clock    : SPI.shift_reg_86_LC_4_3_0/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__477/I                                    LocalMux                       0              5174   1757  RISE       1
I__477/O                                    LocalMux                     486              5659   1757  RISE       1
I__484/I                                    InMux                          0              5659   1757  RISE       1
I__484/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_86_LC_4_3_0/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_86_LC_4_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_85_LC_4_4_2/in1
Capture Clock    : SPI.shift_reg_85_LC_4_4_2/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__478/I                                    LocalMux                       0              5174   1757  RISE       1
I__478/O                                    LocalMux                     486              5659   1757  RISE       1
I__485/I                                    InMux                          0              5659   1757  RISE       1
I__485/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_85_LC_4_4_2/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_85_LC_4_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_88_LC_4_2_2/in1
Capture Clock    : SPI.shift_reg_88_LC_4_2_2/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__476/I                                    LocalMux                       0              5174   1653  RISE       1
I__476/O                                    LocalMux                     486              5659   1653  RISE       1
I__480/I                                    InMux                          0              5659   1757  RISE       1
I__480/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_88_LC_4_2_2/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_88_LC_4_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_90_LC_4_2_4/in1
Capture Clock    : SPI.shift_reg_90_LC_4_2_4/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1136  RISE      10
I__476/I                                    LocalMux                       0              5174   1653  RISE       1
I__476/O                                    LocalMux                     486              5659   1653  RISE       1
I__481/I                                    InMux                          0              5659   1757  RISE       1
I__481/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_90_LC_4_2_4/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_90_LC_4_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_43_LC_4_7_5/in1
Capture Clock    : SPI.shift_reg_43_LC_4_7_5/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__502/I                                    LocalMux                       0              5174   1653  RISE       1
I__502/O                                    LocalMux                     486              5659   1653  RISE       1
I__508/I                                    InMux                          0              5659   1757  RISE       1
I__508/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_43_LC_4_7_5/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_43_LC_4_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_45_LC_4_7_7/in1
Capture Clock    : SPI.shift_reg_45_LC_4_7_7/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__502/I                                    LocalMux                       0              5174   1653  RISE       1
I__502/O                                    LocalMux                     486              5659   1653  RISE       1
I__509/I                                    InMux                          0              5659   1757  RISE       1
I__509/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_45_LC_4_7_7/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_45_LC_4_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_47_LC_4_7_1/in1
Capture Clock    : SPI.shift_reg_47_LC_4_7_1/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__502/I                                    LocalMux                       0              5174   1653  RISE       1
I__502/O                                    LocalMux                     486              5659   1653  RISE       1
I__510/I                                    InMux                          0              5659   1757  RISE       1
I__510/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_47_LC_4_7_1/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_47_LC_4_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_49_LC_4_7_3/in1
Capture Clock    : SPI.shift_reg_49_LC_4_7_3/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__502/I                                    LocalMux                       0              5174   1653  RISE       1
I__502/O                                    LocalMux                     486              5659   1653  RISE       1
I__511/I                                    InMux                          0              5659   1757  RISE       1
I__511/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_49_LC_4_7_3/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_49_LC_4_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_41_LC_3_7_3/in1
Capture Clock    : SPI.shift_reg_41_LC_3_7_3/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__503/I                                    LocalMux                       0              5174   1653  RISE       1
I__503/O                                    LocalMux                     486              5659   1653  RISE       1
I__513/I                                    InMux                          0              5659   1757  RISE       1
I__513/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_41_LC_3_7_3/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_41_LC_3_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_112_LC_3_2_3/in1
Capture Clock    : SPI.shift_reg_112_LC_3_2_3/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__558/I                                    LocalMux                       0              5174   1653  RISE       1
I__558/O                                    LocalMux                     486              5659   1653  RISE       1
I__562/I                                    InMux                          0              5659   1757  RISE       1
I__562/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_112_LC_3_2_3/in1              LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_112_LC_3_2_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_114_LC_3_2_5/in1
Capture Clock    : SPI.shift_reg_114_LC_3_2_5/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__558/I                                    LocalMux                       0              5174   1653  RISE       1
I__558/O                                    LocalMux                     486              5659   1653  RISE       1
I__563/I                                    InMux                          0              5659   1757  RISE       1
I__563/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_114_LC_3_2_5/in1              LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_114_LC_3_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_116_LC_3_2_7/in1
Capture Clock    : SPI.shift_reg_116_LC_3_2_7/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__558/I                                    LocalMux                       0              5174   1653  RISE       1
I__558/O                                    LocalMux                     486              5659   1653  RISE       1
I__564/I                                    InMux                          0              5659   1757  RISE       1
I__564/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_116_LC_3_2_7/in1              LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_116_LC_3_2_7/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_118_LC_4_2_1/in1
Capture Clock    : SPI.shift_reg_118_LC_4_2_1/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__559/I                                    LocalMux                       0              5174   1653  RISE       1
I__559/O                                    LocalMux                     486              5659   1653  RISE       1
I__568/I                                    InMux                          0              5659   1757  RISE       1
I__568/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_118_LC_4_2_1/in1              LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_118_LC_4_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_100_LC_4_1_1/in1
Capture Clock    : SPI.shift_reg_100_LC_4_1_1/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__574/I                               LocalMux                       0              5174   1757  RISE       1
I__574/O                               LocalMux                     486              5659   1757  RISE       1
I__583/I                               InMux                          0              5659   1757  RISE       1
I__583/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_100_LC_4_1_1/in1         LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_100_LC_4_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_91_LC_4_2_6/in1
Capture Clock    : SPI.shift_reg_91_LC_4_2_6/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__572/I                               LocalMux                       0              5174   1653  RISE       1
I__572/O                               LocalMux                     486              5659   1653  RISE       1
I__576/I                               InMux                          0              5659   1757  RISE       1
I__576/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_91_LC_4_2_6/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_91_LC_4_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_95_LC_5_1_6/in1
Capture Clock    : SPI.shift_reg_95_LC_5_1_6/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__573/I                               LocalMux                       0              5174   1653  RISE       1
I__573/O                               LocalMux                     486              5659   1653  RISE       1
I__577/I                               InMux                          0              5659   1757  RISE       1
I__577/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_95_LC_5_1_6/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_95_LC_5_1_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_96_LC_5_1_4/in1
Capture Clock    : SPI.shift_reg_96_LC_5_1_4/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__573/I                               LocalMux                       0              5174   1653  RISE       1
I__573/O                               LocalMux                     486              5659   1653  RISE       1
I__578/I                               InMux                          0              5659   1757  RISE       1
I__578/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_96_LC_5_1_4/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_96_LC_5_1_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_98_LC_5_1_2/in1
Capture Clock    : SPI.shift_reg_98_LC_5_1_2/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__573/I                               LocalMux                       0              5174   1653  RISE       1
I__573/O                               LocalMux                     486              5659   1653  RISE       1
I__579/I                               InMux                          0              5659   1757  RISE       1
I__579/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_98_LC_5_1_2/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_98_LC_5_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_99_LC_5_1_0/in1
Capture Clock    : SPI.shift_reg_99_LC_5_1_0/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__573/I                               LocalMux                       0              5174   1653  RISE       1
I__573/O                               LocalMux                     486              5659   1653  RISE       1
I__580/I                               InMux                          0              5659   1757  RISE       1
I__580/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_99_LC_5_1_0/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_99_LC_5_1_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_93_LC_4_1_7/in1
Capture Clock    : SPI.shift_reg_93_LC_4_1_7/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__574/I                               LocalMux                       0              5174   1757  RISE       1
I__574/O                               LocalMux                     486              5659   1757  RISE       1
I__584/I                               InMux                          0              5659   1757  RISE       1
I__584/O                               InMux                        382              6042   1757  RISE       1
SPI.shift_reg_93_LC_4_1_7/in1          LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_93_LC_4_1_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_72_LC_4_5_1/in1
Capture Clock    : SPI.shift_reg_72_LC_4_5_1/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__619/I                                    LocalMux                       0              5174   1653  RISE       1
I__619/O                                    LocalMux                     486              5659   1653  RISE       1
I__621/I                                    InMux                          0              5659   1757  RISE       1
I__621/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_72_LC_4_5_1/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_72_LC_4_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_80_LC_4_5_7/in1
Capture Clock    : SPI.shift_reg_80_LC_4_5_7/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__619/I                                    LocalMux                       0              5174   1653  RISE       1
I__619/O                                    LocalMux                     486              5659   1653  RISE       1
I__622/I                                    InMux                          0              5659   1757  RISE       1
I__622/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_80_LC_4_5_7/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_80_LC_4_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_74_LC_5_5_4/in1
Capture Clock    : SPI.shift_reg_74_LC_5_5_4/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__620/I                                    LocalMux                       0              5174   1653  RISE       1
I__620/O                                    LocalMux                     486              5659   1653  RISE       1
I__624/I                                    InMux                          0              5659   1757  RISE       1
I__624/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_74_LC_5_5_4/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_74_LC_5_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_75_LC_5_5_2/in1
Capture Clock    : SPI.shift_reg_75_LC_5_5_2/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__620/I                                    LocalMux                       0              5174   1653  RISE       1
I__620/O                                    LocalMux                     486              5659   1653  RISE       1
I__625/I                                    InMux                          0              5659   1757  RISE       1
I__625/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_75_LC_5_5_2/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_75_LC_5_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_76_LC_5_5_6/in1
Capture Clock    : SPI.shift_reg_76_LC_5_5_6/clk
Setup Constraint : 4010p
Path slack       : 1756p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -589
----------------------------------------------   ---- 
End-of-path required time (ps)                   7798

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1653  RISE      10
I__620/I                                    LocalMux                       0              5174   1653  RISE       1
I__620/O                                    LocalMux                     486              5659   1653  RISE       1
I__626/I                                    InMux                          0              5659   1757  RISE       1
I__626/O                                    InMux                        382              6042   1757  RISE       1
SPI.shift_reg_76_LC_5_5_6/in1               LogicCell40_SEQ_MODE_1000      0              6042   1757  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_76_LC_5_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_86_LC_4_3_0/lcout
Path End         : SPI.shift_reg_87_LC_4_2_5/in2
Capture Clock    : SPI.shift_reg_87_LC_4_2_5/clk
Setup Constraint : 4010p
Path slack       : 1798p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -548
----------------------------------------------   ---- 
End-of-path required time (ps)                   7840

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_86_LC_4_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_86_LC_4_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1798  RISE       1
I__361/I                         LocalMux                       0              5174   1798  RISE       1
I__361/O                         LocalMux                     486              5659   1798  RISE       1
I__362/I                         InMux                          0              5659   1798  RISE       1
I__362/O                         InMux                        382              6042   1798  RISE       1
I__363/I                         CascadeMux                     0              6042   1798  RISE       1
I__363/O                         CascadeMux                     0              6042   1798  RISE       1
SPI.shift_reg_87_LC_4_2_5/in2    LogicCell40_SEQ_MODE_1000      0              6042   1798  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_87_LC_4_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_118_LC_4_2_1/lcout
Path End         : SPI.shift_reg_119_LC_4_3_2/in2
Capture Clock    : SPI.shift_reg_119_LC_4_3_2/clk
Setup Constraint : 4010p
Path slack       : 1798p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -548
----------------------------------------------   ---- 
End-of-path required time (ps)                   7840

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_118_LC_4_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_118_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1798  RISE       1
I__405/I                          LocalMux                       0              5174   1798  RISE       1
I__405/O                          LocalMux                     486              5659   1798  RISE       1
I__406/I                          InMux                          0              5659   1798  RISE       1
I__406/O                          InMux                        382              6042   1798  RISE       1
I__407/I                          CascadeMux                     0              6042   1798  RISE       1
I__407/O                          CascadeMux                     0              6042   1798  RISE       1
SPI.shift_reg_119_LC_4_3_2/in2    LogicCell40_SEQ_MODE_1000      0              6042   1798  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_119_LC_4_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_76_LC_5_5_6/lcout
Path End         : SPI.shift_reg_77_LC_5_5_5/in3
Capture Clock    : SPI.shift_reg_77_LC_5_5_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_76_LC_5_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_76_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__631/I                         LocalMux                       0              5174   1943  RISE       1
I__631/O                         LocalMux                     486              5659   1943  RISE       1
I__632/I                         InMux                          0              5659   1943  RISE       1
I__632/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_77_LC_5_5_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_77_LC_5_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_77_LC_5_5_5/lcout
Path End         : SPI.shift_reg_78_LC_5_5_1/in3
Capture Clock    : SPI.shift_reg_78_LC_5_5_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_77_LC_5_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_77_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__635/I                         LocalMux                       0              5174   1943  RISE       1
I__635/O                         LocalMux                     486              5659   1943  RISE       1
I__636/I                         InMux                          0              5659   1943  RISE       1
I__636/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_78_LC_5_5_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_78_LC_5_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_74_LC_5_5_4/lcout
Path End         : SPI.shift_reg_75_LC_5_5_2/in3
Capture Clock    : SPI.shift_reg_75_LC_5_5_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_74_LC_5_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_74_LC_5_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__637/I                         LocalMux                       0              5174   1943  RISE       1
I__637/O                         LocalMux                     486              5659   1943  RISE       1
I__638/I                         InMux                          0              5659   1943  RISE       1
I__638/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_75_LC_5_5_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_75_LC_5_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_73_LC_5_5_3/lcout
Path End         : SPI.shift_reg_74_LC_5_5_4/in3
Capture Clock    : SPI.shift_reg_74_LC_5_5_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_73_LC_5_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_73_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__639/I                         LocalMux                       0              5174   1943  RISE       1
I__639/O                         LocalMux                     486              5659   1943  RISE       1
I__640/I                         InMux                          0              5659   1943  RISE       1
I__640/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_74_LC_5_5_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_74_LC_5_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_75_LC_5_5_2/lcout
Path End         : SPI.shift_reg_76_LC_5_5_6/in3
Capture Clock    : SPI.shift_reg_76_LC_5_5_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_75_LC_5_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_75_LC_5_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__633/I                         LocalMux                       0              5174   1943  RISE       1
I__633/O                         LocalMux                     486              5659   1943  RISE       1
I__634/I                         InMux                          0              5659   1943  RISE       1
I__634/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_76_LC_5_5_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_76_LC_5_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_78_LC_5_5_1/lcout
Path End         : SPI.shift_reg_79_LC_5_5_7/in3
Capture Clock    : SPI.shift_reg_79_LC_5_5_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_78_LC_5_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_78_LC_5_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__617/I                         LocalMux                       0              5174   1943  RISE       1
I__617/O                         LocalMux                     486              5659   1943  RISE       1
I__618/I                         InMux                          0              5659   1943  RISE       1
I__618/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_79_LC_5_5_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_79_LC_5_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_95_LC_5_1_6/lcout
Path End         : SPI.shift_reg_96_LC_5_1_4/in3
Capture Clock    : SPI.shift_reg_96_LC_5_1_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_95_LC_5_1_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_95_LC_5_1_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__585/I                         LocalMux                       0              5174   1943  RISE       1
I__585/O                         LocalMux                     486              5659   1943  RISE       1
I__586/I                         InMux                          0              5659   1943  RISE       1
I__586/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_96_LC_5_1_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_96_LC_5_1_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_96_LC_5_1_4/lcout
Path End         : SPI.shift_reg_97_LC_5_1_3/in3
Capture Clock    : SPI.shift_reg_97_LC_5_1_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_96_LC_5_1_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_96_LC_5_1_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__589/I                         LocalMux                       0              5174   1943  RISE       1
I__589/O                         LocalMux                     486              5659   1943  RISE       1
I__590/I                         InMux                          0              5659   1943  RISE       1
I__590/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_97_LC_5_1_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_97_LC_5_1_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_97_LC_5_1_3/lcout
Path End         : SPI.shift_reg_98_LC_5_1_2/in3
Capture Clock    : SPI.shift_reg_98_LC_5_1_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_97_LC_5_1_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_97_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__591/I                         LocalMux                       0              5174   1943  RISE       1
I__591/O                         LocalMux                     486              5659   1943  RISE       1
I__592/I                         InMux                          0              5659   1943  RISE       1
I__592/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_98_LC_5_1_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_98_LC_5_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_98_LC_5_1_2/lcout
Path End         : SPI.shift_reg_99_LC_5_1_0/in3
Capture Clock    : SPI.shift_reg_99_LC_5_1_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_98_LC_5_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_98_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__593/I                         LocalMux                       0              5174   1943  RISE       1
I__593/O                         LocalMux                     486              5659   1943  RISE       1
I__594/I                         InMux                          0              5659   1943  RISE       1
I__594/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_99_LC_5_1_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_99_LC_5_1_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_94_LC_5_1_1/lcout
Path End         : SPI.shift_reg_95_LC_5_1_6/in3
Capture Clock    : SPI.shift_reg_95_LC_5_1_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_94_LC_5_1_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_94_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__587/I                         LocalMux                       0              5174   1943  RISE       1
I__587/O                         LocalMux                     486              5659   1943  RISE       1
I__588/I                         InMux                          0              5659   1943  RISE       1
I__588/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_95_LC_5_1_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_95_LC_5_1_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_99_LC_5_1_0/lcout
Path End         : SPI.shift_reg_100_LC_4_1_1/in3
Capture Clock    : SPI.shift_reg_100_LC_4_1_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_99_LC_5_1_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_99_LC_5_1_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__496/I                         LocalMux                       0              5174   1943  RISE       1
I__496/O                         LocalMux                     486              5659   1943  RISE       1
I__497/I                         InMux                          0              5659   1943  RISE       1
I__497/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_100_LC_4_1_1/in3   LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_100_LC_4_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_45_LC_4_7_7/lcout
Path End         : SPI.shift_reg_46_LC_4_7_0/in3
Capture Clock    : SPI.shift_reg_46_LC_4_7_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_45_LC_4_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_45_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__498/I                         LocalMux                       0              5174   1943  RISE       1
I__498/O                         LocalMux                     486              5659   1943  RISE       1
I__499/I                         InMux                          0              5659   1943  RISE       1
I__499/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_46_LC_4_7_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_46_LC_4_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_44_LC_4_7_6/lcout
Path End         : SPI.shift_reg_45_LC_4_7_7/in3
Capture Clock    : SPI.shift_reg_45_LC_4_7_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_44_LC_4_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_44_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__500/I                         LocalMux                       0              5174   1943  RISE       1
I__500/O                         LocalMux                     486              5659   1943  RISE       1
I__501/I                         InMux                          0              5659   1943  RISE       1
I__501/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_45_LC_4_7_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_45_LC_4_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_43_LC_4_7_5/lcout
Path End         : SPI.shift_reg_44_LC_4_7_6/in3
Capture Clock    : SPI.shift_reg_44_LC_4_7_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_43_LC_4_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_43_LC_4_7_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__514/I                         LocalMux                       0              5174   1943  RISE       1
I__514/O                         LocalMux                     486              5659   1943  RISE       1
I__515/I                         InMux                          0              5659   1943  RISE       1
I__515/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_44_LC_4_7_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_44_LC_4_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_50_LC_4_7_4/lcout
Path End         : SPI.shift_reg_51_LC_3_7_5/in3
Capture Clock    : SPI.shift_reg_51_LC_3_7_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_50_LC_4_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_50_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__518/I                         LocalMux                       0              5174   1943  RISE       1
I__518/O                         LocalMux                     486              5659   1943  RISE       1
I__519/I                         InMux                          0              5659   1943  RISE       1
I__519/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_51_LC_3_7_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_51_LC_3_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_49_LC_4_7_3/lcout
Path End         : SPI.shift_reg_50_LC_4_7_4/in3
Capture Clock    : SPI.shift_reg_50_LC_4_7_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_49_LC_4_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_49_LC_4_7_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__520/I                         LocalMux                       0              5174   1943  RISE       1
I__520/O                         LocalMux                     486              5659   1943  RISE       1
I__521/I                         InMux                          0              5659   1943  RISE       1
I__521/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_50_LC_4_7_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_50_LC_4_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_48_LC_4_7_2/lcout
Path End         : SPI.shift_reg_49_LC_4_7_3/in3
Capture Clock    : SPI.shift_reg_49_LC_4_7_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_48_LC_4_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_48_LC_4_7_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__522/I                         LocalMux                       0              5174   1943  RISE       1
I__522/O                         LocalMux                     486              5659   1943  RISE       1
I__523/I                         InMux                          0              5659   1943  RISE       1
I__523/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_49_LC_4_7_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_49_LC_4_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_47_LC_4_7_1/lcout
Path End         : SPI.shift_reg_48_LC_4_7_2/in3
Capture Clock    : SPI.shift_reg_48_LC_4_7_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_47_LC_4_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_47_LC_4_7_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__524/I                         LocalMux                       0              5174   1943  RISE       1
I__524/O                         LocalMux                     486              5659   1943  RISE       1
I__525/I                         InMux                          0              5659   1943  RISE       1
I__525/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_48_LC_4_7_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_48_LC_4_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_46_LC_4_7_0/lcout
Path End         : SPI.shift_reg_47_LC_4_7_1/in3
Capture Clock    : SPI.shift_reg_47_LC_4_7_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_46_LC_4_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_46_LC_4_7_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__526/I                         LocalMux                       0              5174   1943  RISE       1
I__526/O                         LocalMux                     486              5659   1943  RISE       1
I__527/I                         InMux                          0              5659   1943  RISE       1
I__527/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_47_LC_4_7_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_47_LC_4_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_80_LC_4_5_7/lcout
Path End         : SPI.shift_reg_81_LC_4_5_3/in3
Capture Clock    : SPI.shift_reg_81_LC_4_5_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_80_LC_4_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_80_LC_4_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__469/I                         LocalMux                       0              5174   1943  RISE       1
I__469/O                         LocalMux                     486              5659   1943  RISE       1
I__470/I                         InMux                          0              5659   1943  RISE       1
I__470/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_81_LC_4_5_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_81_LC_4_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_84_LC_4_5_6/lcout
Path End         : SPI.shift_reg_85_LC_4_4_2/in3
Capture Clock    : SPI.shift_reg_85_LC_4_4_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_84_LC_4_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_84_LC_4_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__471/I                         LocalMux                       0              5174   1943  RISE       1
I__471/O                         LocalMux                     486              5659   1943  RISE       1
I__472/I                         InMux                          0              5659   1943  RISE       1
I__472/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_85_LC_4_4_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_85_LC_4_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_83_LC_4_5_5/lcout
Path End         : SPI.shift_reg_84_LC_4_5_6/in3
Capture Clock    : SPI.shift_reg_84_LC_4_5_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_83_LC_4_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_83_LC_4_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__473/I                         LocalMux                       0              5174   1943  RISE       1
I__473/O                         LocalMux                     486              5659   1943  RISE       1
I__474/I                         InMux                          0              5659   1943  RISE       1
I__474/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_84_LC_4_5_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_84_LC_4_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_82_LC_4_5_4/lcout
Path End         : SPI.shift_reg_83_LC_4_5_5/in3
Capture Clock    : SPI.shift_reg_83_LC_4_5_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_82_LC_4_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_82_LC_4_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__490/I                         LocalMux                       0              5174   1943  RISE       1
I__490/O                         LocalMux                     486              5659   1943  RISE       1
I__491/I                         InMux                          0              5659   1943  RISE       1
I__491/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_83_LC_4_5_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_83_LC_4_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_81_LC_4_5_3/lcout
Path End         : SPI.shift_reg_82_LC_4_5_4/in3
Capture Clock    : SPI.shift_reg_82_LC_4_5_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_81_LC_4_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_81_LC_4_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__492/I                         LocalMux                       0              5174   1943  RISE       1
I__492/O                         LocalMux                     486              5659   1943  RISE       1
I__493/I                         InMux                          0              5659   1943  RISE       1
I__493/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_82_LC_4_5_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_82_LC_4_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_70_LC_4_5_2/lcout
Path End         : SPI.shift_reg_71_LC_4_5_0/in3
Capture Clock    : SPI.shift_reg_71_LC_4_5_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_70_LC_4_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_70_LC_4_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__408/I                         LocalMux                       0              5174   1943  RISE       1
I__408/O                         LocalMux                     486              5659   1943  RISE       1
I__409/I                         InMux                          0              5659   1943  RISE       1
I__409/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_71_LC_4_5_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_71_LC_4_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_72_LC_4_5_1/lcout
Path End         : SPI.shift_reg_73_LC_5_5_3/in3
Capture Clock    : SPI.shift_reg_73_LC_5_5_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_72_LC_4_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_72_LC_4_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__641/I                         LocalMux                       0              5174   1943  RISE       1
I__641/O                         LocalMux                     486              5659   1943  RISE       1
I__642/I                         InMux                          0              5659   1943  RISE       1
I__642/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_73_LC_5_5_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_73_LC_5_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_71_LC_4_5_0/lcout
Path End         : SPI.shift_reg_72_LC_4_5_1/in3
Capture Clock    : SPI.shift_reg_72_LC_4_5_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_71_LC_4_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_71_LC_4_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__426/I                         LocalMux                       0              5174   1943  RISE       1
I__426/O                         LocalMux                     486              5659   1943  RISE       1
I__427/I                         InMux                          0              5659   1943  RISE       1
I__427/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_72_LC_4_5_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_72_LC_4_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_69_LC_4_4_7/lcout
Path End         : SPI.shift_reg_70_LC_4_5_2/in3
Capture Clock    : SPI.shift_reg_70_LC_4_5_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_69_LC_4_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_69_LC_4_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__410/I                         LocalMux                       0              5174   1943  RISE       1
I__410/O                         LocalMux                     486              5659   1943  RISE       1
I__411/I                         InMux                          0              5659   1943  RISE       1
I__411/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_70_LC_4_5_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_70_LC_4_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_61_LC_4_4_6/lcout
Path End         : SPI.shift_reg_62_LC_4_4_0/in3
Capture Clock    : SPI.shift_reg_62_LC_4_4_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_61_LC_4_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_61_LC_4_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__430/I                         LocalMux                       0              5174   1943  RISE       1
I__430/O                         LocalMux                     486              5659   1943  RISE       1
I__431/I                         InMux                          0              5659   1943  RISE       1
I__431/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_62_LC_4_4_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_62_LC_4_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_63_LC_4_4_5/lcout
Path End         : SPI.shift_reg_64_LC_4_4_1/in3
Capture Clock    : SPI.shift_reg_64_LC_4_4_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_63_LC_4_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_63_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__434/I                         LocalMux                       0              5174   1943  RISE       1
I__434/O                         LocalMux                     486              5659   1943  RISE       1
I__435/I                         InMux                          0              5659   1943  RISE       1
I__435/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_64_LC_4_4_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_64_LC_4_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_66_LC_4_4_4/lcout
Path End         : SPI.shift_reg_67_LC_4_3_7/in3
Capture Clock    : SPI.shift_reg_67_LC_4_3_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_66_LC_4_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_66_LC_4_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__438/I                         LocalMux                       0              5174   1943  RISE       1
I__438/O                         LocalMux                     486              5659   1943  RISE       1
I__439/I                         InMux                          0              5659   1943  RISE       1
I__439/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_67_LC_4_3_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_67_LC_4_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_65_LC_4_4_3/lcout
Path End         : SPI.shift_reg_66_LC_4_4_4/in3
Capture Clock    : SPI.shift_reg_66_LC_4_4_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_65_LC_4_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_65_LC_4_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__440/I                         LocalMux                       0              5174   1943  RISE       1
I__440/O                         LocalMux                     486              5659   1943  RISE       1
I__441/I                         InMux                          0              5659   1943  RISE       1
I__441/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_66_LC_4_4_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_66_LC_4_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_85_LC_4_4_2/lcout
Path End         : SPI.shift_reg_86_LC_4_3_0/in3
Capture Clock    : SPI.shift_reg_86_LC_4_3_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_85_LC_4_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_85_LC_4_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__378/I                         LocalMux                       0              5174   1943  RISE       1
I__378/O                         LocalMux                     486              5659   1943  RISE       1
I__379/I                         InMux                          0              5659   1943  RISE       1
I__379/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_86_LC_4_3_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_86_LC_4_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_64_LC_4_4_1/lcout
Path End         : SPI.shift_reg_65_LC_4_4_3/in3
Capture Clock    : SPI.shift_reg_65_LC_4_4_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_64_LC_4_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_64_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__442/I                         LocalMux                       0              5174   1943  RISE       1
I__442/O                         LocalMux                     486              5659   1943  RISE       1
I__443/I                         InMux                          0              5659   1943  RISE       1
I__443/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_65_LC_4_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_65_LC_4_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_62_LC_4_4_0/lcout
Path End         : SPI.shift_reg_63_LC_4_4_5/in3
Capture Clock    : SPI.shift_reg_63_LC_4_4_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_62_LC_4_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_62_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__436/I                         LocalMux                       0              5174   1943  RISE       1
I__436/O                         LocalMux                     486              5659   1943  RISE       1
I__437/I                         InMux                          0              5659   1943  RISE       1
I__437/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_63_LC_4_4_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_63_LC_4_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_67_LC_4_3_7/lcout
Path End         : SPI.shift_reg_68_LC_4_3_1/in3
Capture Clock    : SPI.shift_reg_68_LC_4_3_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_67_LC_4_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_67_LC_4_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__380/I                         LocalMux                       0              5174   1943  RISE       1
I__380/O                         LocalMux                     486              5659   1943  RISE       1
I__381/I                         InMux                          0              5659   1943  RISE       1
I__381/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_68_LC_4_3_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_68_LC_4_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_20_LC_4_3_6/lcout
Path End         : SPI.shift_reg_21_LC_3_4_7/in3
Capture Clock    : SPI.shift_reg_21_LC_3_4_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_4_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_20_LC_4_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__382/I                         LocalMux                       0              5174   1943  RISE       1
I__382/O                         LocalMux                     486              5659   1943  RISE       1
I__383/I                         InMux                          0              5659   1943  RISE       1
I__383/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_21_LC_3_4_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_3_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_19_LC_4_3_5/lcout
Path End         : SPI.shift_reg_20_LC_4_3_6/in3
Capture Clock    : SPI.shift_reg_20_LC_4_3_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_4_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_19_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__384/I                         LocalMux                       0              5174   1943  RISE       1
I__384/O                         LocalMux                     486              5659   1943  RISE       1
I__385/I                         InMux                          0              5659   1943  RISE       1
I__385/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_20_LC_4_3_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_4_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_17_LC_4_3_3/lcout
Path End         : SPI.shift_reg_18_LC_4_3_4/in3
Capture Clock    : SPI.shift_reg_18_LC_4_3_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_4_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_17_LC_4_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__400/I                         LocalMux                       0              5174   1943  RISE       1
I__400/O                         LocalMux                     486              5659   1943  RISE       1
I__401/I                         InMux                          0              5659   1943  RISE       1
I__401/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_18_LC_4_3_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_4_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_119_LC_4_3_2/lcout
Path End         : SPI.SDO_LC_5_3_6/in3
Capture Clock    : SPI.SDO_LC_5_3_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_119_LC_4_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_119_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__555/I                          LocalMux                       0              5174   1943  RISE       1
I__555/O                          LocalMux                     486              5659   1943  RISE       1
I__556/I                          InMux                          0              5659   1943  RISE       1
I__556/O                          InMux                        382              6042   1943  RISE       1
SPI.SDO_LC_5_3_6/in3              LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__190/I                                        ClkMux                         0              4037  FALL       1
I__190/O                                        ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_68_LC_4_3_1/lcout
Path End         : SPI.shift_reg_69_LC_4_4_7/in3
Capture Clock    : SPI.shift_reg_69_LC_4_4_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_68_LC_4_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_68_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__428/I                         LocalMux                       0              5174   1943  RISE       1
I__428/O                         LocalMux                     486              5659   1943  RISE       1
I__429/I                         InMux                          0              5659   1943  RISE       1
I__429/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_69_LC_4_4_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_69_LC_4_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_92_LC_4_2_7/lcout
Path End         : SPI.shift_reg_93_LC_4_1_7/in3
Capture Clock    : SPI.shift_reg_93_LC_4_1_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_92_LC_4_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_92_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__364/I                         LocalMux                       0              5174   1943  RISE       1
I__364/O                         LocalMux                     486              5659   1943  RISE       1
I__365/I                         InMux                          0              5659   1943  RISE       1
I__365/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_93_LC_4_1_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_93_LC_4_1_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_91_LC_4_2_6/lcout
Path End         : SPI.shift_reg_92_LC_4_2_7/in3
Capture Clock    : SPI.shift_reg_92_LC_4_2_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_91_LC_4_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_91_LC_4_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__366/I                         LocalMux                       0              5174   1943  RISE       1
I__366/O                         LocalMux                     486              5659   1943  RISE       1
I__367/I                         InMux                          0              5659   1943  RISE       1
I__367/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_92_LC_4_2_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_92_LC_4_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_87_LC_4_2_5/lcout
Path End         : SPI.shift_reg_88_LC_4_2_2/in3
Capture Clock    : SPI.shift_reg_88_LC_4_2_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_87_LC_4_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_87_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__370/I                         LocalMux                       0              5174   1943  RISE       1
I__370/O                         LocalMux                     486              5659   1943  RISE       1
I__371/I                         InMux                          0              5659   1943  RISE       1
I__371/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_88_LC_4_2_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_88_LC_4_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_90_LC_4_2_4/lcout
Path End         : SPI.shift_reg_91_LC_4_2_6/in3
Capture Clock    : SPI.shift_reg_91_LC_4_2_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_90_LC_4_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_90_LC_4_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__368/I                         LocalMux                       0              5174   1943  RISE       1
I__368/O                         LocalMux                     486              5659   1943  RISE       1
I__369/I                         InMux                          0              5659   1943  RISE       1
I__369/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_91_LC_4_2_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_91_LC_4_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_89_LC_4_2_3/lcout
Path End         : SPI.shift_reg_90_LC_4_2_4/in3
Capture Clock    : SPI.shift_reg_90_LC_4_2_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_89_LC_4_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_89_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__372/I                         LocalMux                       0              5174   1943  RISE       1
I__372/O                         LocalMux                     486              5659   1943  RISE       1
I__373/I                         InMux                          0              5659   1943  RISE       1
I__373/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_90_LC_4_2_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_90_LC_4_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_88_LC_4_2_2/lcout
Path End         : SPI.shift_reg_89_LC_4_2_3/in3
Capture Clock    : SPI.shift_reg_89_LC_4_2_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_88_LC_4_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_88_LC_4_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__374/I                         LocalMux                       0              5174   1943  RISE       1
I__374/O                         LocalMux                     486              5659   1943  RISE       1
I__375/I                         InMux                          0              5659   1943  RISE       1
I__375/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_89_LC_4_2_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_89_LC_4_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_117_LC_4_2_0/lcout
Path End         : SPI.shift_reg_118_LC_4_2_1/in3
Capture Clock    : SPI.shift_reg_118_LC_4_2_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_117_LC_4_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_117_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__376/I                          LocalMux                       0              5174   1943  RISE       1
I__376/O                          LocalMux                     486              5659   1943  RISE       1
I__377/I                          InMux                          0              5659   1943  RISE       1
I__377/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_118_LC_4_2_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_118_LC_4_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_93_LC_4_1_7/lcout
Path End         : SPI.shift_reg_94_LC_5_1_1/in3
Capture Clock    : SPI.shift_reg_94_LC_5_1_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_93_LC_4_1_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_93_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__494/I                         LocalMux                       0              5174   1943  RISE       1
I__494/O                         LocalMux                     486              5659   1943  RISE       1
I__495/I                         InMux                          0              5659   1943  RISE       1
I__495/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_94_LC_5_1_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_94_LC_5_1_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_101_LC_4_1_6/lcout
Path End         : SPI.shift_reg_102_LC_4_1_3/in3
Capture Clock    : SPI.shift_reg_102_LC_4_1_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_101_LC_4_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_101_LC_4_1_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__331/I                          LocalMux                       0              5174   1943  RISE       1
I__331/O                          LocalMux                     486              5659   1943  RISE       1
I__332/I                          InMux                          0              5659   1943  RISE       1
I__332/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_102_LC_4_1_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_102_LC_4_1_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_103_LC_4_1_4/lcout
Path End         : SPI.shift_reg_104_LC_4_1_2/in3
Capture Clock    : SPI.shift_reg_104_LC_4_1_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_103_LC_4_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_103_LC_4_1_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__348/I                          LocalMux                       0              5174   1943  RISE       1
I__348/O                          LocalMux                     486              5659   1943  RISE       1
I__349/I                          InMux                          0              5659   1943  RISE       1
I__349/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_104_LC_4_1_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_104_LC_4_1_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_102_LC_4_1_3/lcout
Path End         : SPI.shift_reg_103_LC_4_1_4/in3
Capture Clock    : SPI.shift_reg_103_LC_4_1_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_102_LC_4_1_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_102_LC_4_1_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__350/I                          LocalMux                       0              5174   1943  RISE       1
I__350/O                          LocalMux                     486              5659   1943  RISE       1
I__351/I                          InMux                          0              5659   1943  RISE       1
I__351/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_103_LC_4_1_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_103_LC_4_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_100_LC_4_1_1/lcout
Path End         : SPI.shift_reg_101_LC_4_1_6/in3
Capture Clock    : SPI.shift_reg_101_LC_4_1_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_100_LC_4_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_100_LC_4_1_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__333/I                          LocalMux                       0              5174   1943  RISE       1
I__333/O                          LocalMux                     486              5659   1943  RISE       1
I__334/I                          InMux                          0              5659   1943  RISE       1
I__334/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_101_LC_4_1_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_101_LC_4_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_53_LC_3_7_7/lcout
Path End         : SPI.shift_reg_54_LC_3_6_6/in3
Capture Clock    : SPI.shift_reg_54_LC_3_6_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_53_LC_3_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_53_LC_3_7_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__355/I                         LocalMux                       0              5174   1943  RISE       1
I__355/O                         LocalMux                     486              5659   1943  RISE       1
I__356/I                         InMux                          0              5659   1943  RISE       1
I__356/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_54_LC_3_6_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_54_LC_3_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_52_LC_3_7_6/lcout
Path End         : SPI.shift_reg_53_LC_3_7_7/in3
Capture Clock    : SPI.shift_reg_53_LC_3_7_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_52_LC_3_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_52_LC_3_7_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__357/I                         LocalMux                       0              5174   1943  RISE       1
I__357/O                         LocalMux                     486              5659   1943  RISE       1
I__358/I                         InMux                          0              5659   1943  RISE       1
I__358/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_53_LC_3_7_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_53_LC_3_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_51_LC_3_7_5/lcout
Path End         : SPI.shift_reg_52_LC_3_7_6/in3
Capture Clock    : SPI.shift_reg_52_LC_3_7_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_51_LC_3_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_51_LC_3_7_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__359/I                         LocalMux                       0              5174   1943  RISE       1
I__359/O                         LocalMux                     486              5659   1943  RISE       1
I__360/I                         InMux                          0              5659   1943  RISE       1
I__360/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_52_LC_3_7_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_52_LC_3_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_42_LC_3_7_4/lcout
Path End         : SPI.shift_reg_43_LC_4_7_5/in3
Capture Clock    : SPI.shift_reg_43_LC_4_7_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_42_LC_3_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_42_LC_3_7_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__516/I                         LocalMux                       0              5174   1943  RISE       1
I__516/O                         LocalMux                     486              5659   1943  RISE       1
I__517/I                         InMux                          0              5659   1943  RISE       1
I__517/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_43_LC_4_7_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_43_LC_4_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_41_LC_3_7_3/lcout
Path End         : SPI.shift_reg_42_LC_3_7_4/in3
Capture Clock    : SPI.shift_reg_42_LC_3_7_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_41_LC_3_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_41_LC_3_7_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__311/I                         LocalMux                       0              5174   1943  RISE       1
I__311/O                         LocalMux                     486              5659   1943  RISE       1
I__312/I                         InMux                          0              5659   1943  RISE       1
I__312/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_42_LC_3_7_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_42_LC_3_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_40_LC_3_7_2/lcout
Path End         : SPI.shift_reg_41_LC_3_7_3/in3
Capture Clock    : SPI.shift_reg_41_LC_3_7_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_40_LC_3_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_40_LC_3_7_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__313/I                         LocalMux                       0              5174   1943  RISE       1
I__313/O                         LocalMux                     486              5659   1943  RISE       1
I__314/I                         InMux                          0              5659   1943  RISE       1
I__314/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_41_LC_3_7_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_41_LC_3_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_39_LC_3_7_1/lcout
Path End         : SPI.shift_reg_40_LC_3_7_2/in3
Capture Clock    : SPI.shift_reg_40_LC_3_7_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_39_LC_3_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_39_LC_3_7_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__315/I                         LocalMux                       0              5174   1943  RISE       1
I__315/O                         LocalMux                     486              5659   1943  RISE       1
I__316/I                         InMux                          0              5659   1943  RISE       1
I__316/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_40_LC_3_7_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_40_LC_3_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_38_LC_3_7_0/lcout
Path End         : SPI.shift_reg_39_LC_3_7_1/in3
Capture Clock    : SPI.shift_reg_39_LC_3_7_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_38_LC_3_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_38_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__317/I                         LocalMux                       0              5174   1943  RISE       1
I__317/O                         LocalMux                     486              5659   1943  RISE       1
I__318/I                         InMux                          0              5659   1943  RISE       1
I__318/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_39_LC_3_7_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_39_LC_3_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_37_LC_3_6_7/lcout
Path End         : SPI.shift_reg_38_LC_3_7_0/in3
Capture Clock    : SPI.shift_reg_38_LC_3_7_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_37_LC_3_6_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_37_LC_3_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__319/I                         LocalMux                       0              5174   1943  RISE       1
I__319/O                         LocalMux                     486              5659   1943  RISE       1
I__320/I                         InMux                          0              5659   1943  RISE       1
I__320/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_38_LC_3_7_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_38_LC_3_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_54_LC_3_6_6/lcout
Path End         : SPI.shift_reg_55_LC_3_5_2/in3
Capture Clock    : SPI.shift_reg_55_LC_3_5_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_54_LC_3_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_54_LC_3_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__323/I                         LocalMux                       0              5174   1943  RISE       1
I__323/O                         LocalMux                     486              5659   1943  RISE       1
I__324/I                         InMux                          0              5659   1943  RISE       1
I__324/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_55_LC_3_5_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_55_LC_3_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_31_LC_3_6_5/lcout
Path End         : SPI.shift_reg_32_LC_3_6_2/in3
Capture Clock    : SPI.shift_reg_32_LC_3_6_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_31_LC_3_6_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_31_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__325/I                         LocalMux                       0              5174   1943  RISE       1
I__325/O                         LocalMux                     486              5659   1943  RISE       1
I__326/I                         InMux                          0              5659   1943  RISE       1
I__326/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_32_LC_3_6_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_32_LC_3_6_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_34_LC_3_6_4/lcout
Path End         : SPI.shift_reg_35_LC_3_6_0/in3
Capture Clock    : SPI.shift_reg_35_LC_3_6_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_34_LC_3_6_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_34_LC_3_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__280/I                         LocalMux                       0              5174   1943  RISE       1
I__280/O                         LocalMux                     486              5659   1943  RISE       1
I__281/I                         InMux                          0              5659   1943  RISE       1
I__281/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_35_LC_3_6_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_35_LC_3_6_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_33_LC_3_6_3/lcout
Path End         : SPI.shift_reg_34_LC_3_6_4/in3
Capture Clock    : SPI.shift_reg_34_LC_3_6_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_33_LC_3_6_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_33_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__282/I                         LocalMux                       0              5174   1943  RISE       1
I__282/O                         LocalMux                     486              5659   1943  RISE       1
I__283/I                         InMux                          0              5659   1943  RISE       1
I__283/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_34_LC_3_6_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_34_LC_3_6_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_32_LC_3_6_2/lcout
Path End         : SPI.shift_reg_33_LC_3_6_3/in3
Capture Clock    : SPI.shift_reg_33_LC_3_6_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_32_LC_3_6_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_32_LC_3_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__284/I                         LocalMux                       0              5174   1943  RISE       1
I__284/O                         LocalMux                     486              5659   1943  RISE       1
I__285/I                         InMux                          0              5659   1943  RISE       1
I__285/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_33_LC_3_6_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_33_LC_3_6_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_36_LC_3_6_1/lcout
Path End         : SPI.shift_reg_37_LC_3_6_7/in3
Capture Clock    : SPI.shift_reg_37_LC_3_6_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_36_LC_3_6_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_36_LC_3_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__321/I                         LocalMux                       0              5174   1943  RISE       1
I__321/O                         LocalMux                     486              5659   1943  RISE       1
I__322/I                         InMux                          0              5659   1943  RISE       1
I__322/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_37_LC_3_6_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_37_LC_3_6_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_35_LC_3_6_0/lcout
Path End         : SPI.shift_reg_36_LC_3_6_1/in3
Capture Clock    : SPI.shift_reg_36_LC_3_6_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_35_LC_3_6_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_35_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__286/I                         LocalMux                       0              5174   1943  RISE       1
I__286/O                         LocalMux                     486              5659   1943  RISE       1
I__287/I                         InMux                          0              5659   1943  RISE       1
I__287/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_36_LC_3_6_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_36_LC_3_6_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_29_LC_3_5_7/lcout
Path End         : SPI.shift_reg_30_LC_3_5_6/in3
Capture Clock    : SPI.shift_reg_30_LC_3_5_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_29_LC_3_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_29_LC_3_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__288/I                         LocalMux                       0              5174   1943  RISE       1
I__288/O                         LocalMux                     486              5659   1943  RISE       1
I__289/I                         InMux                          0              5659   1943  RISE       1
I__289/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_30_LC_3_5_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_30_LC_3_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_30_LC_3_5_6/lcout
Path End         : SPI.shift_reg_31_LC_3_6_5/in3
Capture Clock    : SPI.shift_reg_31_LC_3_6_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_30_LC_3_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_30_LC_3_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__327/I                         LocalMux                       0              5174   1943  RISE       1
I__327/O                         LocalMux                     486              5659   1943  RISE       1
I__328/I                         InMux                          0              5659   1943  RISE       1
I__328/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_31_LC_3_6_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_31_LC_3_6_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_59_LC_3_5_5/lcout
Path End         : SPI.shift_reg_60_LC_3_5_1/in3
Capture Clock    : SPI.shift_reg_60_LC_3_5_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_59_LC_3_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_59_LC_3_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__305/I                         LocalMux                       0              5174   1943  RISE       1
I__305/O                         LocalMux                     486              5659   1943  RISE       1
I__306/I                         InMux                          0              5659   1943  RISE       1
I__306/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_60_LC_3_5_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_60_LC_3_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_58_LC_3_5_4/lcout
Path End         : SPI.shift_reg_59_LC_3_5_5/in3
Capture Clock    : SPI.shift_reg_59_LC_3_5_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_58_LC_3_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_58_LC_3_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__307/I                         LocalMux                       0              5174   1943  RISE       1
I__307/O                         LocalMux                     486              5659   1943  RISE       1
I__308/I                         InMux                          0              5659   1943  RISE       1
I__308/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_59_LC_3_5_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_59_LC_3_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_57_LC_3_5_3/lcout
Path End         : SPI.shift_reg_58_LC_3_5_4/in3
Capture Clock    : SPI.shift_reg_58_LC_3_5_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_57_LC_3_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_57_LC_3_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__309/I                         LocalMux                       0              5174   1943  RISE       1
I__309/O                         LocalMux                     486              5659   1943  RISE       1
I__310/I                         InMux                          0              5659   1943  RISE       1
I__310/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_58_LC_3_5_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_58_LC_3_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_55_LC_3_5_2/lcout
Path End         : SPI.shift_reg_56_LC_3_5_0/in3
Capture Clock    : SPI.shift_reg_56_LC_3_5_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_55_LC_3_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_55_LC_3_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__266/I                         LocalMux                       0              5174   1943  RISE       1
I__266/O                         LocalMux                     486              5659   1943  RISE       1
I__267/I                         InMux                          0              5659   1943  RISE       1
I__267/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_56_LC_3_5_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_56_LC_3_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_60_LC_3_5_1/lcout
Path End         : SPI.shift_reg_61_LC_4_4_6/in3
Capture Clock    : SPI.shift_reg_61_LC_4_4_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_60_LC_3_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_60_LC_3_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__432/I                         LocalMux                       0              5174   1943  RISE       1
I__432/O                         LocalMux                     486              5659   1943  RISE       1
I__433/I                         InMux                          0              5659   1943  RISE       1
I__433/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_61_LC_4_4_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_61_LC_4_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_56_LC_3_5_0/lcout
Path End         : SPI.shift_reg_57_LC_3_5_3/in3
Capture Clock    : SPI.shift_reg_57_LC_3_5_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_56_LC_3_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_56_LC_3_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__264/I                         LocalMux                       0              5174   1943  RISE       1
I__264/O                         LocalMux                     486              5659   1943  RISE       1
I__265/I                         InMux                          0              5659   1943  RISE       1
I__265/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_57_LC_3_5_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_57_LC_3_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_21_LC_3_4_7/lcout
Path End         : SPI.shift_reg_22_LC_3_4_0/in3
Capture Clock    : SPI.shift_reg_22_LC_3_4_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_3_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_21_LC_3_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__268/I                         LocalMux                       0              5174   1943  RISE       1
I__268/O                         LocalMux                     486              5659   1943  RISE       1
I__269/I                         InMux                          0              5659   1943  RISE       1
I__269/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_22_LC_3_4_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_3_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_28_LC_3_4_6/lcout
Path End         : SPI.shift_reg_29_LC_3_5_7/in3
Capture Clock    : SPI.shift_reg_29_LC_3_5_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_28_LC_3_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_28_LC_3_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__290/I                         LocalMux                       0              5174   1943  RISE       1
I__290/O                         LocalMux                     486              5659   1943  RISE       1
I__291/I                         InMux                          0              5659   1943  RISE       1
I__291/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_29_LC_3_5_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_29_LC_3_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_27_LC_3_4_5/lcout
Path End         : SPI.shift_reg_28_LC_3_4_6/in3
Capture Clock    : SPI.shift_reg_28_LC_3_4_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_27_LC_3_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_27_LC_3_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__270/I                         LocalMux                       0              5174   1943  RISE       1
I__270/O                         LocalMux                     486              5659   1943  RISE       1
I__271/I                         InMux                          0              5659   1943  RISE       1
I__271/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_28_LC_3_4_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_28_LC_3_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_26_LC_3_4_4/lcout
Path End         : SPI.shift_reg_27_LC_3_4_5/in3
Capture Clock    : SPI.shift_reg_27_LC_3_4_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_26_LC_3_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_26_LC_3_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__272/I                         LocalMux                       0              5174   1943  RISE       1
I__272/O                         LocalMux                     486              5659   1943  RISE       1
I__273/I                         InMux                          0              5659   1943  RISE       1
I__273/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_27_LC_3_4_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_27_LC_3_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_25_LC_3_4_3/lcout
Path End         : SPI.shift_reg_26_LC_3_4_4/in3
Capture Clock    : SPI.shift_reg_26_LC_3_4_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_25_LC_3_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_25_LC_3_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__274/I                         LocalMux                       0              5174   1943  RISE       1
I__274/O                         LocalMux                     486              5659   1943  RISE       1
I__275/I                         InMux                          0              5659   1943  RISE       1
I__275/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_26_LC_3_4_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_26_LC_3_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_24_LC_3_4_2/lcout
Path End         : SPI.shift_reg_25_LC_3_4_3/in3
Capture Clock    : SPI.shift_reg_25_LC_3_4_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_24_LC_3_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_24_LC_3_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__276/I                         LocalMux                       0              5174   1943  RISE       1
I__276/O                         LocalMux                     486              5659   1943  RISE       1
I__277/I                         InMux                          0              5659   1943  RISE       1
I__277/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_25_LC_3_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_25_LC_3_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_23_LC_3_4_1/lcout
Path End         : SPI.shift_reg_24_LC_3_4_2/in3
Capture Clock    : SPI.shift_reg_24_LC_3_4_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_3_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_23_LC_3_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__278/I                         LocalMux                       0              5174   1943  RISE       1
I__278/O                         LocalMux                     486              5659   1943  RISE       1
I__279/I                         InMux                          0              5659   1943  RISE       1
I__279/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_24_LC_3_4_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_24_LC_3_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_22_LC_3_4_0/lcout
Path End         : SPI.shift_reg_23_LC_3_4_1/in3
Capture Clock    : SPI.shift_reg_23_LC_3_4_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_3_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_22_LC_3_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__248/I                         LocalMux                       0              5174   1943  RISE       1
I__248/O                         LocalMux                     486              5659   1943  RISE       1
I__249/I                         InMux                          0              5659   1943  RISE       1
I__249/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_23_LC_3_4_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_3_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_116_LC_3_2_7/lcout
Path End         : SPI.shift_reg_117_LC_4_2_0/in3
Capture Clock    : SPI.shift_reg_117_LC_4_2_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_116_LC_3_2_7/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_116_LC_3_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__329/I                          LocalMux                       0              5174   1943  RISE       1
I__329/O                          LocalMux                     486              5659   1943  RISE       1
I__330/I                          InMux                          0              5659   1943  RISE       1
I__330/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_117_LC_4_2_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_117_LC_4_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_115_LC_3_2_6/lcout
Path End         : SPI.shift_reg_116_LC_3_2_7/in3
Capture Clock    : SPI.shift_reg_116_LC_3_2_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_115_LC_3_2_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_115_LC_3_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__262/I                          LocalMux                       0              5174   1943  RISE       1
I__262/O                          LocalMux                     486              5659   1943  RISE       1
I__263/I                          InMux                          0              5659   1943  RISE       1
I__263/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_116_LC_3_2_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_116_LC_3_2_7/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_114_LC_3_2_5/lcout
Path End         : SPI.shift_reg_115_LC_3_2_6/in3
Capture Clock    : SPI.shift_reg_115_LC_3_2_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_114_LC_3_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_114_LC_3_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__232/I                          LocalMux                       0              5174   1943  RISE       1
I__232/O                          LocalMux                     486              5659   1943  RISE       1
I__233/I                          InMux                          0              5659   1943  RISE       1
I__233/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_115_LC_3_2_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_115_LC_3_2_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_113_LC_3_2_4/lcout
Path End         : SPI.shift_reg_114_LC_3_2_5/in3
Capture Clock    : SPI.shift_reg_114_LC_3_2_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_113_LC_3_2_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_113_LC_3_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__234/I                          LocalMux                       0              5174   1943  RISE       1
I__234/O                          LocalMux                     486              5659   1943  RISE       1
I__235/I                          InMux                          0              5659   1943  RISE       1
I__235/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_114_LC_3_2_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_114_LC_3_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_112_LC_3_2_3/lcout
Path End         : SPI.shift_reg_113_LC_3_2_4/in3
Capture Clock    : SPI.shift_reg_113_LC_3_2_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_112_LC_3_2_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_112_LC_3_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__236/I                          LocalMux                       0              5174   1943  RISE       1
I__236/O                          LocalMux                     486              5659   1943  RISE       1
I__237/I                          InMux                          0              5659   1943  RISE       1
I__237/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_113_LC_3_2_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_113_LC_3_2_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_111_LC_3_2_2/lcout
Path End         : SPI.shift_reg_112_LC_3_2_3/in3
Capture Clock    : SPI.shift_reg_112_LC_3_2_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_111_LC_3_2_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_111_LC_3_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__238/I                          LocalMux                       0              5174   1943  RISE       1
I__238/O                          LocalMux                     486              5659   1943  RISE       1
I__239/I                          InMux                          0              5659   1943  RISE       1
I__239/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_112_LC_3_2_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_112_LC_3_2_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_110_LC_3_2_1/lcout
Path End         : SPI.shift_reg_111_LC_3_2_2/in3
Capture Clock    : SPI.shift_reg_111_LC_3_2_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_110_LC_3_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_110_LC_3_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__240/I                          LocalMux                       0              5174   1943  RISE       1
I__240/O                          LocalMux                     486              5659   1943  RISE       1
I__241/I                          InMux                          0              5659   1943  RISE       1
I__241/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_111_LC_3_2_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_111_LC_3_2_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_109_LC_3_2_0/lcout
Path End         : SPI.shift_reg_110_LC_3_2_1/in3
Capture Clock    : SPI.shift_reg_110_LC_3_2_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_109_LC_3_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_109_LC_3_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__242/I                          LocalMux                       0              5174   1943  RISE       1
I__242/O                          LocalMux                     486              5659   1943  RISE       1
I__243/I                          InMux                          0              5659   1943  RISE       1
I__243/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_110_LC_3_2_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_110_LC_3_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_15_LC_2_3_6/lcout
Path End         : SPI.shift_reg_16_LC_2_3_7/in3
Capture Clock    : SPI.shift_reg_16_LC_2_3_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_2_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_15_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__246/I                         LocalMux                       0              5174   1943  RISE       1
I__246/O                         LocalMux                     486              5659   1943  RISE       1
I__247/I                         InMux                          0              5659   1943  RISE       1
I__247/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_16_LC_2_3_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_2_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_14_LC_2_3_5/lcout
Path End         : SPI.shift_reg_15_LC_2_3_6/in3
Capture Clock    : SPI.shift_reg_15_LC_2_3_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_2_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_14_LC_2_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__214/I                         LocalMux                       0              5174   1943  RISE       1
I__214/O                         LocalMux                     486              5659   1943  RISE       1
I__215/I                         InMux                          0              5659   1943  RISE       1
I__215/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_15_LC_2_3_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_2_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_13_LC_2_3_4/lcout
Path End         : SPI.shift_reg_14_LC_2_3_5/in3
Capture Clock    : SPI.shift_reg_14_LC_2_3_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_2_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_13_LC_2_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__216/I                         LocalMux                       0              5174   1943  RISE       1
I__216/O                         LocalMux                     486              5659   1943  RISE       1
I__217/I                         InMux                          0              5659   1943  RISE       1
I__217/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_14_LC_2_3_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_2_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_12_LC_2_3_3/lcout
Path End         : SPI.shift_reg_13_LC_2_3_4/in3
Capture Clock    : SPI.shift_reg_13_LC_2_3_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_2_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_12_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__218/I                         LocalMux                       0              5174   1943  RISE       1
I__218/O                         LocalMux                     486              5659   1943  RISE       1
I__219/I                         InMux                          0              5659   1943  RISE       1
I__219/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_13_LC_2_3_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_2_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_11_LC_2_3_2/lcout
Path End         : SPI.shift_reg_12_LC_2_3_3/in3
Capture Clock    : SPI.shift_reg_12_LC_2_3_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_2_3_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_11_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__220/I                         LocalMux                       0              5174   1943  RISE       1
I__220/O                         LocalMux                     486              5659   1943  RISE       1
I__221/I                         InMux                          0              5659   1943  RISE       1
I__221/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_12_LC_2_3_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_2_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_9_LC_2_3_1/lcout
Path End         : SPI.shift_reg_10_LC_2_3_0/in3
Capture Clock    : SPI.shift_reg_10_LC_2_3_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_3_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_9_LC_2_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__224/I                        LocalMux                       0              5174   1943  RISE       1
I__224/O                        LocalMux                     486              5659   1943  RISE       1
I__225/I                        InMux                          0              5659   1943  RISE       1
I__225/O                        InMux                        382              6042   1943  RISE       1
SPI.shift_reg_10_LC_2_3_0/in3   LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_10_LC_2_3_0/lcout
Path End         : SPI.shift_reg_11_LC_2_3_2/in3
Capture Clock    : SPI.shift_reg_11_LC_2_3_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_10_LC_2_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__222/I                         LocalMux                       0              5174   1943  RISE       1
I__222/O                         LocalMux                     486              5659   1943  RISE       1
I__223/I                         InMux                          0              5659   1943  RISE       1
I__223/O                         InMux                        382              6042   1943  RISE       1
SPI.shift_reg_11_LC_2_3_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_2_3_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_8_LC_2_2_7/lcout
Path End         : SPI.shift_reg_9_LC_2_3_1/in3
Capture Clock    : SPI.shift_reg_9_LC_2_3_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_8_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__226/I                        LocalMux                       0              5174   1943  RISE       1
I__226/O                        LocalMux                     486              5659   1943  RISE       1
I__227/I                        InMux                          0              5659   1943  RISE       1
I__227/O                        InMux                        382              6042   1943  RISE       1
SPI.shift_reg_9_LC_2_3_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_3_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_7_LC_2_2_6/lcout
Path End         : SPI.shift_reg_8_LC_2_2_7/in3
Capture Clock    : SPI.shift_reg_8_LC_2_2_7/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_7_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__228/I                        LocalMux                       0              5174   1943  RISE       1
I__228/O                        LocalMux                     486              5659   1943  RISE       1
I__229/I                        InMux                          0              5659   1943  RISE       1
I__229/O                        InMux                        382              6042   1943  RISE       1
SPI.shift_reg_8_LC_2_2_7/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_1_LC_2_2_5/lcout
Path End         : SPI.shift_reg_2_LC_2_2_1/in3
Capture Clock    : SPI.shift_reg_2_LC_2_2_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_1_LC_2_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__194/I                        LocalMux                       0              5174   1943  RISE       1
I__194/O                        LocalMux                     486              5659   1943  RISE       1
I__195/I                        InMux                          0              5659   1943  RISE       1
I__195/O                        InMux                        382              6042   1943  RISE       1
SPI.shift_reg_2_LC_2_2_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_5_LC_2_2_4/lcout
Path End         : SPI.shift_reg_6_LC_2_2_0/in3
Capture Clock    : SPI.shift_reg_6_LC_2_2_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_5_LC_2_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__198/I                        LocalMux                       0              5174   1943  RISE       1
I__198/O                        LocalMux                     486              5659   1943  RISE       1
I__199/I                        InMux                          0              5659   1943  RISE       1
I__199/O                        InMux                        382              6042   1943  RISE       1
SPI.shift_reg_6_LC_2_2_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_4_LC_2_2_3/lcout
Path End         : SPI.shift_reg_5_LC_2_2_4/in3
Capture Clock    : SPI.shift_reg_5_LC_2_2_4/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_4_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__200/I                        LocalMux                       0              5174   1943  RISE       1
I__200/O                        LocalMux                     486              5659   1943  RISE       1
I__201/I                        InMux                          0              5659   1943  RISE       1
I__201/O                        InMux                        382              6042   1943  RISE       1
SPI.shift_reg_5_LC_2_2_4/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_3_LC_2_2_2/lcout
Path End         : SPI.shift_reg_4_LC_2_2_3/in3
Capture Clock    : SPI.shift_reg_4_LC_2_2_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_2/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_3_LC_2_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__202/I                        LocalMux                       0              5174   1943  RISE       1
I__202/O                        LocalMux                     486              5659   1943  RISE       1
I__203/I                        InMux                          0              5659   1943  RISE       1
I__203/O                        InMux                        382              6042   1943  RISE       1
SPI.shift_reg_4_LC_2_2_3/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_2_LC_2_2_1/lcout
Path End         : SPI.shift_reg_3_LC_2_2_2/in3
Capture Clock    : SPI.shift_reg_3_LC_2_2_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__204/I                        LocalMux                       0              5174   1943  RISE       1
I__204/O                        LocalMux                     486              5659   1943  RISE       1
I__205/I                        InMux                          0              5659   1943  RISE       1
I__205/O                        InMux                        382              6042   1943  RISE       1
SPI.shift_reg_3_LC_2_2_2/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_2/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_6_LC_2_2_0/lcout
Path End         : SPI.shift_reg_7_LC_2_2_6/in3
Capture Clock    : SPI.shift_reg_7_LC_2_2_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_6_LC_2_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__230/I                        LocalMux                       0              5174   1943  RISE       1
I__230/O                        LocalMux                     486              5659   1943  RISE       1
I__231/I                        InMux                          0              5659   1943  RISE       1
I__231/O                        InMux                        382              6042   1943  RISE       1
SPI.shift_reg_7_LC_2_2_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_0_LC_2_1_7/lcout
Path End         : SPI.shift_reg_1_LC_2_2_5/in3
Capture Clock    : SPI.shift_reg_1_LC_2_2_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_0_LC_2_1_7/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_0_LC_2_1_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__196/I                        LocalMux                       0              5174   1943  RISE       1
I__196/O                        LocalMux                     486              5659   1943  RISE       1
I__197/I                        InMux                          0              5659   1943  RISE       1
I__197/O                        InMux                        382              6042   1943  RISE       1
SPI.shift_reg_1_LC_2_2_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_108_LC_2_1_6/lcout
Path End         : SPI.shift_reg_109_LC_3_2_0/in3
Capture Clock    : SPI.shift_reg_109_LC_3_2_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_108_LC_2_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_108_LC_2_1_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__244/I                          LocalMux                       0              5174   1943  RISE       1
I__244/O                          LocalMux                     486              5659   1943  RISE       1
I__245/I                          InMux                          0              5659   1943  RISE       1
I__245/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_109_LC_3_2_0/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_109_LC_3_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_107_LC_2_1_5/lcout
Path End         : SPI.shift_reg_108_LC_2_1_6/in3
Capture Clock    : SPI.shift_reg_108_LC_2_1_6/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_107_LC_2_1_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_107_LC_2_1_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__210/I                          LocalMux                       0              5174   1943  RISE       1
I__210/O                          LocalMux                     486              5659   1943  RISE       1
I__211/I                          InMux                          0              5659   1943  RISE       1
I__211/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_108_LC_2_1_6/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_108_LC_2_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_105_LC_2_1_4/lcout
Path End         : SPI.shift_reg_106_LC_2_1_1/in3
Capture Clock    : SPI.shift_reg_106_LC_2_1_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_105_LC_2_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_105_LC_2_1_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__165/I                          LocalMux                       0              5174   1943  RISE       1
I__165/O                          LocalMux                     486              5659   1943  RISE       1
I__166/I                          InMux                          0              5659   1943  RISE       1
I__166/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_106_LC_2_1_1/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_106_LC_2_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_106_LC_2_1_1/lcout
Path End         : SPI.shift_reg_107_LC_2_1_5/in3
Capture Clock    : SPI.shift_reg_107_LC_2_1_5/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_106_LC_2_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_106_LC_2_1_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1943  RISE       1
I__212/I                          LocalMux                       0              5174   1943  RISE       1
I__212/O                          LocalMux                     486              5659   1943  RISE       1
I__213/I                          InMux                          0              5659   1943  RISE       1
I__213/O                          InMux                        382              6042   1943  RISE       1
SPI.shift_reg_107_LC_2_1_5/in3    LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_107_LC_2_1_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_119_LC_4_3_2/in3
Capture Clock    : SPI.shift_reg_119_LC_4_3_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#2)   4010
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -403
----------------------------------------------   ---- 
End-of-path required time (ps)                   7985

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                868
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1240  RISE      10
I__560/I                                    LocalMux                       0              5174   1943  RISE       1
I__560/O                                    LocalMux                     486              5659   1943  RISE       1
I__570/I                                    InMux                          0              5659   1943  RISE       1
I__570/O                                    InMux                        382              6042   1943  RISE       1
SPI.shift_reg_119_LC_4_3_2/in3              LogicCell40_SEQ_MODE_1000      0              6042   1943  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_119_LC_4_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : LED
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7901
---------------------------------------   ---- 
End-of-path arrival time (ps)             7901
 
Data path
pin name                         model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SPI_SS                           PiDRO                       0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    682              1192   +INF  FALL       1
I__534/I                         Odrv4                       0              1192   +INF  FALL       1
I__534/O                         Odrv4                     548              1740   +INF  FALL       1
I__539/I                         LocalMux                    0              1740   +INF  FALL       1
I__539/O                         LocalMux                  455              2195   +INF  FALL       1
I__545/I                         IoInMux                     0              2195   +INF  FALL       1
I__545/O                         IoInMux                   320              2515   +INF  FALL       1
LED_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              2515   +INF  FALL       1
LED_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   3297              5813   +INF  FALL       1
LED_obuf_iopad/DIN               IO_PAD                      0              5813   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              7901   +INF  FALL       1
LED                              PiDRO                       0              7901   +INF  FALL       1


++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_fast_LC_5_2_6/sr
Capture Clock    : SPI.shift_reg_rst_fast_LC_5_2_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3187
---------------------------------------   ---- 
End-of-path arrival time (ps)             3187
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                              PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__531/I                            Odrv4                          0              1192   +INF  FALL       1
I__531/O                            Odrv4                        548              1740   +INF  FALL       1
I__535/I                            Span4Mux_h                     0              1740   +INF  FALL       1
I__535/O                            Span4Mux_h                   465              2205   +INF  FALL       1
I__541/I                            LocalMux                       0              2205   +INF  FALL       1
I__541/O                            LocalMux                     455              2660   +INF  FALL       1
I__547/I                            SRMux                          0              2660   +INF  FALL       1
I__547/O                            SRMux                        527              3187   +INF  FALL       1
SPI.shift_reg_rst_fast_LC_5_2_6/sr  LogicCell40_SEQ_MODE_1010      0              3187   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/sr
Capture Clock    : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3685
---------------------------------------   ---- 
End-of-path arrival time (ps)             3685
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__531/I                                 Odrv4                          0              1142   +INF  FALL       1
I__531/O                                 Odrv4                        548              1690   +INF  FALL       1
I__536/I                                 Span4Mux_v                     0              1690   +INF  FALL       1
I__536/O                                 Span4Mux_v                   548              2238   +INF  FALL       1
I__542/I                                 Span4Mux_h                     0              2238   +INF  FALL       1
I__542/O                                 Span4Mux_h                   465              2703   +INF  FALL       1
I__548/I                                 LocalMux                       0              2703   +INF  FALL       1
I__548/O                                 LocalMux                     455              3158   +INF  FALL       1
I__551/I                                 SRMux                          0              3158   +INF  FALL       1
I__551/O                                 SRMux                        527              3685   +INF  FALL       1
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/sr  LogicCell40_SEQ_MODE_1010      0              3685   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SDI
Path End         : SPI.shift_reg_0_LC_2_1_7/in0
Capture Clock    : SPI.shift_reg_0_LC_2_1_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -589
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2981
---------------------------------------   ---- 
End-of-path arrival time (ps)             2981
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SDI                           PiDRO                          0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__206/I                          Odrv4                          0              1192   +INF  FALL       1
I__206/O                          Odrv4                        548              1740   +INF  FALL       1
I__207/I                          Span4Mux_h                     0              1740   +INF  FALL       1
I__207/O                          Span4Mux_h                   465              2205   +INF  FALL       1
I__208/I                          LocalMux                       0              2205   +INF  FALL       1
I__208/O                          LocalMux                     455              2660   +INF  FALL       1
I__209/I                          InMux                          0              2660   +INF  FALL       1
I__209/O                          InMux                        320              2981   +INF  FALL       1
SPI.shift_reg_0_LC_2_1_7/in0      LogicCell40_SEQ_MODE_1000      0              2981   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_0_LC_2_1_7/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.SDO_LC_5_3_6/lcout
Path End         : SPI_SDO
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        4378
+ Clock To Q                                      796
+ Data Path Delay                                6977
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   12151
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__190/I                                        ClkMux                         0              4037  FALL       1
I__190/O                                        ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.SDO_LC_5_3_6/lcout             LogicCell40_SEQ_MODE_1000    796              5174   +INF  RISE       1
I__552/I                           Odrv12                         0              5174   +INF  RISE       1
I__552/O                           Odrv12                       724              5897   +INF  RISE       1
I__553/I                           LocalMux                       0              5897   +INF  RISE       1
I__553/O                           LocalMux                     486              6383   +INF  RISE       1
I__554/I                           IoInMux                        0              6383   +INF  RISE       1
I__554/O                           IoInMux                      382              6766   +INF  RISE       1
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6766   +INF  RISE       1
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10063   +INF  FALL       1
SPI_SDO_obuf_iopad/DIN             IO_PAD                         0             10063   +INF  FALL       1
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12151   +INF  FALL       1
SPI_SDO                            PiDRO                          0             12151   +INF  FALL       1


++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/sr
Capture Clock    : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3685
---------------------------------------   ---- 
End-of-path arrival time (ps)             3685
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__531/I                                 Odrv4                          0              1142   +INF  FALL       1
I__531/O                                 Odrv4                        548              1690   +INF  FALL       1
I__536/I                                 Span4Mux_v                     0              1690   +INF  FALL       1
I__536/O                                 Span4Mux_v                   548              2238   +INF  FALL       1
I__542/I                                 Span4Mux_h                     0              2238   +INF  FALL       1
I__542/O                                 Span4Mux_h                   465              2703   +INF  FALL       1
I__548/I                                 LocalMux                       0              2703   +INF  FALL       1
I__548/O                                 LocalMux                     455              3158   +INF  FALL       1
I__551/I                                 SRMux                          0              3158   +INF  FALL       1
I__551/O                                 SRMux                        527              3685   +INF  FALL       1
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/sr  LogicCell40_SEQ_MODE_1010      0              3685   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep2_LC_4_6_1/sr
Capture Clock    : SPI.shift_reg_rst_rep2_LC_4_6_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3685
---------------------------------------   ---- 
End-of-path arrival time (ps)             3685
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                              PiDRO                          0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__531/I                            Odrv4                          0              1142   +INF  FALL       1
I__531/O                            Odrv4                        548              1690   +INF  FALL       1
I__536/I                            Span4Mux_v                     0              1690   +INF  FALL       1
I__536/O                            Span4Mux_v                   548              2238   +INF  FALL       1
I__542/I                            Span4Mux_h                     0              2238   +INF  FALL       1
I__542/O                            Span4Mux_h                   465              2703   +INF  FALL       1
I__548/I                            LocalMux                       0              2703   +INF  FALL       1
I__548/O                            LocalMux                     455              3158   +INF  FALL       1
I__551/I                            SRMux                          0              3158   +INF  FALL       1
I__551/O                            SRMux                        527              3685   +INF  FALL       1
SPI.shift_reg_rst_rep2_LC_4_6_1/sr  LogicCell40_SEQ_MODE_1010      0              3685   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/sr
Capture Clock    : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3685
---------------------------------------   ---- 
End-of-path arrival time (ps)             3685
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__531/I                                 Odrv4                          0              1142   +INF  FALL       1
I__531/O                                 Odrv4                        548              1690   +INF  FALL       1
I__536/I                                 Span4Mux_v                     0              1690   +INF  FALL       1
I__536/O                                 Span4Mux_v                   548              2238   +INF  FALL       1
I__542/I                                 Span4Mux_h                     0              2238   +INF  FALL       1
I__542/O                                 Span4Mux_h                   465              2703   +INF  FALL       1
I__548/I                                 LocalMux                       0              2703   +INF  FALL       1
I__548/O                                 LocalMux                     455              3158   +INF  FALL       1
I__551/I                                 SRMux                          0              3158   +INF  FALL       1
I__551/O                                 SRMux                        527              3685   +INF  FALL       1
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/sr  LogicCell40_SEQ_MODE_1010      0              3685   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/sr
Capture Clock    : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3187
---------------------------------------   ---- 
End-of-path arrival time (ps)             3187
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__532/I                                 Odrv4                          0              1192   +INF  FALL       1
I__532/O                                 Odrv4                        548              1740   +INF  FALL       1
I__537/I                                 Span4Mux_h                     0              1740   +INF  FALL       1
I__537/O                                 Span4Mux_h                   465              2205   +INF  FALL       1
I__543/I                                 LocalMux                       0              2205   +INF  FALL       1
I__543/O                                 LocalMux                     455              2660   +INF  FALL       1
I__549/I                                 SRMux                          0              2660   +INF  FALL       1
I__549/O                                 SRMux                        527              3187   +INF  FALL       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/sr  LogicCell40_SEQ_MODE_1010      0              3187   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.SDO_LC_5_3_6/ce
Capture Clock    : SPI.SDO_LC_5_3_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4903
---------------------------------------   ---- 
End-of-path arrival time (ps)             4903
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                           PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__533/I                         Odrv4                          0              1192   +INF  FALL       1
I__533/O                         Odrv4                        548              1740   +INF  FALL       1
I__538/I                         LocalMux                       0              1740   +INF  FALL       1
I__538/O                         LocalMux                     455              2195   +INF  FALL       1
I__544/I                         InMux                          0              2195   +INF  FALL       1
I__544/O                         InMux                        320              2515   +INF  FALL       1
SPI.SDO_RNO_0_LC_5_4_7/in0       LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI.SDO_RNO_0_LC_5_4_7/lcout     LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__528/I                         Odrv4                          0              3084   +INF  FALL       1
I__528/O                         Odrv4                        548              3632   +INF  FALL       1
I__529/I                         LocalMux                       0              3632   +INF  FALL       1
I__529/O                         LocalMux                     455              4087   +INF  FALL       1
I__530/I                         CEMux                          0              4087   +INF  FALL       1
I__530/O                         CEMux                        817              4903   +INF  FALL       1
SPI.SDO_LC_5_3_6/ce              LogicCell40_SEQ_MODE_1000      0              4903   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__190/I                                        ClkMux                         0              4037  FALL       1
I__190/O                                        ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/sr
Capture Clock    : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                                 Odrv4                          0              1192   +INF  FALL       1
I__534/O                                 Odrv4                        548              1740   +INF  FALL       1
I__540/I                                 IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                                 IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                                 LocalMux                       0              2216   +INF  FALL       1
I__546/O                                 LocalMux                     455              2670   +INF  FALL       1
I__550/I                                 SRMux                          0              2670   +INF  FALL       1
I__550/O                                 SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/sr  LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep1_0_LC_3_3_6/sr
Capture Clock    : SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                              Odrv4                          0              1192   +INF  FALL       1
I__534/O                              Odrv4                        548              1740   +INF  FALL       1
I__540/I                              IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                              IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                              LocalMux                       0              2216   +INF  FALL       1
I__546/O                              LocalMux                     455              2670   +INF  FALL       1
I__550/I                              SRMux                          0              2670   +INF  FALL       1
I__550/O                              SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_rep1_0_LC_3_3_6/sr  LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep1_LC_3_3_5/sr
Capture Clock    : SPI.shift_reg_rst_rep1_LC_3_3_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                              PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                            Odrv4                          0              1192   +INF  FALL       1
I__534/O                            Odrv4                        548              1740   +INF  FALL       1
I__540/I                            IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                            IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                            LocalMux                       0              2216   +INF  FALL       1
I__546/O                            LocalMux                     455              2670   +INF  FALL       1
I__550/I                            SRMux                          0              2670   +INF  FALL       1
I__550/O                            SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_rep1_LC_3_3_5/sr  LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_fast_fast_LC_3_3_3/sr
Capture Clock    : SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                                 Odrv4                          0              1192   +INF  FALL       1
I__534/O                                 Odrv4                        548              1740   +INF  FALL       1
I__540/I                                 IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                                 IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                                 LocalMux                       0              2216   +INF  FALL       1
I__546/O                                 LocalMux                     455              2670   +INF  FALL       1
I__550/I                                 SRMux                          0              2670   +INF  FALL       1
I__550/O                                 SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_fast_fast_LC_3_3_3/sr  LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_fast_0_LC_3_3_2/sr
Capture Clock    : SPI.shift_reg_rst_fast_0_LC_3_3_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                              Odrv4                          0              1192   +INF  FALL       1
I__534/O                              Odrv4                        548              1740   +INF  FALL       1
I__540/I                              IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                              IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                              LocalMux                       0              2216   +INF  FALL       1
I__546/O                              LocalMux                     455              2670   +INF  FALL       1
I__550/I                              SRMux                          0              2670   +INF  FALL       1
I__550/O                              SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_fast_0_LC_3_3_2/sr  LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_LC_3_3_0/sr
Capture Clock    : SPI.shift_reg_rst_LC_3_3_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                      -235
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                           PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                         Odrv4                          0              1192   +INF  FALL       1
I__534/O                         Odrv4                        548              1740   +INF  FALL       1
I__540/I                         IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                         IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                         LocalMux                       0              2216   +INF  FALL       1
I__546/O                         LocalMux                     455              2670   +INF  FALL       1
I__550/I                         SRMux                          0              2670   +INF  FALL       1
I__550/O                         SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_LC_3_3_0/sr    LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_79_LC_5_5_7/lcout
Path End         : SPI.shift_reg_80_LC_4_5_7/in0
Capture Clock    : SPI.shift_reg_80_LC_4_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_79_LC_5_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_79_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__615/I                         LocalMux                       0              5174   1571  FALL       1
I__615/O                         LocalMux                     455              5628   1571  FALL       1
I__616/I                         InMux                          0              5628   1571  FALL       1
I__616/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_80_LC_4_5_7/in0    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_80_LC_4_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_76_LC_5_5_6/lcout
Path End         : SPI.shift_reg_77_LC_5_5_5/in3
Capture Clock    : SPI.shift_reg_77_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_76_LC_5_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_76_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__631/I                         LocalMux                       0              5174   1571  FALL       1
I__631/O                         LocalMux                     455              5628   1571  FALL       1
I__632/I                         InMux                          0              5628   1571  FALL       1
I__632/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_77_LC_5_5_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_77_LC_5_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_77_LC_5_5_5/lcout
Path End         : SPI.shift_reg_78_LC_5_5_1/in3
Capture Clock    : SPI.shift_reg_78_LC_5_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_77_LC_5_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_77_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__635/I                         LocalMux                       0              5174   1571  FALL       1
I__635/O                         LocalMux                     455              5628   1571  FALL       1
I__636/I                         InMux                          0              5628   1571  FALL       1
I__636/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_78_LC_5_5_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_78_LC_5_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_74_LC_5_5_4/lcout
Path End         : SPI.shift_reg_75_LC_5_5_2/in3
Capture Clock    : SPI.shift_reg_75_LC_5_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_74_LC_5_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_74_LC_5_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__637/I                         LocalMux                       0              5174   1571  FALL       1
I__637/O                         LocalMux                     455              5628   1571  FALL       1
I__638/I                         InMux                          0              5628   1571  FALL       1
I__638/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_75_LC_5_5_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_75_LC_5_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_73_LC_5_5_3/lcout
Path End         : SPI.shift_reg_74_LC_5_5_4/in3
Capture Clock    : SPI.shift_reg_74_LC_5_5_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_73_LC_5_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_73_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__639/I                         LocalMux                       0              5174   1571  FALL       1
I__639/O                         LocalMux                     455              5628   1571  FALL       1
I__640/I                         InMux                          0              5628   1571  FALL       1
I__640/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_74_LC_5_5_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_74_LC_5_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_75_LC_5_5_2/lcout
Path End         : SPI.shift_reg_76_LC_5_5_6/in3
Capture Clock    : SPI.shift_reg_76_LC_5_5_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_75_LC_5_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_75_LC_5_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__633/I                         LocalMux                       0              5174   1571  FALL       1
I__633/O                         LocalMux                     455              5628   1571  FALL       1
I__634/I                         InMux                          0              5628   1571  FALL       1
I__634/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_76_LC_5_5_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_76_LC_5_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_78_LC_5_5_1/lcout
Path End         : SPI.shift_reg_79_LC_5_5_7/in3
Capture Clock    : SPI.shift_reg_79_LC_5_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_78_LC_5_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_78_LC_5_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__617/I                         LocalMux                       0              5174   1571  FALL       1
I__617/O                         LocalMux                     455              5628   1571  FALL       1
I__618/I                         InMux                          0              5628   1571  FALL       1
I__618/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_79_LC_5_5_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_79_LC_5_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_92_LC_4_2_7/in0
Capture Clock    : SPI.shift_reg_92_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__572/I                               LocalMux                       0              5174   1571  FALL       1
I__572/O                               LocalMux                     455              5628   1571  FALL       1
I__575/I                               InMux                          0              5628   1571  FALL       1
I__575/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_92_LC_4_2_7/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_92_LC_4_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_95_LC_5_1_6/lcout
Path End         : SPI.shift_reg_96_LC_5_1_4/in3
Capture Clock    : SPI.shift_reg_96_LC_5_1_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_95_LC_5_1_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_95_LC_5_1_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__585/I                         LocalMux                       0              5174   1571  FALL       1
I__585/O                         LocalMux                     455              5628   1571  FALL       1
I__586/I                         InMux                          0              5628   1571  FALL       1
I__586/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_96_LC_5_1_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_96_LC_5_1_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_96_LC_5_1_4/lcout
Path End         : SPI.shift_reg_97_LC_5_1_3/in3
Capture Clock    : SPI.shift_reg_97_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_96_LC_5_1_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_96_LC_5_1_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__589/I                         LocalMux                       0              5174   1571  FALL       1
I__589/O                         LocalMux                     455              5628   1571  FALL       1
I__590/I                         InMux                          0              5628   1571  FALL       1
I__590/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_97_LC_5_1_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_97_LC_5_1_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_97_LC_5_1_3/lcout
Path End         : SPI.shift_reg_98_LC_5_1_2/in3
Capture Clock    : SPI.shift_reg_98_LC_5_1_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_97_LC_5_1_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_97_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__591/I                         LocalMux                       0              5174   1571  FALL       1
I__591/O                         LocalMux                     455              5628   1571  FALL       1
I__592/I                         InMux                          0              5628   1571  FALL       1
I__592/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_98_LC_5_1_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_98_LC_5_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_98_LC_5_1_2/lcout
Path End         : SPI.shift_reg_99_LC_5_1_0/in3
Capture Clock    : SPI.shift_reg_99_LC_5_1_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_98_LC_5_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_98_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__593/I                         LocalMux                       0              5174   1571  FALL       1
I__593/O                         LocalMux                     455              5628   1571  FALL       1
I__594/I                         InMux                          0              5628   1571  FALL       1
I__594/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_99_LC_5_1_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_99_LC_5_1_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_94_LC_5_1_1/lcout
Path End         : SPI.shift_reg_95_LC_5_1_6/in3
Capture Clock    : SPI.shift_reg_95_LC_5_1_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_94_LC_5_1_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_94_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__587/I                         LocalMux                       0              5174   1571  FALL       1
I__587/O                         LocalMux                     455              5628   1571  FALL       1
I__588/I                         InMux                          0              5628   1571  FALL       1
I__588/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_95_LC_5_1_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_95_LC_5_1_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_99_LC_5_1_0/lcout
Path End         : SPI.shift_reg_100_LC_4_1_1/in3
Capture Clock    : SPI.shift_reg_100_LC_4_1_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_99_LC_5_1_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_99_LC_5_1_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__496/I                         LocalMux                       0              5174   1571  FALL       1
I__496/O                         LocalMux                     455              5628   1571  FALL       1
I__497/I                         InMux                          0              5628   1571  FALL       1
I__497/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_100_LC_4_1_1/in3   LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_100_LC_4_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_45_LC_4_7_7/lcout
Path End         : SPI.shift_reg_46_LC_4_7_0/in3
Capture Clock    : SPI.shift_reg_46_LC_4_7_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_45_LC_4_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_45_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__498/I                         LocalMux                       0              5174   1571  FALL       1
I__498/O                         LocalMux                     455              5628   1571  FALL       1
I__499/I                         InMux                          0              5628   1571  FALL       1
I__499/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_46_LC_4_7_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_46_LC_4_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_44_LC_4_7_6/lcout
Path End         : SPI.shift_reg_45_LC_4_7_7/in3
Capture Clock    : SPI.shift_reg_45_LC_4_7_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_44_LC_4_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_44_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__500/I                         LocalMux                       0              5174   1571  FALL       1
I__500/O                         LocalMux                     455              5628   1571  FALL       1
I__501/I                         InMux                          0              5628   1571  FALL       1
I__501/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_45_LC_4_7_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_45_LC_4_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_43_LC_4_7_5/lcout
Path End         : SPI.shift_reg_44_LC_4_7_6/in3
Capture Clock    : SPI.shift_reg_44_LC_4_7_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_43_LC_4_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_43_LC_4_7_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__514/I                         LocalMux                       0              5174   1571  FALL       1
I__514/O                         LocalMux                     455              5628   1571  FALL       1
I__515/I                         InMux                          0              5628   1571  FALL       1
I__515/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_44_LC_4_7_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_44_LC_4_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_50_LC_4_7_4/lcout
Path End         : SPI.shift_reg_51_LC_3_7_5/in3
Capture Clock    : SPI.shift_reg_51_LC_3_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_50_LC_4_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_50_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__518/I                         LocalMux                       0              5174   1571  FALL       1
I__518/O                         LocalMux                     455              5628   1571  FALL       1
I__519/I                         InMux                          0              5628   1571  FALL       1
I__519/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_51_LC_3_7_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_51_LC_3_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_49_LC_4_7_3/lcout
Path End         : SPI.shift_reg_50_LC_4_7_4/in3
Capture Clock    : SPI.shift_reg_50_LC_4_7_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_49_LC_4_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_49_LC_4_7_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__520/I                         LocalMux                       0              5174   1571  FALL       1
I__520/O                         LocalMux                     455              5628   1571  FALL       1
I__521/I                         InMux                          0              5628   1571  FALL       1
I__521/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_50_LC_4_7_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_50_LC_4_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_48_LC_4_7_2/lcout
Path End         : SPI.shift_reg_49_LC_4_7_3/in3
Capture Clock    : SPI.shift_reg_49_LC_4_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_48_LC_4_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_48_LC_4_7_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__522/I                         LocalMux                       0              5174   1571  FALL       1
I__522/O                         LocalMux                     455              5628   1571  FALL       1
I__523/I                         InMux                          0              5628   1571  FALL       1
I__523/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_49_LC_4_7_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_49_LC_4_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_47_LC_4_7_1/lcout
Path End         : SPI.shift_reg_48_LC_4_7_2/in3
Capture Clock    : SPI.shift_reg_48_LC_4_7_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_47_LC_4_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_47_LC_4_7_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__524/I                         LocalMux                       0              5174   1571  FALL       1
I__524/O                         LocalMux                     455              5628   1571  FALL       1
I__525/I                         InMux                          0              5628   1571  FALL       1
I__525/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_48_LC_4_7_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_48_LC_4_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_46_LC_4_7_0/lcout
Path End         : SPI.shift_reg_47_LC_4_7_1/in3
Capture Clock    : SPI.shift_reg_47_LC_4_7_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_46_LC_4_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_46_LC_4_7_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__526/I                         LocalMux                       0              5174   1571  FALL       1
I__526/O                         LocalMux                     455              5628   1571  FALL       1
I__527/I                         InMux                          0              5628   1571  FALL       1
I__527/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_47_LC_4_7_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_47_LC_4_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_44_LC_4_7_6/in0
Capture Clock    : SPI.shift_reg_44_LC_4_7_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__502/I                                    LocalMux                       0              5174   1571  FALL       1
I__502/O                                    LocalMux                     455              5628   1571  FALL       1
I__504/I                                    InMux                          0              5628   1571  FALL       1
I__504/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_44_LC_4_7_6/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_44_LC_4_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_52_LC_3_7_6/in1
Capture Clock    : SPI.shift_reg_52_LC_3_7_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__444/I                                    LocalMux                       0              5174   1571  FALL       1
I__444/O                                    LocalMux                     455              5628   1571  FALL       1
I__447/I                                    InMux                          0              5628   1571  FALL       1
I__447/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_52_LC_3_7_6/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_52_LC_3_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_32_LC_3_6_2/in1
Capture Clock    : SPI.shift_reg_32_LC_3_6_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__457/I                               LocalMux                       0              5174   1571  FALL       1
I__457/O                               LocalMux                     455              5628   1571  FALL       1
I__459/I                               InMux                          0              5628   1571  FALL       1
I__459/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_32_LC_3_6_2/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_32_LC_3_6_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_72_LC_4_5_1/in1
Capture Clock    : SPI.shift_reg_72_LC_4_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__619/I                                    LocalMux                       0              5174   1571  FALL       1
I__619/O                                    LocalMux                     455              5628   1571  FALL       1
I__621/I                                    InMux                          0              5628   1571  FALL       1
I__621/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_72_LC_4_5_1/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_72_LC_4_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_80_LC_4_5_7/lcout
Path End         : SPI.shift_reg_81_LC_4_5_3/in3
Capture Clock    : SPI.shift_reg_81_LC_4_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_80_LC_4_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_80_LC_4_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__469/I                         LocalMux                       0              5174   1571  FALL       1
I__469/O                         LocalMux                     455              5628   1571  FALL       1
I__470/I                         InMux                          0              5628   1571  FALL       1
I__470/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_81_LC_4_5_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_81_LC_4_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_84_LC_4_5_6/lcout
Path End         : SPI.shift_reg_85_LC_4_4_2/in3
Capture Clock    : SPI.shift_reg_85_LC_4_4_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_84_LC_4_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_84_LC_4_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__471/I                         LocalMux                       0              5174   1571  FALL       1
I__471/O                         LocalMux                     455              5628   1571  FALL       1
I__472/I                         InMux                          0              5628   1571  FALL       1
I__472/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_85_LC_4_4_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_85_LC_4_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_83_LC_4_5_5/lcout
Path End         : SPI.shift_reg_84_LC_4_5_6/in3
Capture Clock    : SPI.shift_reg_84_LC_4_5_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_83_LC_4_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_83_LC_4_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__473/I                         LocalMux                       0              5174   1571  FALL       1
I__473/O                         LocalMux                     455              5628   1571  FALL       1
I__474/I                         InMux                          0              5628   1571  FALL       1
I__474/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_84_LC_4_5_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_84_LC_4_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_82_LC_4_5_4/lcout
Path End         : SPI.shift_reg_83_LC_4_5_5/in3
Capture Clock    : SPI.shift_reg_83_LC_4_5_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_82_LC_4_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_82_LC_4_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__490/I                         LocalMux                       0              5174   1571  FALL       1
I__490/O                         LocalMux                     455              5628   1571  FALL       1
I__491/I                         InMux                          0              5628   1571  FALL       1
I__491/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_83_LC_4_5_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_83_LC_4_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_81_LC_4_5_3/lcout
Path End         : SPI.shift_reg_82_LC_4_5_4/in3
Capture Clock    : SPI.shift_reg_82_LC_4_5_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_81_LC_4_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_81_LC_4_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__492/I                         LocalMux                       0              5174   1571  FALL       1
I__492/O                         LocalMux                     455              5628   1571  FALL       1
I__493/I                         InMux                          0              5628   1571  FALL       1
I__493/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_82_LC_4_5_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_82_LC_4_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_70_LC_4_5_2/lcout
Path End         : SPI.shift_reg_71_LC_4_5_0/in3
Capture Clock    : SPI.shift_reg_71_LC_4_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_70_LC_4_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_70_LC_4_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__408/I                         LocalMux                       0              5174   1571  FALL       1
I__408/O                         LocalMux                     455              5628   1571  FALL       1
I__409/I                         InMux                          0              5628   1571  FALL       1
I__409/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_71_LC_4_5_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_71_LC_4_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_72_LC_4_5_1/lcout
Path End         : SPI.shift_reg_73_LC_5_5_3/in3
Capture Clock    : SPI.shift_reg_73_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_72_LC_4_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_72_LC_4_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__641/I                         LocalMux                       0              5174   1571  FALL       1
I__641/O                         LocalMux                     455              5628   1571  FALL       1
I__642/I                         InMux                          0              5628   1571  FALL       1
I__642/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_73_LC_5_5_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_73_LC_5_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_71_LC_4_5_0/lcout
Path End         : SPI.shift_reg_72_LC_4_5_1/in3
Capture Clock    : SPI.shift_reg_72_LC_4_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_71_LC_4_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_71_LC_4_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__426/I                         LocalMux                       0              5174   1571  FALL       1
I__426/O                         LocalMux                     455              5628   1571  FALL       1
I__427/I                         InMux                          0              5628   1571  FALL       1
I__427/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_72_LC_4_5_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_72_LC_4_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_69_LC_4_4_7/lcout
Path End         : SPI.shift_reg_70_LC_4_5_2/in3
Capture Clock    : SPI.shift_reg_70_LC_4_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_69_LC_4_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_69_LC_4_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__410/I                         LocalMux                       0              5174   1571  FALL       1
I__410/O                         LocalMux                     455              5628   1571  FALL       1
I__411/I                         InMux                          0              5628   1571  FALL       1
I__411/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_70_LC_4_5_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_70_LC_4_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_61_LC_4_4_6/lcout
Path End         : SPI.shift_reg_62_LC_4_4_0/in3
Capture Clock    : SPI.shift_reg_62_LC_4_4_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_61_LC_4_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_61_LC_4_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__430/I                         LocalMux                       0              5174   1571  FALL       1
I__430/O                         LocalMux                     455              5628   1571  FALL       1
I__431/I                         InMux                          0              5628   1571  FALL       1
I__431/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_62_LC_4_4_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_62_LC_4_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_63_LC_4_4_5/lcout
Path End         : SPI.shift_reg_64_LC_4_4_1/in3
Capture Clock    : SPI.shift_reg_64_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_63_LC_4_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_63_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__434/I                         LocalMux                       0              5174   1571  FALL       1
I__434/O                         LocalMux                     455              5628   1571  FALL       1
I__435/I                         InMux                          0              5628   1571  FALL       1
I__435/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_64_LC_4_4_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_64_LC_4_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_66_LC_4_4_4/lcout
Path End         : SPI.shift_reg_67_LC_4_3_7/in3
Capture Clock    : SPI.shift_reg_67_LC_4_3_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_66_LC_4_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_66_LC_4_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__438/I                         LocalMux                       0              5174   1571  FALL       1
I__438/O                         LocalMux                     455              5628   1571  FALL       1
I__439/I                         InMux                          0              5628   1571  FALL       1
I__439/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_67_LC_4_3_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_67_LC_4_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_65_LC_4_4_3/lcout
Path End         : SPI.shift_reg_66_LC_4_4_4/in3
Capture Clock    : SPI.shift_reg_66_LC_4_4_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_65_LC_4_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_65_LC_4_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__440/I                         LocalMux                       0              5174   1571  FALL       1
I__440/O                         LocalMux                     455              5628   1571  FALL       1
I__441/I                         InMux                          0              5628   1571  FALL       1
I__441/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_66_LC_4_4_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_66_LC_4_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_85_LC_4_4_2/lcout
Path End         : SPI.shift_reg_86_LC_4_3_0/in3
Capture Clock    : SPI.shift_reg_86_LC_4_3_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_85_LC_4_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_85_LC_4_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__378/I                         LocalMux                       0              5174   1571  FALL       1
I__378/O                         LocalMux                     455              5628   1571  FALL       1
I__379/I                         InMux                          0              5628   1571  FALL       1
I__379/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_86_LC_4_3_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_86_LC_4_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_64_LC_4_4_1/lcout
Path End         : SPI.shift_reg_65_LC_4_4_3/in3
Capture Clock    : SPI.shift_reg_65_LC_4_4_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_64_LC_4_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_64_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__442/I                         LocalMux                       0              5174   1571  FALL       1
I__442/O                         LocalMux                     455              5628   1571  FALL       1
I__443/I                         InMux                          0              5628   1571  FALL       1
I__443/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_65_LC_4_4_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_65_LC_4_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_62_LC_4_4_0/lcout
Path End         : SPI.shift_reg_63_LC_4_4_5/in3
Capture Clock    : SPI.shift_reg_63_LC_4_4_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_62_LC_4_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_62_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__436/I                         LocalMux                       0              5174   1571  FALL       1
I__436/O                         LocalMux                     455              5628   1571  FALL       1
I__437/I                         InMux                          0              5628   1571  FALL       1
I__437/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_63_LC_4_4_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_63_LC_4_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_67_LC_4_3_7/lcout
Path End         : SPI.shift_reg_68_LC_4_3_1/in3
Capture Clock    : SPI.shift_reg_68_LC_4_3_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_67_LC_4_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_67_LC_4_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__380/I                         LocalMux                       0              5174   1571  FALL       1
I__380/O                         LocalMux                     455              5628   1571  FALL       1
I__381/I                         InMux                          0              5628   1571  FALL       1
I__381/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_68_LC_4_3_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_68_LC_4_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_20_LC_4_3_6/lcout
Path End         : SPI.shift_reg_21_LC_3_4_7/in3
Capture Clock    : SPI.shift_reg_21_LC_3_4_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_4_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_20_LC_4_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__382/I                         LocalMux                       0              5174   1571  FALL       1
I__382/O                         LocalMux                     455              5628   1571  FALL       1
I__383/I                         InMux                          0              5628   1571  FALL       1
I__383/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_21_LC_3_4_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_3_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_19_LC_4_3_5/lcout
Path End         : SPI.shift_reg_20_LC_4_3_6/in3
Capture Clock    : SPI.shift_reg_20_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_4_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_19_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__384/I                         LocalMux                       0              5174   1571  FALL       1
I__384/O                         LocalMux                     455              5628   1571  FALL       1
I__385/I                         InMux                          0              5628   1571  FALL       1
I__385/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_20_LC_4_3_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_4_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_18_LC_4_3_4/lcout
Path End         : SPI.shift_reg_19_LC_4_3_5/in1
Capture Clock    : SPI.shift_reg_19_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_4_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_18_LC_4_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__398/I                         LocalMux                       0              5174   1571  FALL       1
I__398/O                         LocalMux                     455              5628   1571  FALL       1
I__399/I                         InMux                          0              5628   1571  FALL       1
I__399/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_19_LC_4_3_5/in1    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_4_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_17_LC_4_3_3/lcout
Path End         : SPI.shift_reg_18_LC_4_3_4/in3
Capture Clock    : SPI.shift_reg_18_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_4_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_17_LC_4_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__400/I                         LocalMux                       0              5174   1571  FALL       1
I__400/O                         LocalMux                     455              5628   1571  FALL       1
I__401/I                         InMux                          0              5628   1571  FALL       1
I__401/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_18_LC_4_3_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_4_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_119_LC_4_3_2/lcout
Path End         : SPI.SDO_LC_5_3_6/in3
Capture Clock    : SPI.SDO_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_119_LC_4_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_119_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__555/I                          LocalMux                       0              5174   1571  FALL       1
I__555/O                          LocalMux                     455              5628   1571  FALL       1
I__556/I                          InMux                          0              5628   1571  FALL       1
I__556/O                          InMux                        320              5949   1571  FALL       1
SPI.SDO_LC_5_3_6/in3              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__190/I                                        ClkMux                         0              4037  FALL       1
I__190/O                                        ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_68_LC_4_3_1/lcout
Path End         : SPI.shift_reg_69_LC_4_4_7/in3
Capture Clock    : SPI.shift_reg_69_LC_4_4_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_68_LC_4_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_68_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__428/I                         LocalMux                       0              5174   1571  FALL       1
I__428/O                         LocalMux                     455              5628   1571  FALL       1
I__429/I                         InMux                          0              5628   1571  FALL       1
I__429/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_69_LC_4_4_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_69_LC_4_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_86_LC_4_3_0/lcout
Path End         : SPI.shift_reg_87_LC_4_2_5/in2
Capture Clock    : SPI.shift_reg_87_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_86_LC_4_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_86_LC_4_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__361/I                         LocalMux                       0              5174   1571  FALL       1
I__361/O                         LocalMux                     455              5628   1571  FALL       1
I__362/I                         InMux                          0              5628   1571  FALL       1
I__362/O                         InMux                        320              5949   1571  FALL       1
I__363/I                         CascadeMux                     0              5949   1571  FALL       1
I__363/O                         CascadeMux                     0              5949   1571  FALL       1
SPI.shift_reg_87_LC_4_2_5/in2    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_87_LC_4_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_92_LC_4_2_7/lcout
Path End         : SPI.shift_reg_93_LC_4_1_7/in3
Capture Clock    : SPI.shift_reg_93_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_92_LC_4_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_92_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__364/I                         LocalMux                       0              5174   1571  FALL       1
I__364/O                         LocalMux                     455              5628   1571  FALL       1
I__365/I                         InMux                          0              5628   1571  FALL       1
I__365/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_93_LC_4_1_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_93_LC_4_1_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_91_LC_4_2_6/lcout
Path End         : SPI.shift_reg_92_LC_4_2_7/in3
Capture Clock    : SPI.shift_reg_92_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_91_LC_4_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_91_LC_4_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__366/I                         LocalMux                       0              5174   1571  FALL       1
I__366/O                         LocalMux                     455              5628   1571  FALL       1
I__367/I                         InMux                          0              5628   1571  FALL       1
I__367/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_92_LC_4_2_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_92_LC_4_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_87_LC_4_2_5/lcout
Path End         : SPI.shift_reg_88_LC_4_2_2/in3
Capture Clock    : SPI.shift_reg_88_LC_4_2_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_87_LC_4_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_87_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__370/I                         LocalMux                       0              5174   1571  FALL       1
I__370/O                         LocalMux                     455              5628   1571  FALL       1
I__371/I                         InMux                          0              5628   1571  FALL       1
I__371/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_88_LC_4_2_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_88_LC_4_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_90_LC_4_2_4/lcout
Path End         : SPI.shift_reg_91_LC_4_2_6/in3
Capture Clock    : SPI.shift_reg_91_LC_4_2_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_90_LC_4_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_90_LC_4_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__368/I                         LocalMux                       0              5174   1571  FALL       1
I__368/O                         LocalMux                     455              5628   1571  FALL       1
I__369/I                         InMux                          0              5628   1571  FALL       1
I__369/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_91_LC_4_2_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_91_LC_4_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_89_LC_4_2_3/lcout
Path End         : SPI.shift_reg_90_LC_4_2_4/in3
Capture Clock    : SPI.shift_reg_90_LC_4_2_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_89_LC_4_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_89_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__372/I                         LocalMux                       0              5174   1571  FALL       1
I__372/O                         LocalMux                     455              5628   1571  FALL       1
I__373/I                         InMux                          0              5628   1571  FALL       1
I__373/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_90_LC_4_2_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_90_LC_4_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_88_LC_4_2_2/lcout
Path End         : SPI.shift_reg_89_LC_4_2_3/in3
Capture Clock    : SPI.shift_reg_89_LC_4_2_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_88_LC_4_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_88_LC_4_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__374/I                         LocalMux                       0              5174   1571  FALL       1
I__374/O                         LocalMux                     455              5628   1571  FALL       1
I__375/I                         InMux                          0              5628   1571  FALL       1
I__375/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_89_LC_4_2_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_89_LC_4_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_118_LC_4_2_1/lcout
Path End         : SPI.shift_reg_119_LC_4_3_2/in2
Capture Clock    : SPI.shift_reg_119_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_118_LC_4_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_118_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__405/I                          LocalMux                       0              5174   1571  FALL       1
I__405/O                          LocalMux                     455              5628   1571  FALL       1
I__406/I                          InMux                          0              5628   1571  FALL       1
I__406/O                          InMux                        320              5949   1571  FALL       1
I__407/I                          CascadeMux                     0              5949   1571  FALL       1
I__407/O                          CascadeMux                     0              5949   1571  FALL       1
SPI.shift_reg_119_LC_4_3_2/in2    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_119_LC_4_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_117_LC_4_2_0/lcout
Path End         : SPI.shift_reg_118_LC_4_2_1/in3
Capture Clock    : SPI.shift_reg_118_LC_4_2_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_117_LC_4_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_117_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__376/I                          LocalMux                       0              5174   1571  FALL       1
I__376/O                          LocalMux                     455              5628   1571  FALL       1
I__377/I                          InMux                          0              5628   1571  FALL       1
I__377/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_118_LC_4_2_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_118_LC_4_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_93_LC_4_1_7/lcout
Path End         : SPI.shift_reg_94_LC_5_1_1/in3
Capture Clock    : SPI.shift_reg_94_LC_5_1_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_93_LC_4_1_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_93_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__494/I                         LocalMux                       0              5174   1571  FALL       1
I__494/O                         LocalMux                     455              5628   1571  FALL       1
I__495/I                         InMux                          0              5628   1571  FALL       1
I__495/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_94_LC_5_1_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_94_LC_5_1_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_101_LC_4_1_6/lcout
Path End         : SPI.shift_reg_102_LC_4_1_3/in3
Capture Clock    : SPI.shift_reg_102_LC_4_1_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_101_LC_4_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_101_LC_4_1_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__331/I                          LocalMux                       0              5174   1571  FALL       1
I__331/O                          LocalMux                     455              5628   1571  FALL       1
I__332/I                          InMux                          0              5628   1571  FALL       1
I__332/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_102_LC_4_1_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_102_LC_4_1_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_103_LC_4_1_4/lcout
Path End         : SPI.shift_reg_104_LC_4_1_2/in3
Capture Clock    : SPI.shift_reg_104_LC_4_1_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_103_LC_4_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_103_LC_4_1_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__348/I                          LocalMux                       0              5174   1571  FALL       1
I__348/O                          LocalMux                     455              5628   1571  FALL       1
I__349/I                          InMux                          0              5628   1571  FALL       1
I__349/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_104_LC_4_1_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_104_LC_4_1_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_102_LC_4_1_3/lcout
Path End         : SPI.shift_reg_103_LC_4_1_4/in3
Capture Clock    : SPI.shift_reg_103_LC_4_1_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_102_LC_4_1_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_102_LC_4_1_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__350/I                          LocalMux                       0              5174   1571  FALL       1
I__350/O                          LocalMux                     455              5628   1571  FALL       1
I__351/I                          InMux                          0              5628   1571  FALL       1
I__351/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_103_LC_4_1_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_103_LC_4_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_100_LC_4_1_1/lcout
Path End         : SPI.shift_reg_101_LC_4_1_6/in3
Capture Clock    : SPI.shift_reg_101_LC_4_1_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_100_LC_4_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_100_LC_4_1_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__333/I                          LocalMux                       0              5174   1571  FALL       1
I__333/O                          LocalMux                     455              5628   1571  FALL       1
I__334/I                          InMux                          0              5628   1571  FALL       1
I__334/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_101_LC_4_1_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_101_LC_4_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_53_LC_3_7_7/lcout
Path End         : SPI.shift_reg_54_LC_3_6_6/in3
Capture Clock    : SPI.shift_reg_54_LC_3_6_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_53_LC_3_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_53_LC_3_7_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__355/I                         LocalMux                       0              5174   1571  FALL       1
I__355/O                         LocalMux                     455              5628   1571  FALL       1
I__356/I                         InMux                          0              5628   1571  FALL       1
I__356/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_54_LC_3_6_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_54_LC_3_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_52_LC_3_7_6/lcout
Path End         : SPI.shift_reg_53_LC_3_7_7/in3
Capture Clock    : SPI.shift_reg_53_LC_3_7_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_52_LC_3_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_52_LC_3_7_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__357/I                         LocalMux                       0              5174   1571  FALL       1
I__357/O                         LocalMux                     455              5628   1571  FALL       1
I__358/I                         InMux                          0              5628   1571  FALL       1
I__358/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_53_LC_3_7_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_53_LC_3_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_51_LC_3_7_5/lcout
Path End         : SPI.shift_reg_52_LC_3_7_6/in3
Capture Clock    : SPI.shift_reg_52_LC_3_7_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_51_LC_3_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_51_LC_3_7_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__359/I                         LocalMux                       0              5174   1571  FALL       1
I__359/O                         LocalMux                     455              5628   1571  FALL       1
I__360/I                         InMux                          0              5628   1571  FALL       1
I__360/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_52_LC_3_7_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_52_LC_3_7_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_42_LC_3_7_4/lcout
Path End         : SPI.shift_reg_43_LC_4_7_5/in3
Capture Clock    : SPI.shift_reg_43_LC_4_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_42_LC_3_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_42_LC_3_7_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__516/I                         LocalMux                       0              5174   1571  FALL       1
I__516/O                         LocalMux                     455              5628   1571  FALL       1
I__517/I                         InMux                          0              5628   1571  FALL       1
I__517/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_43_LC_4_7_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_43_LC_4_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_41_LC_3_7_3/lcout
Path End         : SPI.shift_reg_42_LC_3_7_4/in3
Capture Clock    : SPI.shift_reg_42_LC_3_7_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_41_LC_3_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_41_LC_3_7_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__311/I                         LocalMux                       0              5174   1571  FALL       1
I__311/O                         LocalMux                     455              5628   1571  FALL       1
I__312/I                         InMux                          0              5628   1571  FALL       1
I__312/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_42_LC_3_7_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_42_LC_3_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_40_LC_3_7_2/lcout
Path End         : SPI.shift_reg_41_LC_3_7_3/in3
Capture Clock    : SPI.shift_reg_41_LC_3_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_40_LC_3_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_40_LC_3_7_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__313/I                         LocalMux                       0              5174   1571  FALL       1
I__313/O                         LocalMux                     455              5628   1571  FALL       1
I__314/I                         InMux                          0              5628   1571  FALL       1
I__314/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_41_LC_3_7_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_41_LC_3_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_39_LC_3_7_1/lcout
Path End         : SPI.shift_reg_40_LC_3_7_2/in3
Capture Clock    : SPI.shift_reg_40_LC_3_7_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_39_LC_3_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_39_LC_3_7_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__315/I                         LocalMux                       0              5174   1571  FALL       1
I__315/O                         LocalMux                     455              5628   1571  FALL       1
I__316/I                         InMux                          0              5628   1571  FALL       1
I__316/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_40_LC_3_7_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_40_LC_3_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_38_LC_3_7_0/lcout
Path End         : SPI.shift_reg_39_LC_3_7_1/in3
Capture Clock    : SPI.shift_reg_39_LC_3_7_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_38_LC_3_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_38_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__317/I                         LocalMux                       0              5174   1571  FALL       1
I__317/O                         LocalMux                     455              5628   1571  FALL       1
I__318/I                         InMux                          0              5628   1571  FALL       1
I__318/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_39_LC_3_7_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_39_LC_3_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_37_LC_3_6_7/lcout
Path End         : SPI.shift_reg_38_LC_3_7_0/in3
Capture Clock    : SPI.shift_reg_38_LC_3_7_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_37_LC_3_6_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_37_LC_3_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__319/I                         LocalMux                       0              5174   1571  FALL       1
I__319/O                         LocalMux                     455              5628   1571  FALL       1
I__320/I                         InMux                          0              5628   1571  FALL       1
I__320/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_38_LC_3_7_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_38_LC_3_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_54_LC_3_6_6/lcout
Path End         : SPI.shift_reg_55_LC_3_5_2/in3
Capture Clock    : SPI.shift_reg_55_LC_3_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_54_LC_3_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_54_LC_3_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__323/I                         LocalMux                       0              5174   1571  FALL       1
I__323/O                         LocalMux                     455              5628   1571  FALL       1
I__324/I                         InMux                          0              5628   1571  FALL       1
I__324/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_55_LC_3_5_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_55_LC_3_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_31_LC_3_6_5/lcout
Path End         : SPI.shift_reg_32_LC_3_6_2/in3
Capture Clock    : SPI.shift_reg_32_LC_3_6_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_31_LC_3_6_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_31_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__325/I                         LocalMux                       0              5174   1571  FALL       1
I__325/O                         LocalMux                     455              5628   1571  FALL       1
I__326/I                         InMux                          0              5628   1571  FALL       1
I__326/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_32_LC_3_6_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_32_LC_3_6_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_34_LC_3_6_4/lcout
Path End         : SPI.shift_reg_35_LC_3_6_0/in3
Capture Clock    : SPI.shift_reg_35_LC_3_6_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_34_LC_3_6_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_34_LC_3_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__280/I                         LocalMux                       0              5174   1571  FALL       1
I__280/O                         LocalMux                     455              5628   1571  FALL       1
I__281/I                         InMux                          0              5628   1571  FALL       1
I__281/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_35_LC_3_6_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_35_LC_3_6_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_33_LC_3_6_3/lcout
Path End         : SPI.shift_reg_34_LC_3_6_4/in3
Capture Clock    : SPI.shift_reg_34_LC_3_6_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_33_LC_3_6_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_33_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__282/I                         LocalMux                       0              5174   1571  FALL       1
I__282/O                         LocalMux                     455              5628   1571  FALL       1
I__283/I                         InMux                          0              5628   1571  FALL       1
I__283/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_34_LC_3_6_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_34_LC_3_6_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_32_LC_3_6_2/lcout
Path End         : SPI.shift_reg_33_LC_3_6_3/in3
Capture Clock    : SPI.shift_reg_33_LC_3_6_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_32_LC_3_6_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_32_LC_3_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__284/I                         LocalMux                       0              5174   1571  FALL       1
I__284/O                         LocalMux                     455              5628   1571  FALL       1
I__285/I                         InMux                          0              5628   1571  FALL       1
I__285/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_33_LC_3_6_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_33_LC_3_6_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_36_LC_3_6_1/lcout
Path End         : SPI.shift_reg_37_LC_3_6_7/in3
Capture Clock    : SPI.shift_reg_37_LC_3_6_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_36_LC_3_6_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_36_LC_3_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__321/I                         LocalMux                       0              5174   1571  FALL       1
I__321/O                         LocalMux                     455              5628   1571  FALL       1
I__322/I                         InMux                          0              5628   1571  FALL       1
I__322/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_37_LC_3_6_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_37_LC_3_6_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_35_LC_3_6_0/lcout
Path End         : SPI.shift_reg_36_LC_3_6_1/in3
Capture Clock    : SPI.shift_reg_36_LC_3_6_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_35_LC_3_6_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_35_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__286/I                         LocalMux                       0              5174   1571  FALL       1
I__286/O                         LocalMux                     455              5628   1571  FALL       1
I__287/I                         InMux                          0              5628   1571  FALL       1
I__287/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_36_LC_3_6_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_36_LC_3_6_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_29_LC_3_5_7/lcout
Path End         : SPI.shift_reg_30_LC_3_5_6/in3
Capture Clock    : SPI.shift_reg_30_LC_3_5_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_29_LC_3_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_29_LC_3_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__288/I                         LocalMux                       0              5174   1571  FALL       1
I__288/O                         LocalMux                     455              5628   1571  FALL       1
I__289/I                         InMux                          0              5628   1571  FALL       1
I__289/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_30_LC_3_5_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_30_LC_3_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_30_LC_3_5_6/lcout
Path End         : SPI.shift_reg_31_LC_3_6_5/in3
Capture Clock    : SPI.shift_reg_31_LC_3_6_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_30_LC_3_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_30_LC_3_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__327/I                         LocalMux                       0              5174   1571  FALL       1
I__327/O                         LocalMux                     455              5628   1571  FALL       1
I__328/I                         InMux                          0              5628   1571  FALL       1
I__328/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_31_LC_3_6_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_31_LC_3_6_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_59_LC_3_5_5/lcout
Path End         : SPI.shift_reg_60_LC_3_5_1/in3
Capture Clock    : SPI.shift_reg_60_LC_3_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_59_LC_3_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_59_LC_3_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__305/I                         LocalMux                       0              5174   1571  FALL       1
I__305/O                         LocalMux                     455              5628   1571  FALL       1
I__306/I                         InMux                          0              5628   1571  FALL       1
I__306/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_60_LC_3_5_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_60_LC_3_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_58_LC_3_5_4/lcout
Path End         : SPI.shift_reg_59_LC_3_5_5/in3
Capture Clock    : SPI.shift_reg_59_LC_3_5_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_58_LC_3_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_58_LC_3_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__307/I                         LocalMux                       0              5174   1571  FALL       1
I__307/O                         LocalMux                     455              5628   1571  FALL       1
I__308/I                         InMux                          0              5628   1571  FALL       1
I__308/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_59_LC_3_5_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_59_LC_3_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_57_LC_3_5_3/lcout
Path End         : SPI.shift_reg_58_LC_3_5_4/in3
Capture Clock    : SPI.shift_reg_58_LC_3_5_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_57_LC_3_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_57_LC_3_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__309/I                         LocalMux                       0              5174   1571  FALL       1
I__309/O                         LocalMux                     455              5628   1571  FALL       1
I__310/I                         InMux                          0              5628   1571  FALL       1
I__310/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_58_LC_3_5_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_58_LC_3_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_55_LC_3_5_2/lcout
Path End         : SPI.shift_reg_56_LC_3_5_0/in3
Capture Clock    : SPI.shift_reg_56_LC_3_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_55_LC_3_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_55_LC_3_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__266/I                         LocalMux                       0              5174   1571  FALL       1
I__266/O                         LocalMux                     455              5628   1571  FALL       1
I__267/I                         InMux                          0              5628   1571  FALL       1
I__267/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_56_LC_3_5_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_56_LC_3_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_60_LC_3_5_1/lcout
Path End         : SPI.shift_reg_61_LC_4_4_6/in3
Capture Clock    : SPI.shift_reg_61_LC_4_4_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_60_LC_3_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_60_LC_3_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__432/I                         LocalMux                       0              5174   1571  FALL       1
I__432/O                         LocalMux                     455              5628   1571  FALL       1
I__433/I                         InMux                          0              5628   1571  FALL       1
I__433/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_61_LC_4_4_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_61_LC_4_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_56_LC_3_5_0/lcout
Path End         : SPI.shift_reg_57_LC_3_5_3/in3
Capture Clock    : SPI.shift_reg_57_LC_3_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_56_LC_3_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_56_LC_3_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__264/I                         LocalMux                       0              5174   1571  FALL       1
I__264/O                         LocalMux                     455              5628   1571  FALL       1
I__265/I                         InMux                          0              5628   1571  FALL       1
I__265/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_57_LC_3_5_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_57_LC_3_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_21_LC_3_4_7/lcout
Path End         : SPI.shift_reg_22_LC_3_4_0/in3
Capture Clock    : SPI.shift_reg_22_LC_3_4_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_3_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_21_LC_3_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__268/I                         LocalMux                       0              5174   1571  FALL       1
I__268/O                         LocalMux                     455              5628   1571  FALL       1
I__269/I                         InMux                          0              5628   1571  FALL       1
I__269/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_22_LC_3_4_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_3_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_28_LC_3_4_6/lcout
Path End         : SPI.shift_reg_29_LC_3_5_7/in3
Capture Clock    : SPI.shift_reg_29_LC_3_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_28_LC_3_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_28_LC_3_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__290/I                         LocalMux                       0              5174   1571  FALL       1
I__290/O                         LocalMux                     455              5628   1571  FALL       1
I__291/I                         InMux                          0              5628   1571  FALL       1
I__291/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_29_LC_3_5_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_29_LC_3_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_27_LC_3_4_5/lcout
Path End         : SPI.shift_reg_28_LC_3_4_6/in3
Capture Clock    : SPI.shift_reg_28_LC_3_4_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_27_LC_3_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_27_LC_3_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__270/I                         LocalMux                       0              5174   1571  FALL       1
I__270/O                         LocalMux                     455              5628   1571  FALL       1
I__271/I                         InMux                          0              5628   1571  FALL       1
I__271/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_28_LC_3_4_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_28_LC_3_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_26_LC_3_4_4/lcout
Path End         : SPI.shift_reg_27_LC_3_4_5/in3
Capture Clock    : SPI.shift_reg_27_LC_3_4_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_26_LC_3_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_26_LC_3_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__272/I                         LocalMux                       0              5174   1571  FALL       1
I__272/O                         LocalMux                     455              5628   1571  FALL       1
I__273/I                         InMux                          0              5628   1571  FALL       1
I__273/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_27_LC_3_4_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_27_LC_3_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_25_LC_3_4_3/lcout
Path End         : SPI.shift_reg_26_LC_3_4_4/in3
Capture Clock    : SPI.shift_reg_26_LC_3_4_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_25_LC_3_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_25_LC_3_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__274/I                         LocalMux                       0              5174   1571  FALL       1
I__274/O                         LocalMux                     455              5628   1571  FALL       1
I__275/I                         InMux                          0              5628   1571  FALL       1
I__275/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_26_LC_3_4_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_26_LC_3_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_24_LC_3_4_2/lcout
Path End         : SPI.shift_reg_25_LC_3_4_3/in3
Capture Clock    : SPI.shift_reg_25_LC_3_4_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_24_LC_3_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_24_LC_3_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__276/I                         LocalMux                       0              5174   1571  FALL       1
I__276/O                         LocalMux                     455              5628   1571  FALL       1
I__277/I                         InMux                          0              5628   1571  FALL       1
I__277/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_25_LC_3_4_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_25_LC_3_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_23_LC_3_4_1/lcout
Path End         : SPI.shift_reg_24_LC_3_4_2/in3
Capture Clock    : SPI.shift_reg_24_LC_3_4_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_3_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_23_LC_3_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__278/I                         LocalMux                       0              5174   1571  FALL       1
I__278/O                         LocalMux                     455              5628   1571  FALL       1
I__279/I                         InMux                          0              5628   1571  FALL       1
I__279/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_24_LC_3_4_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_24_LC_3_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_22_LC_3_4_0/lcout
Path End         : SPI.shift_reg_23_LC_3_4_1/in3
Capture Clock    : SPI.shift_reg_23_LC_3_4_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_3_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_22_LC_3_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__248/I                         LocalMux                       0              5174   1571  FALL       1
I__248/O                         LocalMux                     455              5628   1571  FALL       1
I__249/I                         InMux                          0              5628   1571  FALL       1
I__249/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_23_LC_3_4_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_3_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_88_LC_4_2_2/in1
Capture Clock    : SPI.shift_reg_88_LC_4_2_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__476/I                                    LocalMux                       0              5174   1571  FALL       1
I__476/O                                    LocalMux                     455              5628   1571  FALL       1
I__480/I                                    InMux                          0              5628   1571  FALL       1
I__480/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_88_LC_4_2_2/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_88_LC_4_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_12_LC_2_3_3/in0
Capture Clock    : SPI.shift_reg_12_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__386/I                                 LocalMux                       0              5174   1571  FALL       1
I__386/O                                 LocalMux                     455              5628   1571  FALL       1
I__388/I                                 InMux                          0              5628   1571  FALL       1
I__388/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_12_LC_2_3_3/in0            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_2_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_63_LC_4_4_5/in1
Capture Clock    : SPI.shift_reg_63_LC_4_4_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__413/I                               LocalMux                       0              5174   1571  FALL       1
I__413/O                               LocalMux                     455              5628   1571  FALL       1
I__416/I                               InMux                          0              5628   1571  FALL       1
I__416/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_63_LC_4_4_5/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_63_LC_4_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_112_LC_3_2_3/in1
Capture Clock    : SPI.shift_reg_112_LC_3_2_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__558/I                                    LocalMux                       0              5174   1571  FALL       1
I__558/O                                    LocalMux                     455              5628   1571  FALL       1
I__562/I                                    InMux                          0              5628   1571  FALL       1
I__562/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_112_LC_3_2_3/in1              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_112_LC_3_2_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_22_LC_3_4_0/in1
Capture Clock    : SPI.shift_reg_22_LC_3_4_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__293/I                                 LocalMux                       0              5174   1571  FALL       1
I__293/O                                 LocalMux                     455              5628   1571  FALL       1
I__295/I                                 InMux                          0              5628   1571  FALL       1
I__295/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_22_LC_3_4_0/in1            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_3_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_9_LC_2_3_1/in1
Capture Clock    : SPI.shift_reg_9_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__250/I                          LocalMux                       0              5174   1571  FALL       1
I__250/O                          LocalMux                     455              5628   1571  FALL       1
I__252/I                          InMux                          0              5628   1571  FALL       1
I__252/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_9_LC_2_3_1/in1      LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_3_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_116_LC_3_2_7/lcout
Path End         : SPI.shift_reg_117_LC_4_2_0/in3
Capture Clock    : SPI.shift_reg_117_LC_4_2_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_116_LC_3_2_7/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_116_LC_3_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__329/I                          LocalMux                       0              5174   1571  FALL       1
I__329/O                          LocalMux                     455              5628   1571  FALL       1
I__330/I                          InMux                          0              5628   1571  FALL       1
I__330/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_117_LC_4_2_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_117_LC_4_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_115_LC_3_2_6/lcout
Path End         : SPI.shift_reg_116_LC_3_2_7/in3
Capture Clock    : SPI.shift_reg_116_LC_3_2_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_115_LC_3_2_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_115_LC_3_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__262/I                          LocalMux                       0              5174   1571  FALL       1
I__262/O                          LocalMux                     455              5628   1571  FALL       1
I__263/I                          InMux                          0              5628   1571  FALL       1
I__263/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_116_LC_3_2_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_116_LC_3_2_7/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_114_LC_3_2_5/lcout
Path End         : SPI.shift_reg_115_LC_3_2_6/in3
Capture Clock    : SPI.shift_reg_115_LC_3_2_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_114_LC_3_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_114_LC_3_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__232/I                          LocalMux                       0              5174   1571  FALL       1
I__232/O                          LocalMux                     455              5628   1571  FALL       1
I__233/I                          InMux                          0              5628   1571  FALL       1
I__233/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_115_LC_3_2_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_115_LC_3_2_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_113_LC_3_2_4/lcout
Path End         : SPI.shift_reg_114_LC_3_2_5/in3
Capture Clock    : SPI.shift_reg_114_LC_3_2_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_113_LC_3_2_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_113_LC_3_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__234/I                          LocalMux                       0              5174   1571  FALL       1
I__234/O                          LocalMux                     455              5628   1571  FALL       1
I__235/I                          InMux                          0              5628   1571  FALL       1
I__235/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_114_LC_3_2_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_114_LC_3_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_112_LC_3_2_3/lcout
Path End         : SPI.shift_reg_113_LC_3_2_4/in3
Capture Clock    : SPI.shift_reg_113_LC_3_2_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_112_LC_3_2_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_112_LC_3_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__236/I                          LocalMux                       0              5174   1571  FALL       1
I__236/O                          LocalMux                     455              5628   1571  FALL       1
I__237/I                          InMux                          0              5628   1571  FALL       1
I__237/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_113_LC_3_2_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_113_LC_3_2_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_111_LC_3_2_2/lcout
Path End         : SPI.shift_reg_112_LC_3_2_3/in3
Capture Clock    : SPI.shift_reg_112_LC_3_2_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_111_LC_3_2_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_111_LC_3_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__238/I                          LocalMux                       0              5174   1571  FALL       1
I__238/O                          LocalMux                     455              5628   1571  FALL       1
I__239/I                          InMux                          0              5628   1571  FALL       1
I__239/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_112_LC_3_2_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_112_LC_3_2_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_110_LC_3_2_1/lcout
Path End         : SPI.shift_reg_111_LC_3_2_2/in3
Capture Clock    : SPI.shift_reg_111_LC_3_2_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_110_LC_3_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_110_LC_3_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__240/I                          LocalMux                       0              5174   1571  FALL       1
I__240/O                          LocalMux                     455              5628   1571  FALL       1
I__241/I                          InMux                          0              5628   1571  FALL       1
I__241/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_111_LC_3_2_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_111_LC_3_2_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_109_LC_3_2_0/lcout
Path End         : SPI.shift_reg_110_LC_3_2_1/in3
Capture Clock    : SPI.shift_reg_110_LC_3_2_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_109_LC_3_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_109_LC_3_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__242/I                          LocalMux                       0              5174   1571  FALL       1
I__242/O                          LocalMux                     455              5628   1571  FALL       1
I__243/I                          InMux                          0              5628   1571  FALL       1
I__243/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_110_LC_3_2_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_110_LC_3_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_102_LC_4_1_3/in1
Capture Clock    : SPI.shift_reg_102_LC_4_1_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__335/I                                    LocalMux                       0              5174   1571  FALL       1
I__335/O                                    LocalMux                     455              5628   1571  FALL       1
I__338/I                                    InMux                          0              5628   1571  FALL       1
I__338/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_102_LC_4_1_3/in1              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_102_LC_4_1_3/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_15_LC_2_3_6/lcout
Path End         : SPI.shift_reg_16_LC_2_3_7/in3
Capture Clock    : SPI.shift_reg_16_LC_2_3_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_2_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_15_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__246/I                         LocalMux                       0              5174   1571  FALL       1
I__246/O                         LocalMux                     455              5628   1571  FALL       1
I__247/I                         InMux                          0              5628   1571  FALL       1
I__247/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_16_LC_2_3_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_2_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_14_LC_2_3_5/lcout
Path End         : SPI.shift_reg_15_LC_2_3_6/in3
Capture Clock    : SPI.shift_reg_15_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_2_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_14_LC_2_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__214/I                         LocalMux                       0              5174   1571  FALL       1
I__214/O                         LocalMux                     455              5628   1571  FALL       1
I__215/I                         InMux                          0              5628   1571  FALL       1
I__215/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_15_LC_2_3_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_2_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_13_LC_2_3_4/lcout
Path End         : SPI.shift_reg_14_LC_2_3_5/in3
Capture Clock    : SPI.shift_reg_14_LC_2_3_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_2_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_13_LC_2_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__216/I                         LocalMux                       0              5174   1571  FALL       1
I__216/O                         LocalMux                     455              5628   1571  FALL       1
I__217/I                         InMux                          0              5628   1571  FALL       1
I__217/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_14_LC_2_3_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_2_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_12_LC_2_3_3/lcout
Path End         : SPI.shift_reg_13_LC_2_3_4/in3
Capture Clock    : SPI.shift_reg_13_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_2_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_12_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__218/I                         LocalMux                       0              5174   1571  FALL       1
I__218/O                         LocalMux                     455              5628   1571  FALL       1
I__219/I                         InMux                          0              5628   1571  FALL       1
I__219/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_13_LC_2_3_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_2_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_11_LC_2_3_2/lcout
Path End         : SPI.shift_reg_12_LC_2_3_3/in3
Capture Clock    : SPI.shift_reg_12_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_2_3_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_11_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__220/I                         LocalMux                       0              5174   1571  FALL       1
I__220/O                         LocalMux                     455              5628   1571  FALL       1
I__221/I                         InMux                          0              5628   1571  FALL       1
I__221/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_12_LC_2_3_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_2_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_9_LC_2_3_1/lcout
Path End         : SPI.shift_reg_10_LC_2_3_0/in3
Capture Clock    : SPI.shift_reg_10_LC_2_3_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_3_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_9_LC_2_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__224/I                        LocalMux                       0              5174   1571  FALL       1
I__224/O                        LocalMux                     455              5628   1571  FALL       1
I__225/I                        InMux                          0              5628   1571  FALL       1
I__225/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_10_LC_2_3_0/in3   LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_10_LC_2_3_0/lcout
Path End         : SPI.shift_reg_11_LC_2_3_2/in3
Capture Clock    : SPI.shift_reg_11_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_10_LC_2_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__222/I                         LocalMux                       0              5174   1571  FALL       1
I__222/O                         LocalMux                     455              5628   1571  FALL       1
I__223/I                         InMux                          0              5628   1571  FALL       1
I__223/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_11_LC_2_3_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_2_3_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_8_LC_2_2_7/lcout
Path End         : SPI.shift_reg_9_LC_2_3_1/in3
Capture Clock    : SPI.shift_reg_9_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_8_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__226/I                        LocalMux                       0              5174   1571  FALL       1
I__226/O                        LocalMux                     455              5628   1571  FALL       1
I__227/I                        InMux                          0              5628   1571  FALL       1
I__227/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_9_LC_2_3_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_3_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_7_LC_2_2_6/lcout
Path End         : SPI.shift_reg_8_LC_2_2_7/in3
Capture Clock    : SPI.shift_reg_8_LC_2_2_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_7_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__228/I                        LocalMux                       0              5174   1571  FALL       1
I__228/O                        LocalMux                     455              5628   1571  FALL       1
I__229/I                        InMux                          0              5628   1571  FALL       1
I__229/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_8_LC_2_2_7/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_1_LC_2_2_5/lcout
Path End         : SPI.shift_reg_2_LC_2_2_1/in3
Capture Clock    : SPI.shift_reg_2_LC_2_2_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_1_LC_2_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__194/I                        LocalMux                       0              5174   1571  FALL       1
I__194/O                        LocalMux                     455              5628   1571  FALL       1
I__195/I                        InMux                          0              5628   1571  FALL       1
I__195/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_2_LC_2_2_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_5_LC_2_2_4/lcout
Path End         : SPI.shift_reg_6_LC_2_2_0/in3
Capture Clock    : SPI.shift_reg_6_LC_2_2_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_5_LC_2_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__198/I                        LocalMux                       0              5174   1571  FALL       1
I__198/O                        LocalMux                     455              5628   1571  FALL       1
I__199/I                        InMux                          0              5628   1571  FALL       1
I__199/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_6_LC_2_2_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_4_LC_2_2_3/lcout
Path End         : SPI.shift_reg_5_LC_2_2_4/in3
Capture Clock    : SPI.shift_reg_5_LC_2_2_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_4_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__200/I                        LocalMux                       0              5174   1571  FALL       1
I__200/O                        LocalMux                     455              5628   1571  FALL       1
I__201/I                        InMux                          0              5628   1571  FALL       1
I__201/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_5_LC_2_2_4/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_3_LC_2_2_2/lcout
Path End         : SPI.shift_reg_4_LC_2_2_3/in3
Capture Clock    : SPI.shift_reg_4_LC_2_2_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_2/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_3_LC_2_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__202/I                        LocalMux                       0              5174   1571  FALL       1
I__202/O                        LocalMux                     455              5628   1571  FALL       1
I__203/I                        InMux                          0              5628   1571  FALL       1
I__203/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_4_LC_2_2_3/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_2_LC_2_2_1/lcout
Path End         : SPI.shift_reg_3_LC_2_2_2/in3
Capture Clock    : SPI.shift_reg_3_LC_2_2_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__204/I                        LocalMux                       0              5174   1571  FALL       1
I__204/O                        LocalMux                     455              5628   1571  FALL       1
I__205/I                        InMux                          0              5628   1571  FALL       1
I__205/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_3_LC_2_2_2/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_2/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_6_LC_2_2_0/lcout
Path End         : SPI.shift_reg_7_LC_2_2_6/in3
Capture Clock    : SPI.shift_reg_7_LC_2_2_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_6_LC_2_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__230/I                        LocalMux                       0              5174   1571  FALL       1
I__230/O                        LocalMux                     455              5628   1571  FALL       1
I__231/I                        InMux                          0              5628   1571  FALL       1
I__231/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_7_LC_2_2_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_0_LC_2_1_7/lcout
Path End         : SPI.shift_reg_1_LC_2_2_5/in3
Capture Clock    : SPI.shift_reg_1_LC_2_2_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_0_LC_2_1_7/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_0_LC_2_1_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__196/I                        LocalMux                       0              5174   1571  FALL       1
I__196/O                        LocalMux                     455              5628   1571  FALL       1
I__197/I                        InMux                          0              5628   1571  FALL       1
I__197/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_1_LC_2_2_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_108_LC_2_1_6/lcout
Path End         : SPI.shift_reg_109_LC_3_2_0/in3
Capture Clock    : SPI.shift_reg_109_LC_3_2_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_108_LC_2_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_108_LC_2_1_6/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__244/I                          LocalMux                       0              5174   1571  FALL       1
I__244/O                          LocalMux                     455              5628   1571  FALL       1
I__245/I                          InMux                          0              5628   1571  FALL       1
I__245/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_109_LC_3_2_0/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_109_LC_3_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_107_LC_2_1_5/lcout
Path End         : SPI.shift_reg_108_LC_2_1_6/in3
Capture Clock    : SPI.shift_reg_108_LC_2_1_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_107_LC_2_1_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_107_LC_2_1_5/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__210/I                          LocalMux                       0              5174   1571  FALL       1
I__210/O                          LocalMux                     455              5628   1571  FALL       1
I__211/I                          InMux                          0              5628   1571  FALL       1
I__211/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_108_LC_2_1_6/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_108_LC_2_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_105_LC_2_1_4/lcout
Path End         : SPI.shift_reg_106_LC_2_1_1/in3
Capture Clock    : SPI.shift_reg_106_LC_2_1_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_105_LC_2_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_105_LC_2_1_4/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__165/I                          LocalMux                       0              5174   1571  FALL       1
I__165/O                          LocalMux                     455              5628   1571  FALL       1
I__166/I                          InMux                          0              5628   1571  FALL       1
I__166/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_106_LC_2_1_1/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_106_LC_2_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_106_LC_2_1_1/lcout
Path End         : SPI.shift_reg_107_LC_2_1_5/in3
Capture Clock    : SPI.shift_reg_107_LC_2_1_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_106_LC_2_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_106_LC_2_1_1/lcout  LogicCell40_SEQ_MODE_1000    796              5174   1571  FALL       1
I__212/I                          LocalMux                       0              5174   1571  FALL       1
I__212/O                          LocalMux                     455              5628   1571  FALL       1
I__213/I                          InMux                          0              5628   1571  FALL       1
I__213/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_107_LC_2_1_5/in3    LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_107_LC_2_1_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_3_LC_2_2_2/in1
Capture Clock    : SPI.shift_reg_3_LC_2_2_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__251/I                          LocalMux                       0              5174   1571  FALL       1
I__251/O                          LocalMux                     455              5628   1571  FALL       1
I__254/I                          InMux                          0              5628   1571  FALL       1
I__254/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_3_LC_2_2_2/in1      LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_2/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_10_LC_2_3_0/in0
Capture Clock    : SPI.shift_reg_10_LC_2_3_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__250/I                          LocalMux                       0              5174   1571  FALL       1
I__250/O                          LocalMux                     455              5628   1571  FALL       1
I__253/I                          InMux                          0              5628   1571  FALL       1
I__253/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_10_LC_2_3_0/in0     LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_5_LC_2_2_4/in1
Capture Clock    : SPI.shift_reg_5_LC_2_2_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__251/I                          LocalMux                       0              5174   1571  FALL       1
I__251/O                          LocalMux                     455              5628   1571  FALL       1
I__255/I                          InMux                          0              5628   1571  FALL       1
I__255/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_5_LC_2_2_4/in1      LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_6_LC_2_2_0/in1
Capture Clock    : SPI.shift_reg_6_LC_2_2_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__251/I                          LocalMux                       0              5174   1571  FALL       1
I__251/O                          LocalMux                     455              5628   1571  FALL       1
I__256/I                          InMux                          0              5628   1571  FALL       1
I__256/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_6_LC_2_2_0/in1      LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_7_LC_2_2_6/in1
Capture Clock    : SPI.shift_reg_7_LC_2_2_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__251/I                          LocalMux                       0              5174   1571  FALL       1
I__251/O                          LocalMux                     455              5628   1571  FALL       1
I__257/I                          InMux                          0              5628   1571  FALL       1
I__257/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_7_LC_2_2_6/in1      LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_1_LC_2_2_5/in0
Capture Clock    : SPI.shift_reg_1_LC_2_2_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__251/I                          LocalMux                       0              5174   1571  FALL       1
I__251/O                          LocalMux                     455              5628   1571  FALL       1
I__258/I                          InMux                          0              5628   1571  FALL       1
I__258/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_1_LC_2_2_5/in0      LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_2_LC_2_2_1/in0
Capture Clock    : SPI.shift_reg_2_LC_2_2_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__251/I                          LocalMux                       0              5174   1571  FALL       1
I__251/O                          LocalMux                     455              5628   1571  FALL       1
I__259/I                          InMux                          0              5628   1571  FALL       1
I__259/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_2_LC_2_2_1/in0      LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_4_LC_2_2_3/in0
Capture Clock    : SPI.shift_reg_4_LC_2_2_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__251/I                          LocalMux                       0              5174   1571  FALL       1
I__251/O                          LocalMux                     455              5628   1571  FALL       1
I__260/I                          InMux                          0              5628   1571  FALL       1
I__260/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_4_LC_2_2_3/in0      LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_LC_3_3_0/lcout
Path End         : SPI.shift_reg_8_LC_2_2_7/in0
Capture Clock    : SPI.shift_reg_8_LC_2_2_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__251/I                          LocalMux                       0              5174   1571  FALL       1
I__251/O                          LocalMux                     455              5628   1571  FALL       1
I__261/I                          InMux                          0              5628   1571  FALL       1
I__261/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_8_LC_2_2_7/in0      LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__179/I                                        ClkMux                         0              4037  FALL       1
I__179/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_6C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_6C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_24_LC_3_4_2/in1
Capture Clock    : SPI.shift_reg_24_LC_3_4_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__293/I                                 LocalMux                       0              5174   1571  FALL       1
I__293/O                                 LocalMux                     455              5628   1571  FALL       1
I__296/I                                 InMux                          0              5628   1571  FALL       1
I__296/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_24_LC_3_4_2/in1            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_24_LC_3_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_26_LC_3_4_4/in1
Capture Clock    : SPI.shift_reg_26_LC_3_4_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__293/I                                 LocalMux                       0              5174   1571  FALL       1
I__293/O                                 LocalMux                     455              5628   1571  FALL       1
I__297/I                                 InMux                          0              5628   1571  FALL       1
I__297/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_26_LC_3_4_4/in1            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_26_LC_3_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_28_LC_3_4_6/in1
Capture Clock    : SPI.shift_reg_28_LC_3_4_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__293/I                                 LocalMux                       0              5174   1571  FALL       1
I__293/O                                 LocalMux                     455              5628   1571  FALL       1
I__298/I                                 InMux                          0              5628   1571  FALL       1
I__298/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_28_LC_3_4_6/in1            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_28_LC_3_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_21_LC_3_4_7/in0
Capture Clock    : SPI.shift_reg_21_LC_3_4_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__293/I                                 LocalMux                       0              5174   1571  FALL       1
I__293/O                                 LocalMux                     455              5628   1571  FALL       1
I__299/I                                 InMux                          0              5628   1571  FALL       1
I__299/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_21_LC_3_4_7/in0            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_3_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_23_LC_3_4_1/in0
Capture Clock    : SPI.shift_reg_23_LC_3_4_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__293/I                                 LocalMux                       0              5174   1571  FALL       1
I__293/O                                 LocalMux                     455              5628   1571  FALL       1
I__300/I                                 InMux                          0              5628   1571  FALL       1
I__300/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_23_LC_3_4_1/in0            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_3_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_25_LC_3_4_3/in0
Capture Clock    : SPI.shift_reg_25_LC_3_4_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__293/I                                 LocalMux                       0              5174   1571  FALL       1
I__293/O                                 LocalMux                     455              5628   1571  FALL       1
I__301/I                                 InMux                          0              5628   1571  FALL       1
I__301/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_25_LC_3_4_3/in0            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_25_LC_3_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_27_LC_3_4_5/in0
Capture Clock    : SPI.shift_reg_27_LC_3_4_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__293/I                                 LocalMux                       0              5174   1571  FALL       1
I__293/O                                 LocalMux                     455              5628   1571  FALL       1
I__302/I                                 InMux                          0              5628   1571  FALL       1
I__302/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_27_LC_3_4_5/in0            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__176/I                                        ClkMux                         0              4037  FALL       1
I__176/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_27_LC_3_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_106_LC_2_1_1/in1
Capture Clock    : SPI.shift_reg_106_LC_2_1_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__336/I                                    LocalMux                       0              5174   1571  FALL       1
I__336/O                                    LocalMux                     455              5628   1571  FALL       1
I__342/I                                    InMux                          0              5628   1571  FALL       1
I__342/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_106_LC_2_1_1/in1              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_106_LC_2_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_110_LC_3_2_1/in0
Capture Clock    : SPI.shift_reg_110_LC_3_2_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__337/I                                    LocalMux                       0              5174   1571  FALL       1
I__337/O                                    LocalMux                     455              5628   1571  FALL       1
I__346/I                                    InMux                          0              5628   1571  FALL       1
I__346/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_110_LC_3_2_1/in0              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_110_LC_3_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_101_LC_4_1_6/in0
Capture Clock    : SPI.shift_reg_101_LC_4_1_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__335/I                                    LocalMux                       0              5174   1571  FALL       1
I__335/O                                    LocalMux                     455              5628   1571  FALL       1
I__339/I                                    InMux                          0              5628   1571  FALL       1
I__339/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_101_LC_4_1_6/in0              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_101_LC_4_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_103_LC_4_1_4/in0
Capture Clock    : SPI.shift_reg_103_LC_4_1_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__335/I                                    LocalMux                       0              5174   1571  FALL       1
I__335/O                                    LocalMux                     455              5628   1571  FALL       1
I__340/I                                    InMux                          0              5628   1571  FALL       1
I__340/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_103_LC_4_1_4/in0              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_103_LC_4_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_104_LC_4_1_2/in0
Capture Clock    : SPI.shift_reg_104_LC_4_1_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__335/I                                    LocalMux                       0              5174   1571  FALL       1
I__335/O                                    LocalMux                     455              5628   1571  FALL       1
I__341/I                                    InMux                          0              5628   1571  FALL       1
I__341/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_104_LC_4_1_2/in0              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_104_LC_4_1_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_107_LC_2_1_5/in1
Capture Clock    : SPI.shift_reg_107_LC_2_1_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__336/I                                    LocalMux                       0              5174   1571  FALL       1
I__336/O                                    LocalMux                     455              5628   1571  FALL       1
I__343/I                                    InMux                          0              5628   1571  FALL       1
I__343/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_107_LC_2_1_5/in1              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_107_LC_2_1_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_105_LC_2_1_4/in0
Capture Clock    : SPI.shift_reg_105_LC_2_1_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__336/I                                    LocalMux                       0              5174   1571  FALL       1
I__336/O                                    LocalMux                     455              5628   1571  FALL       1
I__344/I                                    InMux                          0              5628   1571  FALL       1
I__344/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_105_LC_2_1_4/in0              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_105_LC_2_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_108_LC_2_1_6/in0
Capture Clock    : SPI.shift_reg_108_LC_2_1_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__336/I                                    LocalMux                       0              5174   1571  FALL       1
I__336/O                                    LocalMux                     455              5628   1571  FALL       1
I__345/I                                    InMux                          0              5628   1571  FALL       1
I__345/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_108_LC_2_1_6/in0              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_108_LC_2_1_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout
Path End         : SPI.shift_reg_109_LC_3_2_0/in1
Capture Clock    : SPI.shift_reg_109_LC_3_2_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__337/I                                    LocalMux                       0              5174   1571  FALL       1
I__337/O                                    LocalMux                     455              5628   1571  FALL       1
I__347/I                                    InMux                          0              5628   1571  FALL       1
I__347/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_109_LC_3_2_0/in1              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_109_LC_3_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_18_LC_4_3_4/in1
Capture Clock    : SPI.shift_reg_18_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__387/I                                 LocalMux                       0              5174   1571  FALL       1
I__387/O                                 LocalMux                     455              5628   1571  FALL       1
I__394/I                                 InMux                          0              5628   1571  FALL       1
I__394/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_18_LC_4_3_4/in1            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_4_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_14_LC_2_3_5/in0
Capture Clock    : SPI.shift_reg_14_LC_2_3_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__386/I                                 LocalMux                       0              5174   1571  FALL       1
I__386/O                                 LocalMux                     455              5628   1571  FALL       1
I__389/I                                 InMux                          0              5628   1571  FALL       1
I__389/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_14_LC_2_3_5/in0            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_2_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_16_LC_2_3_7/in0
Capture Clock    : SPI.shift_reg_16_LC_2_3_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__386/I                                 LocalMux                       0              5174   1571  FALL       1
I__386/O                                 LocalMux                     455              5628   1571  FALL       1
I__390/I                                 InMux                          0              5628   1571  FALL       1
I__390/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_16_LC_2_3_7/in0            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_2_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_11_LC_2_3_2/in1
Capture Clock    : SPI.shift_reg_11_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__386/I                                 LocalMux                       0              5174   1571  FALL       1
I__386/O                                 LocalMux                     455              5628   1571  FALL       1
I__391/I                                 InMux                          0              5628   1571  FALL       1
I__391/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_11_LC_2_3_2/in1            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_2_3_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_13_LC_2_3_4/in1
Capture Clock    : SPI.shift_reg_13_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__386/I                                 LocalMux                       0              5174   1571  FALL       1
I__386/O                                 LocalMux                     455              5628   1571  FALL       1
I__392/I                                 InMux                          0              5628   1571  FALL       1
I__392/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_13_LC_2_3_4/in1            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_2_3_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_15_LC_2_3_6/in1
Capture Clock    : SPI.shift_reg_15_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__386/I                                 LocalMux                       0              5174   1571  FALL       1
I__386/O                                 LocalMux                     455              5628   1571  FALL       1
I__393/I                                 InMux                          0              5628   1571  FALL       1
I__393/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_15_LC_2_3_6/in1            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_2_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_20_LC_4_3_6/in1
Capture Clock    : SPI.shift_reg_20_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__387/I                                 LocalMux                       0              5174   1571  FALL       1
I__387/O                                 LocalMux                     455              5628   1571  FALL       1
I__395/I                                 InMux                          0              5628   1571  FALL       1
I__395/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_20_LC_4_3_6/in1            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_4_3_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_17_LC_4_3_3/in0
Capture Clock    : SPI.shift_reg_17_LC_4_3_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__387/I                                 LocalMux                       0              5174   1571  FALL       1
I__387/O                                 LocalMux                     455              5628   1571  FALL       1
I__396/I                                 InMux                          0              5628   1571  FALL       1
I__396/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_17_LC_4_3_3/in0            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_4_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout
Path End         : SPI.shift_reg_19_LC_4_3_5/in0
Capture Clock    : SPI.shift_reg_19_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_0_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__387/I                                 LocalMux                       0              5174   1571  FALL       1
I__387/O                                 LocalMux                     455              5628   1571  FALL       1
I__397/I                                 InMux                          0              5628   1571  FALL       1
I__397/O                                 InMux                        320              5949   1571  FALL       1
SPI.shift_reg_19_LC_4_3_5/in0            LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_4_3_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_67_LC_4_3_7/in1
Capture Clock    : SPI.shift_reg_67_LC_4_3_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__414/I                               LocalMux                       0              5174   1571  FALL       1
I__414/O                               LocalMux                     455              5628   1571  FALL       1
I__423/I                               InMux                          0              5628   1571  FALL       1
I__423/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_67_LC_4_3_7/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_67_LC_4_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_64_LC_4_4_1/in1
Capture Clock    : SPI.shift_reg_64_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__413/I                               LocalMux                       0              5174   1571  FALL       1
I__413/O                               LocalMux                     455              5628   1571  FALL       1
I__417/I                               InMux                          0              5628   1571  FALL       1
I__417/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_64_LC_4_4_1/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_64_LC_4_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_65_LC_4_4_3/in1
Capture Clock    : SPI.shift_reg_65_LC_4_4_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__413/I                               LocalMux                       0              5174   1571  FALL       1
I__413/O                               LocalMux                     455              5628   1571  FALL       1
I__418/I                               InMux                          0              5628   1571  FALL       1
I__418/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_65_LC_4_4_3/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_65_LC_4_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_69_LC_4_4_7/in1
Capture Clock    : SPI.shift_reg_69_LC_4_4_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__413/I                               LocalMux                       0              5174   1571  FALL       1
I__413/O                               LocalMux                     455              5628   1571  FALL       1
I__419/I                               InMux                          0              5628   1571  FALL       1
I__419/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_69_LC_4_4_7/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_69_LC_4_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_61_LC_4_4_6/in0
Capture Clock    : SPI.shift_reg_61_LC_4_4_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__413/I                               LocalMux                       0              5174   1571  FALL       1
I__413/O                               LocalMux                     455              5628   1571  FALL       1
I__420/I                               InMux                          0              5628   1571  FALL       1
I__420/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_61_LC_4_4_6/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_61_LC_4_4_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_62_LC_4_4_0/in0
Capture Clock    : SPI.shift_reg_62_LC_4_4_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__413/I                               LocalMux                       0              5174   1571  FALL       1
I__413/O                               LocalMux                     455              5628   1571  FALL       1
I__421/I                               InMux                          0              5628   1571  FALL       1
I__421/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_62_LC_4_4_0/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_62_LC_4_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_66_LC_4_4_4/in0
Capture Clock    : SPI.shift_reg_66_LC_4_4_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__413/I                               LocalMux                       0              5174   1571  FALL       1
I__413/O                               LocalMux                     455              5628   1571  FALL       1
I__422/I                               InMux                          0              5628   1571  FALL       1
I__422/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_66_LC_4_4_4/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_66_LC_4_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_68_LC_4_3_1/in1
Capture Clock    : SPI.shift_reg_68_LC_4_3_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__414/I                               LocalMux                       0              5174   1571  FALL       1
I__414/O                               LocalMux                     455              5628   1571  FALL       1
I__424/I                               InMux                          0              5628   1571  FALL       1
I__424/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_68_LC_4_3_1/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_68_LC_4_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_57_LC_3_5_3/in1
Capture Clock    : SPI.shift_reg_57_LC_3_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__445/I                                    LocalMux                       0              5174   1571  FALL       1
I__445/O                                    LocalMux                     455              5628   1571  FALL       1
I__450/I                                    InMux                          0              5628   1571  FALL       1
I__450/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_57_LC_3_5_3/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_57_LC_3_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_54_LC_3_6_6/in1
Capture Clock    : SPI.shift_reg_54_LC_3_6_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__446/I                                    LocalMux                       0              5174   1571  FALL       1
I__446/O                                    LocalMux                     455              5628   1571  FALL       1
I__456/I                                    InMux                          0              5628   1571  FALL       1
I__456/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_54_LC_3_6_6/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_54_LC_3_6_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_51_LC_3_7_5/in0
Capture Clock    : SPI.shift_reg_51_LC_3_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__444/I                                    LocalMux                       0              5174   1571  FALL       1
I__444/O                                    LocalMux                     455              5628   1571  FALL       1
I__448/I                                    InMux                          0              5628   1571  FALL       1
I__448/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_51_LC_3_7_5/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_51_LC_3_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_53_LC_3_7_7/in0
Capture Clock    : SPI.shift_reg_53_LC_3_7_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__444/I                                    LocalMux                       0              5174   1571  FALL       1
I__444/O                                    LocalMux                     455              5628   1571  FALL       1
I__449/I                                    InMux                          0              5628   1571  FALL       1
I__449/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_53_LC_3_7_7/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_53_LC_3_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_59_LC_3_5_5/in1
Capture Clock    : SPI.shift_reg_59_LC_3_5_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__445/I                                    LocalMux                       0              5174   1571  FALL       1
I__445/O                                    LocalMux                     455              5628   1571  FALL       1
I__451/I                                    InMux                          0              5628   1571  FALL       1
I__451/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_59_LC_3_5_5/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_59_LC_3_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_60_LC_3_5_1/in1
Capture Clock    : SPI.shift_reg_60_LC_3_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__445/I                                    LocalMux                       0              5174   1571  FALL       1
I__445/O                                    LocalMux                     455              5628   1571  FALL       1
I__452/I                                    InMux                          0              5628   1571  FALL       1
I__452/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_60_LC_3_5_1/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_60_LC_3_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_55_LC_3_5_2/in0
Capture Clock    : SPI.shift_reg_55_LC_3_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__445/I                                    LocalMux                       0              5174   1571  FALL       1
I__445/O                                    LocalMux                     455              5628   1571  FALL       1
I__453/I                                    InMux                          0              5628   1571  FALL       1
I__453/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_55_LC_3_5_2/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_55_LC_3_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_56_LC_3_5_0/in0
Capture Clock    : SPI.shift_reg_56_LC_3_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__445/I                                    LocalMux                       0              5174   1571  FALL       1
I__445/O                                    LocalMux                     455              5628   1571  FALL       1
I__454/I                                    InMux                          0              5628   1571  FALL       1
I__454/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_56_LC_3_5_0/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_56_LC_3_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout
Path End         : SPI.shift_reg_58_LC_3_5_4/in0
Capture Clock    : SPI.shift_reg_58_LC_3_5_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__445/I                                    LocalMux                       0              5174   1571  FALL       1
I__445/O                                    LocalMux                     455              5628   1571  FALL       1
I__455/I                                    InMux                          0              5628   1571  FALL       1
I__455/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_58_LC_3_5_4/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_58_LC_3_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_38_LC_3_7_0/in1
Capture Clock    : SPI.shift_reg_38_LC_3_7_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__458/I                               LocalMux                       0              5174   1571  FALL       1
I__458/O                               LocalMux                     455              5628   1571  FALL       1
I__466/I                               InMux                          0              5628   1571  FALL       1
I__466/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_38_LC_3_7_0/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_38_LC_3_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_34_LC_3_6_4/in1
Capture Clock    : SPI.shift_reg_34_LC_3_6_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__457/I                               LocalMux                       0              5174   1571  FALL       1
I__457/O                               LocalMux                     455              5628   1571  FALL       1
I__460/I                               InMux                          0              5628   1571  FALL       1
I__460/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_34_LC_3_6_4/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_34_LC_3_6_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_35_LC_3_6_0/in1
Capture Clock    : SPI.shift_reg_35_LC_3_6_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__457/I                               LocalMux                       0              5174   1571  FALL       1
I__457/O                               LocalMux                     455              5628   1571  FALL       1
I__461/I                               InMux                          0              5628   1571  FALL       1
I__461/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_35_LC_3_6_0/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_35_LC_3_6_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_31_LC_3_6_5/in0
Capture Clock    : SPI.shift_reg_31_LC_3_6_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__457/I                               LocalMux                       0              5174   1571  FALL       1
I__457/O                               LocalMux                     455              5628   1571  FALL       1
I__462/I                               InMux                          0              5628   1571  FALL       1
I__462/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_31_LC_3_6_5/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_31_LC_3_6_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_33_LC_3_6_3/in0
Capture Clock    : SPI.shift_reg_33_LC_3_6_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__457/I                               LocalMux                       0              5174   1571  FALL       1
I__457/O                               LocalMux                     455              5628   1571  FALL       1
I__463/I                               InMux                          0              5628   1571  FALL       1
I__463/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_33_LC_3_6_3/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_33_LC_3_6_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_36_LC_3_6_1/in0
Capture Clock    : SPI.shift_reg_36_LC_3_6_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__457/I                               LocalMux                       0              5174   1571  FALL       1
I__457/O                               LocalMux                     455              5628   1571  FALL       1
I__464/I                               InMux                          0              5628   1571  FALL       1
I__464/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_36_LC_3_6_1/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_36_LC_3_6_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_37_LC_3_6_7/in0
Capture Clock    : SPI.shift_reg_37_LC_3_6_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__457/I                               LocalMux                       0              5174   1571  FALL       1
I__457/O                               LocalMux                     455              5628   1571  FALL       1
I__465/I                               InMux                          0              5628   1571  FALL       1
I__465/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_37_LC_3_6_7/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__177/I                                        ClkMux                         0              4037  FALL       1
I__177/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_35C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_35C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_37_LC_3_6_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_40_LC_3_7_2/in1
Capture Clock    : SPI.shift_reg_40_LC_3_7_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__458/I                               LocalMux                       0              5174   1571  FALL       1
I__458/O                               LocalMux                     455              5628   1571  FALL       1
I__467/I                               InMux                          0              5628   1571  FALL       1
I__467/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_40_LC_3_7_2/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_40_LC_3_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_LC_4_6_1/lcout
Path End         : SPI.shift_reg_39_LC_3_7_1/in0
Capture Clock    : SPI.shift_reg_39_LC_3_7_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__458/I                               LocalMux                       0              5174   1571  FALL       1
I__458/O                               LocalMux                     455              5628   1571  FALL       1
I__468/I                               InMux                          0              5628   1571  FALL       1
I__468/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_39_LC_3_7_1/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_39_LC_3_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_86_LC_4_3_0/in1
Capture Clock    : SPI.shift_reg_86_LC_4_3_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__477/I                                    LocalMux                       0              5174   1571  FALL       1
I__477/O                                    LocalMux                     455              5628   1571  FALL       1
I__484/I                                    InMux                          0              5628   1571  FALL       1
I__484/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_86_LC_4_3_0/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_86_LC_4_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_85_LC_4_4_2/in1
Capture Clock    : SPI.shift_reg_85_LC_4_4_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__478/I                                    LocalMux                       0              5174   1571  FALL       1
I__478/O                                    LocalMux                     455              5628   1571  FALL       1
I__485/I                                    InMux                          0              5628   1571  FALL       1
I__485/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_85_LC_4_4_2/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__182/I                                        ClkMux                         0              4037  FALL       1
I__182/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_62C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_62C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_85_LC_4_4_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_90_LC_4_2_4/in1
Capture Clock    : SPI.shift_reg_90_LC_4_2_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__476/I                                    LocalMux                       0              5174   1571  FALL       1
I__476/O                                    LocalMux                     455              5628   1571  FALL       1
I__481/I                                    InMux                          0              5628   1571  FALL       1
I__481/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_90_LC_4_2_4/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_90_LC_4_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_87_LC_4_2_5/in0
Capture Clock    : SPI.shift_reg_87_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__476/I                                    LocalMux                       0              5174   1571  FALL       1
I__476/O                                    LocalMux                     455              5628   1571  FALL       1
I__482/I                                    InMux                          0              5628   1571  FALL       1
I__482/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_87_LC_4_2_5/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_87_LC_4_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_89_LC_4_2_3/in0
Capture Clock    : SPI.shift_reg_89_LC_4_2_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__476/I                                    LocalMux                       0              5174   1571  FALL       1
I__476/O                                    LocalMux                     455              5628   1571  FALL       1
I__483/I                                    InMux                          0              5628   1571  FALL       1
I__483/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_89_LC_4_2_3/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_89_LC_4_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_42_LC_3_7_4/in0
Capture Clock    : SPI.shift_reg_42_LC_3_7_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__503/I                                    LocalMux                       0              5174   1571  FALL       1
I__503/O                                    LocalMux                     455              5628   1571  FALL       1
I__512/I                                    InMux                          0              5628   1571  FALL       1
I__512/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_42_LC_3_7_4/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_42_LC_3_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_46_LC_4_7_0/in0
Capture Clock    : SPI.shift_reg_46_LC_4_7_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__502/I                                    LocalMux                       0              5174   1571  FALL       1
I__502/O                                    LocalMux                     455              5628   1571  FALL       1
I__505/I                                    InMux                          0              5628   1571  FALL       1
I__505/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_46_LC_4_7_0/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_46_LC_4_7_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_48_LC_4_7_2/in0
Capture Clock    : SPI.shift_reg_48_LC_4_7_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__502/I                                    LocalMux                       0              5174   1571  FALL       1
I__502/O                                    LocalMux                     455              5628   1571  FALL       1
I__506/I                                    InMux                          0              5628   1571  FALL       1
I__506/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_48_LC_4_7_2/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_48_LC_4_7_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_50_LC_4_7_4/in0
Capture Clock    : SPI.shift_reg_50_LC_4_7_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__502/I                                    LocalMux                       0              5174   1571  FALL       1
I__502/O                                    LocalMux                     455              5628   1571  FALL       1
I__507/I                                    InMux                          0              5628   1571  FALL       1
I__507/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_50_LC_4_7_4/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_50_LC_4_7_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_43_LC_4_7_5/in1
Capture Clock    : SPI.shift_reg_43_LC_4_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__502/I                                    LocalMux                       0              5174   1571  FALL       1
I__502/O                                    LocalMux                     455              5628   1571  FALL       1
I__508/I                                    InMux                          0              5628   1571  FALL       1
I__508/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_43_LC_4_7_5/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_43_LC_4_7_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_45_LC_4_7_7/in1
Capture Clock    : SPI.shift_reg_45_LC_4_7_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__502/I                                    LocalMux                       0              5174   1571  FALL       1
I__502/O                                    LocalMux                     455              5628   1571  FALL       1
I__509/I                                    InMux                          0              5628   1571  FALL       1
I__509/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_45_LC_4_7_7/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_45_LC_4_7_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_47_LC_4_7_1/in1
Capture Clock    : SPI.shift_reg_47_LC_4_7_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__502/I                                    LocalMux                       0              5174   1571  FALL       1
I__502/O                                    LocalMux                     455              5628   1571  FALL       1
I__510/I                                    InMux                          0              5628   1571  FALL       1
I__510/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_47_LC_4_7_1/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_47_LC_4_7_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_49_LC_4_7_3/in1
Capture Clock    : SPI.shift_reg_49_LC_4_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__502/I                                    LocalMux                       0              5174   1571  FALL       1
I__502/O                                    LocalMux                     455              5628   1571  FALL       1
I__511/I                                    InMux                          0              5628   1571  FALL       1
I__511/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_49_LC_4_7_3/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__187/I                                        ClkMux                         0              4037  FALL       1
I__187/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_46C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_46C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_49_LC_4_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout
Path End         : SPI.shift_reg_41_LC_3_7_3/in1
Capture Clock    : SPI.shift_reg_41_LC_3_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__503/I                                    LocalMux                       0              5174   1571  FALL       1
I__503/O                                    LocalMux                     455              5628   1571  FALL       1
I__513/I                                    InMux                          0              5628   1571  FALL       1
I__513/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_41_LC_3_7_3/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__181/I                                        ClkMux                         0              4037  FALL       1
I__181/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_38C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_38C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_41_LC_3_7_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_118_LC_4_2_1/in1
Capture Clock    : SPI.shift_reg_118_LC_4_2_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__559/I                                    LocalMux                       0              5174   1571  FALL       1
I__559/O                                    LocalMux                     455              5628   1571  FALL       1
I__568/I                                    InMux                          0              5628   1571  FALL       1
I__568/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_118_LC_4_2_1/in1              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_118_LC_4_2_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_119_LC_4_3_2/in3
Capture Clock    : SPI.shift_reg_119_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__560/I                                    LocalMux                       0              5174   1571  FALL       1
I__560/O                                    LocalMux                     455              5628   1571  FALL       1
I__570/I                                    InMux                          0              5628   1571  FALL       1
I__570/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_119_LC_4_3_2/in3              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_119_LC_4_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_114_LC_3_2_5/in1
Capture Clock    : SPI.shift_reg_114_LC_3_2_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__558/I                                    LocalMux                       0              5174   1571  FALL       1
I__558/O                                    LocalMux                     455              5628   1571  FALL       1
I__563/I                                    InMux                          0              5628   1571  FALL       1
I__563/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_114_LC_3_2_5/in1              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_114_LC_3_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_116_LC_3_2_7/in1
Capture Clock    : SPI.shift_reg_116_LC_3_2_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__558/I                                    LocalMux                       0              5174   1571  FALL       1
I__558/O                                    LocalMux                     455              5628   1571  FALL       1
I__564/I                                    InMux                          0              5628   1571  FALL       1
I__564/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_116_LC_3_2_7/in1              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_116_LC_3_2_7/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_111_LC_3_2_2/in0
Capture Clock    : SPI.shift_reg_111_LC_3_2_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__558/I                                    LocalMux                       0              5174   1571  FALL       1
I__558/O                                    LocalMux                     455              5628   1571  FALL       1
I__565/I                                    InMux                          0              5628   1571  FALL       1
I__565/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_111_LC_3_2_2/in0              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_111_LC_3_2_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_113_LC_3_2_4/in0
Capture Clock    : SPI.shift_reg_113_LC_3_2_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__558/I                                    LocalMux                       0              5174   1571  FALL       1
I__558/O                                    LocalMux                     455              5628   1571  FALL       1
I__566/I                                    InMux                          0              5628   1571  FALL       1
I__566/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_113_LC_3_2_4/in0              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_113_LC_3_2_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_115_LC_3_2_6/in0
Capture Clock    : SPI.shift_reg_115_LC_3_2_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__558/I                                    LocalMux                       0              5174   1571  FALL       1
I__558/O                                    LocalMux                     455              5628   1571  FALL       1
I__567/I                                    InMux                          0              5628   1571  FALL       1
I__567/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_115_LC_3_2_6/in0              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__185/I                                        ClkMux                         0              4037  FALL       1
I__185/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_109C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_109C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_115_LC_3_2_6/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.shift_reg_117_LC_4_2_0/in0
Capture Clock    : SPI.shift_reg_117_LC_4_2_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__559/I                                    LocalMux                       0              5174   1571  FALL       1
I__559/O                                    LocalMux                     455              5628   1571  FALL       1
I__569/I                                    InMux                          0              5628   1571  FALL       1
I__569/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_117_LC_4_2_0/in0              LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_117_LC_4_2_0/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_95_LC_5_1_6/in1
Capture Clock    : SPI.shift_reg_95_LC_5_1_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__573/I                               LocalMux                       0              5174   1571  FALL       1
I__573/O                               LocalMux                     455              5628   1571  FALL       1
I__577/I                               InMux                          0              5628   1571  FALL       1
I__577/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_95_LC_5_1_6/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_95_LC_5_1_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_100_LC_4_1_1/in1
Capture Clock    : SPI.shift_reg_100_LC_4_1_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__574/I                               LocalMux                       0              5174   1571  FALL       1
I__574/O                               LocalMux                     455              5628   1571  FALL       1
I__583/I                               InMux                          0              5628   1571  FALL       1
I__583/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_100_LC_4_1_1/in1         LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_100_LC_4_1_1/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_91_LC_4_2_6/in1
Capture Clock    : SPI.shift_reg_91_LC_4_2_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__572/I                               LocalMux                       0              5174   1571  FALL       1
I__572/O                               LocalMux                     455              5628   1571  FALL       1
I__576/I                               InMux                          0              5628   1571  FALL       1
I__576/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_91_LC_4_2_6/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__189/I                                        ClkMux                         0              4037  FALL       1
I__189/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_117C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_117C/O                         INV                            0              4378  RISE       8
SPI.shift_reg_91_LC_4_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_96_LC_5_1_4/in1
Capture Clock    : SPI.shift_reg_96_LC_5_1_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__573/I                               LocalMux                       0              5174   1571  FALL       1
I__573/O                               LocalMux                     455              5628   1571  FALL       1
I__578/I                               InMux                          0              5628   1571  FALL       1
I__578/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_96_LC_5_1_4/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_96_LC_5_1_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_98_LC_5_1_2/in1
Capture Clock    : SPI.shift_reg_98_LC_5_1_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__573/I                               LocalMux                       0              5174   1571  FALL       1
I__573/O                               LocalMux                     455              5628   1571  FALL       1
I__579/I                               InMux                          0              5628   1571  FALL       1
I__579/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_98_LC_5_1_2/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_98_LC_5_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_99_LC_5_1_0/in1
Capture Clock    : SPI.shift_reg_99_LC_5_1_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__573/I                               LocalMux                       0              5174   1571  FALL       1
I__573/O                               LocalMux                     455              5628   1571  FALL       1
I__580/I                               InMux                          0              5628   1571  FALL       1
I__580/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_99_LC_5_1_0/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_99_LC_5_1_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_94_LC_5_1_1/in0
Capture Clock    : SPI.shift_reg_94_LC_5_1_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__573/I                               LocalMux                       0              5174   1571  FALL       1
I__573/O                               LocalMux                     455              5628   1571  FALL       1
I__581/I                               InMux                          0              5628   1571  FALL       1
I__581/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_94_LC_5_1_1/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_94_LC_5_1_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_97_LC_5_1_3/in0
Capture Clock    : SPI.shift_reg_97_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__573/I                               LocalMux                       0              5174   1571  FALL       1
I__573/O                               LocalMux                     455              5628   1571  FALL       1
I__582/I                               InMux                          0              5628   1571  FALL       1
I__582/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_97_LC_5_1_3/in0          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__193/I                                        ClkMux                         0              4037  FALL       1
I__193/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_99C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_99C/O                          INV                            0              4378  RISE       6
SPI.shift_reg_97_LC_5_1_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_LC_5_2_6/lcout
Path End         : SPI.shift_reg_93_LC_4_1_7/in1
Capture Clock    : SPI.shift_reg_93_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__574/I                               LocalMux                       0              5174   1571  FALL       1
I__574/O                               LocalMux                     455              5628   1571  FALL       1
I__584/I                               InMux                          0              5628   1571  FALL       1
I__584/O                               InMux                        320              5949   1571  FALL       1
SPI.shift_reg_93_LC_4_1_7/in1          LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_93_LC_4_1_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_74_LC_5_5_4/in1
Capture Clock    : SPI.shift_reg_74_LC_5_5_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__620/I                                    LocalMux                       0              5174   1571  FALL       1
I__620/O                                    LocalMux                     455              5628   1571  FALL       1
I__624/I                                    InMux                          0              5628   1571  FALL       1
I__624/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_74_LC_5_5_4/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_74_LC_5_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_80_LC_4_5_7/in1
Capture Clock    : SPI.shift_reg_80_LC_4_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__619/I                                    LocalMux                       0              5174   1571  FALL       1
I__619/O                                    LocalMux                     455              5628   1571  FALL       1
I__622/I                                    InMux                          0              5628   1571  FALL       1
I__622/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_80_LC_4_5_7/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_80_LC_4_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_71_LC_4_5_0/in0
Capture Clock    : SPI.shift_reg_71_LC_4_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__619/I                                    LocalMux                       0              5174   1571  FALL       1
I__619/O                                    LocalMux                     455              5628   1571  FALL       1
I__623/I                                    InMux                          0              5628   1571  FALL       1
I__623/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_71_LC_4_5_0/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_71_LC_4_5_0/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_75_LC_5_5_2/in1
Capture Clock    : SPI.shift_reg_75_LC_5_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__620/I                                    LocalMux                       0              5174   1571  FALL       1
I__620/O                                    LocalMux                     455              5628   1571  FALL       1
I__625/I                                    InMux                          0              5628   1571  FALL       1
I__625/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_75_LC_5_5_2/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_75_LC_5_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_76_LC_5_5_6/in1
Capture Clock    : SPI.shift_reg_76_LC_5_5_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__620/I                                    LocalMux                       0              5174   1571  FALL       1
I__620/O                                    LocalMux                     455              5628   1571  FALL       1
I__626/I                                    InMux                          0              5628   1571  FALL       1
I__626/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_76_LC_5_5_6/in1               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_76_LC_5_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_73_LC_5_5_3/in0
Capture Clock    : SPI.shift_reg_73_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__620/I                                    LocalMux                       0              5174   1571  FALL       1
I__620/O                                    LocalMux                     455              5628   1571  FALL       1
I__627/I                                    InMux                          0              5628   1571  FALL       1
I__627/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_73_LC_5_5_3/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_73_LC_5_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_77_LC_5_5_5/in0
Capture Clock    : SPI.shift_reg_77_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__620/I                                    LocalMux                       0              5174   1571  FALL       1
I__620/O                                    LocalMux                     455              5628   1571  FALL       1
I__628/I                                    InMux                          0              5628   1571  FALL       1
I__628/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_77_LC_5_5_5/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_77_LC_5_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_78_LC_5_5_1/in0
Capture Clock    : SPI.shift_reg_78_LC_5_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__620/I                                    LocalMux                       0              5174   1571  FALL       1
I__620/O                                    LocalMux                     455              5628   1571  FALL       1
I__629/I                                    InMux                          0              5628   1571  FALL       1
I__629/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_78_LC_5_5_1/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_78_LC_5_5_1/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout
Path End         : SPI.shift_reg_79_LC_5_5_7/in0
Capture Clock    : SPI.shift_reg_79_LC_5_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                                775
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__620/I                                    LocalMux                       0              5174   1571  FALL       1
I__620/O                                    LocalMux                     455              5628   1571  FALL       1
I__630/I                                    InMux                          0              5628   1571  FALL       1
I__630/O                                    InMux                        320              5949   1571  FALL       1
SPI.shift_reg_79_LC_5_5_7/in0               LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__178/I                                        ClkMux                         0              4037  FALL       1
I__178/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_78C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_78C/O                          INV                            0              4378  RISE       7
SPI.shift_reg_79_LC_5_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_104_LC_4_1_2/lcout
Path End         : SPI.shift_reg_105_LC_2_1_4/in1
Capture Clock    : SPI.shift_reg_105_LC_2_1_4/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1323
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6497
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__191/I                                        ClkMux                         0              4037  FALL       1
I__191/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_100C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_100C/O                         INV                            0              4378  RISE       6
SPI.shift_reg_104_LC_4_1_2/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_104_LC_4_1_2/lcout  LogicCell40_SEQ_MODE_1000    796              5174   2119  FALL       1
I__352/I                          Odrv4                          0              5174   2119  FALL       1
I__352/O                          Odrv4                        548              5721   2119  FALL       1
I__353/I                          LocalMux                       0              5721   2119  FALL       1
I__353/O                          LocalMux                     455              6176   2119  FALL       1
I__354/I                          InMux                          0              6176   2119  FALL       1
I__354/O                          InMux                        320              6497   2119  FALL       1
SPI.shift_reg_105_LC_2_1_4/in1    LogicCell40_SEQ_MODE_1000      0              6497   2119  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_105_LC_2_1_4/clk                  LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_16_LC_2_3_7/lcout
Path End         : SPI.shift_reg_17_LC_4_3_3/in1
Capture Clock    : SPI.shift_reg_17_LC_4_3_3/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1323
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6497
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__175/I                                        ClkMux                         0              4037  FALL       1
I__175/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_10C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_10C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_2_3_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_16_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              5174   2119  FALL       1
I__402/I                         Odrv4                          0              5174   2119  FALL       1
I__402/O                         Odrv4                        548              5721   2119  FALL       1
I__403/I                         LocalMux                       0              5721   2119  FALL       1
I__403/O                         LocalMux                     455              6176   2119  FALL       1
I__404/I                         InMux                          0              6176   2119  FALL       1
I__404/O                         InMux                        320              6497   2119  FALL       1
SPI.shift_reg_17_LC_4_3_3/in1    LogicCell40_SEQ_MODE_1000      0              6497   2119  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__186/I                                        ClkMux                         0              4037  FALL       1
I__186/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_86C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_86C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_4_3_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_30_LC_3_5_6/in1
Capture Clock    : SPI.shift_reg_30_LC_3_5_6/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1323
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6497
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__292/I                                 Odrv4                          0              5174   2119  FALL       1
I__292/O                                 Odrv4                        548              5721   2119  FALL       1
I__294/I                                 LocalMux                       0              5721   2119  FALL       1
I__294/O                                 LocalMux                     455              6176   2119  FALL       1
I__303/I                                 InMux                          0              6176   2119  FALL       1
I__303/O                                 InMux                        320              6497   2119  FALL       1
SPI.shift_reg_30_LC_3_5_6/in1            LogicCell40_SEQ_MODE_1000      0              6497   2119  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_30_LC_3_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout
Path End         : SPI.shift_reg_29_LC_3_5_7/in0
Capture Clock    : SPI.shift_reg_29_LC_3_5_7/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1323
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6497
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_0_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__292/I                                 Odrv4                          0              5174   2119  FALL       1
I__292/O                                 Odrv4                        548              5721   2119  FALL       1
I__294/I                                 LocalMux                       0              5721   2119  FALL       1
I__294/O                                 LocalMux                     455              6176   2119  FALL       1
I__304/I                                 InMux                          0              6176   2119  FALL       1
I__304/O                                 InMux                        320              6497   2119  FALL       1
SPI.shift_reg_29_LC_3_5_7/in0            LogicCell40_SEQ_MODE_1000      0              6497   2119  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__173/I                                        ClkMux                         0              4037  FALL       1
I__173/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_56C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_56C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_29_LC_3_5_7/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_LC_3_3_5/lcout
Path End         : SPI.shift_reg_70_LC_4_5_2/in1
Capture Clock    : SPI.shift_reg_70_LC_4_5_2/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1323
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6497
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__412/I                               Odrv4                          0              5174   2119  FALL       1
I__412/O                               Odrv4                        548              5721   2119  FALL       1
I__415/I                               LocalMux                       0              5721   2119  FALL       1
I__415/O                               LocalMux                     455              6176   2119  FALL       1
I__425/I                               InMux                          0              6176   2119  FALL       1
I__425/O                               InMux                        320              6497   2119  FALL       1
SPI.shift_reg_70_LC_4_5_2/in1          LogicCell40_SEQ_MODE_1000      0              6497   2119  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_70_LC_4_5_2/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_82_LC_4_5_4/in0
Capture Clock    : SPI.shift_reg_82_LC_4_5_4/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1323
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6497
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__475/I                                    Odrv4                          0              5174   2119  FALL       1
I__475/O                                    Odrv4                        548              5721   2119  FALL       1
I__479/I                                    LocalMux                       0              5721   2119  FALL       1
I__479/O                                    LocalMux                     455              6176   2119  FALL       1
I__486/I                                    InMux                          0              6176   2119  FALL       1
I__486/O                                    InMux                        320              6497   2119  FALL       1
SPI.shift_reg_82_LC_4_5_4/in0               LogicCell40_SEQ_MODE_1000      0              6497   2119  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_82_LC_4_5_4/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_84_LC_4_5_6/in0
Capture Clock    : SPI.shift_reg_84_LC_4_5_6/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1323
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6497
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__475/I                                    Odrv4                          0              5174   2119  FALL       1
I__475/O                                    Odrv4                        548              5721   2119  FALL       1
I__479/I                                    LocalMux                       0              5721   2119  FALL       1
I__479/O                                    LocalMux                     455              6176   2119  FALL       1
I__487/I                                    InMux                          0              6176   2119  FALL       1
I__487/O                                    InMux                        320              6497   2119  FALL       1
SPI.shift_reg_84_LC_4_5_6/in0               LogicCell40_SEQ_MODE_1000      0              6497   2119  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_84_LC_4_5_6/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_81_LC_4_5_3/in1
Capture Clock    : SPI.shift_reg_81_LC_4_5_3/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1323
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6497
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__475/I                                    Odrv4                          0              5174   2119  FALL       1
I__475/O                                    Odrv4                        548              5721   2119  FALL       1
I__479/I                                    LocalMux                       0              5721   2119  FALL       1
I__479/O                                    LocalMux                     455              6176   2119  FALL       1
I__488/I                                    InMux                          0              6176   2119  FALL       1
I__488/O                                    InMux                        320              6497   2119  FALL       1
SPI.shift_reg_81_LC_4_5_3/in1               LogicCell40_SEQ_MODE_1000      0              6497   2119  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_81_LC_4_5_3/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout
Path End         : SPI.shift_reg_83_LC_4_5_5/in1
Capture Clock    : SPI.shift_reg_83_LC_4_5_5/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1323
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6497
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__475/I                                    Odrv4                          0              5174   2119  FALL       1
I__475/O                                    Odrv4                        548              5721   2119  FALL       1
I__479/I                                    LocalMux                       0              5721   2119  FALL       1
I__479/O                                    LocalMux                     455              6176   2119  FALL       1
I__489/I                                    InMux                          0              6176   2119  FALL       1
I__489/O                                    InMux                        320              6497   2119  FALL       1
SPI.shift_reg_83_LC_4_5_5/in1               LogicCell40_SEQ_MODE_1000      0              6497   2119  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__174/I                                        ClkMux                         0              4037  FALL       1
I__174/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_71C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_71C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_83_LC_4_5_5/clk                   LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout
Path End         : SPI.SDO_LC_5_3_6/in1
Capture Clock    : SPI.SDO_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   4378

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               1323
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6497
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_rst_fast_fast_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL      10
I__557/I                                    Odrv4                          0              5174   2119  FALL       1
I__557/O                                    Odrv4                        548              5721   2119  FALL       1
I__561/I                                    LocalMux                       0              5721   2119  FALL       1
I__561/O                                    LocalMux                     455              6176   2119  FALL       1
I__571/I                                    InMux                          0              6176   2119  FALL       1
I__571/O                                    InMux                        320              6497   2119  FALL       1
SPI.SDO_LC_5_3_6/in1                        LogicCell40_SEQ_MODE_1000      0              6497   2119  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__190/I                                        ClkMux                         0              4037  FALL       1
I__190/O                                        ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : LED
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7901
---------------------------------------   ---- 
End-of-path arrival time (ps)             7901
 
Data path
pin name                         model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SPI_SS                           PiDRO                       0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    682              1192   +INF  FALL       1
I__534/I                         Odrv4                       0              1192   +INF  FALL       1
I__534/O                         Odrv4                     548              1740   +INF  FALL       1
I__539/I                         LocalMux                    0              1740   +INF  FALL       1
I__539/O                         LocalMux                  455              2195   +INF  FALL       1
I__545/I                         IoInMux                     0              2195   +INF  FALL       1
I__545/O                         IoInMux                   320              2515   +INF  FALL       1
LED_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              2515   +INF  FALL       1
LED_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   3297              5813   +INF  FALL       1
LED_obuf_iopad/DIN               IO_PAD                      0              5813   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              7901   +INF  FALL       1
LED                              PiDRO                       0              7901   +INF  FALL       1


++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_fast_LC_5_2_6/sr
Capture Clock    : SPI.shift_reg_rst_fast_LC_5_2_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3187
---------------------------------------   ---- 
End-of-path arrival time (ps)             3187
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                              PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__531/I                            Odrv4                          0              1192   +INF  FALL       1
I__531/O                            Odrv4                        548              1740   +INF  FALL       1
I__535/I                            Span4Mux_h                     0              1740   +INF  FALL       1
I__535/O                            Span4Mux_h                   465              2205   +INF  FALL       1
I__541/I                            LocalMux                       0              2205   +INF  FALL       1
I__541/O                            LocalMux                     455              2660   +INF  FALL       1
I__547/I                            SRMux                          0              2660   +INF  FALL       1
I__547/O                            SRMux                        527              3187   +INF  FALL       1
SPI.shift_reg_rst_fast_LC_5_2_6/sr  LogicCell40_SEQ_MODE_1010      0              3187   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__192/I                                        ClkMux                         0              4037  FALL       1
I__192/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fastC/I                    INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fastC/O                    INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_LC_5_2_6/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/sr
Capture Clock    : SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3685
---------------------------------------   ---- 
End-of-path arrival time (ps)             3685
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__531/I                                 Odrv4                          0              1142   +INF  FALL       1
I__531/O                                 Odrv4                        548              1690   +INF  FALL       1
I__536/I                                 Span4Mux_v                     0              1690   +INF  FALL       1
I__536/O                                 Span4Mux_v                   548              2238   +INF  FALL       1
I__542/I                                 Span4Mux_h                     0              2238   +INF  FALL       1
I__542/O                                 Span4Mux_h                   465              2703   +INF  FALL       1
I__548/I                                 LocalMux                       0              2703   +INF  FALL       1
I__548/O                                 LocalMux                     455              3158   +INF  FALL       1
I__551/I                                 SRMux                          0              3158   +INF  FALL       1
I__551/O                                 SRMux                        527              3685   +INF  FALL       1
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/sr  LogicCell40_SEQ_MODE_1010      0              3685   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_rep1_LC_4_6_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SDI
Path End         : SPI.shift_reg_0_LC_2_1_7/in0
Capture Clock    : SPI.shift_reg_0_LC_2_1_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2981
---------------------------------------   ---- 
End-of-path arrival time (ps)             2981
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SDI                           PiDRO                          0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__206/I                          Odrv4                          0              1192   +INF  FALL       1
I__206/O                          Odrv4                        548              1740   +INF  FALL       1
I__207/I                          Span4Mux_h                     0              1740   +INF  FALL       1
I__207/O                          Span4Mux_h                   465              2205   +INF  FALL       1
I__208/I                          LocalMux                       0              2205   +INF  FALL       1
I__208/O                          LocalMux                     455              2660   +INF  FALL       1
I__209/I                          InMux                          0              2660   +INF  FALL       1
I__209/O                          InMux                        320              2981   +INF  FALL       1
SPI.shift_reg_0_LC_2_1_7/in0      LogicCell40_SEQ_MODE_1000      0              2981   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__184/I                                        ClkMux                         0              4037  FALL       1
I__184/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_106C/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_106C/O                         INV                            0              4378  RISE       5
SPI.shift_reg_0_LC_2_1_7/clk                    LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.SDO_LC_5_3_6/lcout
Path End         : SPI_SDO
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (PiDRO|SPI_SCK:F#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        4378
+ Clock To Q                                      796
+ Data Path Delay                                6977
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   12151
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__190/I                                        ClkMux                         0              4037  FALL       1
I__190/O                                        ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.SDO_LC_5_3_6/lcout             LogicCell40_SEQ_MODE_1000    796              5174   +INF  RISE       1
I__552/I                           Odrv12                         0              5174   +INF  RISE       1
I__552/O                           Odrv12                       724              5897   +INF  RISE       1
I__553/I                           LocalMux                       0              5897   +INF  RISE       1
I__553/O                           LocalMux                     486              6383   +INF  RISE       1
I__554/I                           IoInMux                        0              6383   +INF  RISE       1
I__554/O                           IoInMux                      382              6766   +INF  RISE       1
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6766   +INF  RISE       1
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10063   +INF  FALL       1
SPI_SDO_obuf_iopad/DIN             IO_PAD                         0             10063   +INF  FALL       1
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12151   +INF  FALL       1
SPI_SDO                            PiDRO                          0             12151   +INF  FALL       1


++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/sr
Capture Clock    : SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3685
---------------------------------------   ---- 
End-of-path arrival time (ps)             3685
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__531/I                                 Odrv4                          0              1142   +INF  FALL       1
I__531/O                                 Odrv4                        548              1690   +INF  FALL       1
I__536/I                                 Span4Mux_v                     0              1690   +INF  FALL       1
I__536/O                                 Span4Mux_v                   548              2238   +INF  FALL       1
I__542/I                                 Span4Mux_h                     0              2238   +INF  FALL       1
I__542/O                                 Span4Mux_h                   465              2703   +INF  FALL       1
I__548/I                                 LocalMux                       0              2703   +INF  FALL       1
I__548/O                                 LocalMux                     455              3158   +INF  FALL       1
I__551/I                                 SRMux                          0              3158   +INF  FALL       1
I__551/O                                 SRMux                        527              3685   +INF  FALL       1
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/sr  LogicCell40_SEQ_MODE_1010      0              3685   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_fast_LC_4_6_2/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep2_LC_4_6_1/sr
Capture Clock    : SPI.shift_reg_rst_rep2_LC_4_6_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3685
---------------------------------------   ---- 
End-of-path arrival time (ps)             3685
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                              PiDRO                          0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__531/I                            Odrv4                          0              1142   +INF  FALL       1
I__531/O                            Odrv4                        548              1690   +INF  FALL       1
I__536/I                            Span4Mux_v                     0              1690   +INF  FALL       1
I__536/O                            Span4Mux_v                   548              2238   +INF  FALL       1
I__542/I                            Span4Mux_h                     0              2238   +INF  FALL       1
I__542/O                            Span4Mux_h                   465              2703   +INF  FALL       1
I__548/I                            LocalMux                       0              2703   +INF  FALL       1
I__548/O                            LocalMux                     455              3158   +INF  FALL       1
I__551/I                            SRMux                          0              3158   +INF  FALL       1
I__551/O                            SRMux                        527              3685   +INF  FALL       1
SPI.shift_reg_rst_rep2_LC_4_6_1/sr  LogicCell40_SEQ_MODE_1010      0              3685   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep2_LC_4_6_1/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/sr
Capture Clock    : SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3685
---------------------------------------   ---- 
End-of-path arrival time (ps)             3685
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__531/I                                 Odrv4                          0              1142   +INF  FALL       1
I__531/O                                 Odrv4                        548              1690   +INF  FALL       1
I__536/I                                 Span4Mux_v                     0              1690   +INF  FALL       1
I__536/O                                 Span4Mux_v                   548              2238   +INF  FALL       1
I__542/I                                 Span4Mux_h                     0              2238   +INF  FALL       1
I__542/O                                 Span4Mux_h                   465              2703   +INF  FALL       1
I__548/I                                 LocalMux                       0              2703   +INF  FALL       1
I__548/O                                 LocalMux                     455              3158   +INF  FALL       1
I__551/I                                 SRMux                          0              3158   +INF  FALL       1
I__551/O                                 SRMux                        527              3685   +INF  FALL       1
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/sr  LogicCell40_SEQ_MODE_1010      0              3685   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__183/I                                        ClkMux                         0              4037  FALL       1
I__183/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_rep1_rep1C/O               INV                            0              4378  RISE       4
SPI.shift_reg_rst_rep1_rep1_LC_4_6_0/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/sr
Capture Clock    : SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3187
---------------------------------------   ---- 
End-of-path arrival time (ps)             3187
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__532/I                                 Odrv4                          0              1192   +INF  FALL       1
I__532/O                                 Odrv4                        548              1740   +INF  FALL       1
I__537/I                                 Span4Mux_h                     0              1740   +INF  FALL       1
I__537/O                                 Span4Mux_h                   465              2205   +INF  FALL       1
I__543/I                                 LocalMux                       0              2205   +INF  FALL       1
I__543/O                                 LocalMux                     455              2660   +INF  FALL       1
I__549/I                                 SRMux                          0              2660   +INF  FALL       1
I__549/O                                 SRMux                        527              3187   +INF  FALL       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/sr  LogicCell40_SEQ_MODE_1010      0              3187   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__188/I                                        ClkMux                         0              4037  FALL       1
I__188/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/I               INV                            0              4378  FALL       1
INVSPI.shift_reg_rst_fast_rep1C/O               INV                            0              4378  RISE       1
SPI.shift_reg_rst_fast_rep1_LC_3_1_4/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.SDO_LC_5_3_6/ce
Capture Clock    : SPI.SDO_LC_5_3_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4903
---------------------------------------   ---- 
End-of-path arrival time (ps)             4903
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                           PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__533/I                         Odrv4                          0              1192   +INF  FALL       1
I__533/O                         Odrv4                        548              1740   +INF  FALL       1
I__538/I                         LocalMux                       0              1740   +INF  FALL       1
I__538/O                         LocalMux                     455              2195   +INF  FALL       1
I__544/I                         InMux                          0              2195   +INF  FALL       1
I__544/O                         InMux                        320              2515   +INF  FALL       1
SPI.SDO_RNO_0_LC_5_4_7/in0       LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI.SDO_RNO_0_LC_5_4_7/lcout     LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__528/I                         Odrv4                          0              3084   +INF  FALL       1
I__528/O                         Odrv4                        548              3632   +INF  FALL       1
I__529/I                         LocalMux                       0              3632   +INF  FALL       1
I__529/O                         LocalMux                     455              4087   +INF  FALL       1
I__530/I                         CEMux                          0              4087   +INF  FALL       1
I__530/O                         CEMux                        817              4903   +INF  FALL       1
SPI.SDO_LC_5_3_6/ce              LogicCell40_SEQ_MODE_1000      0              4903   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__190/I                                        ClkMux                         0              4037  FALL       1
I__190/O                                        ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_5_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/sr
Capture Clock    : SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                                 Odrv4                          0              1192   +INF  FALL       1
I__534/O                                 Odrv4                        548              1740   +INF  FALL       1
I__540/I                                 IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                                 IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                                 LocalMux                       0              2216   +INF  FALL       1
I__546/O                                 LocalMux                     455              2670   +INF  FALL       1
I__550/I                                 SRMux                          0              2670   +INF  FALL       1
I__550/O                                 SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/sr  LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_fast_LC_3_3_7/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep1_0_LC_3_3_6/sr
Capture Clock    : SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                              Odrv4                          0              1192   +INF  FALL       1
I__534/O                              Odrv4                        548              1740   +INF  FALL       1
I__540/I                              IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                              IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                              LocalMux                       0              2216   +INF  FALL       1
I__546/O                              LocalMux                     455              2670   +INF  FALL       1
I__550/I                              SRMux                          0              2670   +INF  FALL       1
I__550/O                              SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_rep1_0_LC_3_3_6/sr  LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_0_LC_3_3_6/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_rep1_LC_3_3_5/sr
Capture Clock    : SPI.shift_reg_rst_rep1_LC_3_3_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                              PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                            Odrv4                          0              1192   +INF  FALL       1
I__534/O                            Odrv4                        548              1740   +INF  FALL       1
I__540/I                            IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                            IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                            LocalMux                       0              2216   +INF  FALL       1
I__546/O                            LocalMux                     455              2670   +INF  FALL       1
I__550/I                            SRMux                          0              2670   +INF  FALL       1
I__550/O                            SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_rep1_LC_3_3_5/sr  LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_rep1_LC_3_3_5/clk             LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_fast_fast_LC_3_3_3/sr
Capture Clock    : SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                   PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                                 Odrv4                          0              1192   +INF  FALL       1
I__534/O                                 Odrv4                        548              1740   +INF  FALL       1
I__540/I                                 IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                                 IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                                 LocalMux                       0              2216   +INF  FALL       1
I__546/O                                 LocalMux                     455              2670   +INF  FALL       1
I__550/I                                 SRMux                          0              2670   +INF  FALL       1
I__550/O                                 SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_fast_fast_LC_3_3_3/sr  LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_fast_LC_3_3_3/clk        LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_fast_0_LC_3_3_2/sr
Capture Clock    : SPI.shift_reg_rst_fast_0_LC_3_3_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                              Odrv4                          0              1192   +INF  FALL       1
I__534/O                              Odrv4                        548              1740   +INF  FALL       1
I__540/I                              IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                              IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                              LocalMux                       0              2216   +INF  FALL       1
I__546/O                              LocalMux                     455              2670   +INF  FALL       1
I__550/I                              SRMux                          0              2670   +INF  FALL       1
I__550/O                              SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_fast_0_LC_3_3_2/sr  LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_fast_0_LC_3_3_2/clk           LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_rst_LC_3_3_0/sr
Capture Clock    : SPI.shift_reg_rst_LC_3_3_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PiDRO|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        4378
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3198
---------------------------------------   ---- 
End-of-path arrival time (ps)             3198
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                           PiDRO                          0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__534/I                         Odrv4                          0              1192   +INF  FALL       1
I__534/O                         Odrv4                        548              1740   +INF  FALL       1
I__540/I                         IoSpan4Mux                     0              1740   +INF  FALL       1
I__540/O                         IoSpan4Mux                   475              2216   +INF  FALL       1
I__546/I                         LocalMux                       0              2216   +INF  FALL       1
I__546/O                         LocalMux                     455              2670   +INF  FALL       1
I__550/I                         SRMux                          0              2670   +INF  FALL       1
I__550/O                         SRMux                        527              3198   +INF  FALL       1
SPI.shift_reg_rst_LC_3_3_0/sr    LogicCell40_SEQ_MODE_1010      0              3198   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         PiDRO                          0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__167/I                                        Odrv12                         0              1142  FALL       1
I__167/O                                        Odrv12                       796              1938  FALL       1
I__168/I                                        Span12Mux_s5_h                 0              1938  FALL       1
I__168/O                                        Span12Mux_s5_h               382              2321  FALL       1
I__169/I                                        LocalMux                       0              2321  FALL       1
I__169/O                                        LocalMux                     455              2775  FALL       1
I__170/I                                        IoInMux                        0              2775  FALL       1
I__170/O                                        IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL      21
I__171/I                                        gio2CtrlBuf                    0              3923  FALL       1
I__171/O                                        gio2CtrlBuf                    0              3923  FALL       1
I__172/I                                        GlobalMux                      0              3923  FALL       1
I__172/O                                        GlobalMux                    114              4037  FALL       1
I__180/I                                        ClkMux                         0              4037  FALL       1
I__180/O                                        ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_rstC/I                         INV                            0              4378  FALL       1
INVSPI.shift_reg_rstC/O                         INV                            0              4378  RISE       6
SPI.shift_reg_rst_LC_3_3_0/clk                  LogicCell40_SEQ_MODE_1010      0              4378  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

