Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Sep 27 23:51:51 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_methodology -file source_methodology_drc_routed.rpt -pb source_methodology_drc_routed.pb -rpx source_methodology_drc_routed.rpx
| Design       : source
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+---------+----------+--------------------------------+------------+
| Rule    | Severity | Description                    | Violations |
+---------+----------+--------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert   | 4          |
| LATCH-1 | Advisory | Existing latches in the design | 1          |
+---------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Y_reg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Y_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Y_reg[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Y_reg[0]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Y_reg[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Y_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Y_reg[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Y_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 2 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


