{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 3,
    "design__inferred_latch__count": 0,
    "design__instance__count": 13225,
    "design__instance__area": 155656,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1082,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 133,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0016602237010374665,
    "power__switching__total": 0.0008565555908717215,
    "power__leakage__total": 1.4896933464569884e-07,
    "power__total": 0.0025169283617287874,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.289676,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.289676,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.273811,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 10.525127,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.273811,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.857206,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 1906,
    "design__max_fanout_violation__count": 133,
    "design__max_cap_violation__count": 722,
    "clock__skew__worst_hold": -0.811225,
    "clock__skew__worst_setup": -2.395784,
    "timing__hold__ws": 0.087961,
    "timing__setup__ws": 7.862687,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.087961,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 11.468429,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1030.4 225.76",
    "design__core__bbox": "2.76 2.72 1027.64 223.04",
    "design__io": 45,
    "design__die__area": 232623,
    "design__core__area": 225802,
    "design__instance__count__stdcell": 13224,
    "design__instance__area__stdcell": 101041,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.689347,
    "design__instance__utilization__stdcell": 0.590237,
    "design__power_grid_violation__count__net:VGND": 56,
    "design__power_grid_violation__count__net:VPWR": 56,
    "design__power_grid_violation__count": 112,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 391310,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 464,
    "antenna__violating__nets": 30,
    "antenna__violating__pins": 35,
    "route__antenna_violation__count": 30,
    "route__net": 10914,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 14957,
    "route__wirelength__iter:1": 474324,
    "route__drc_errors__iter:2": 8834,
    "route__wirelength__iter:2": 469402,
    "route__drc_errors__iter:3": 8828,
    "route__wirelength__iter:3": 468464,
    "route__drc_errors__iter:4": 2993,
    "route__wirelength__iter:4": 467882,
    "route__drc_errors__iter:5": 774,
    "route__wirelength__iter:5": 467955,
    "route__drc_errors__iter:6": 285,
    "route__wirelength__iter:6": 467937,
    "route__drc_errors__iter:7": 167,
    "route__wirelength__iter:7": 468026,
    "route__drc_errors__iter:8": 74,
    "route__wirelength__iter:8": 467999,
    "route__drc_errors__iter:9": 70,
    "route__wirelength__iter:9": 467973,
    "route__drc_errors__iter:10": 39,
    "route__wirelength__iter:10": 467952,
    "route__drc_errors__iter:11": 35,
    "route__wirelength__iter:11": 467998,
    "route__drc_errors__iter:12": 0,
    "route__wirelength__iter:12": 467992,
    "route__drc_errors": 0,
    "route__wirelength": 467992,
    "route__vias": 93298,
    "route__vias__singlecut": 93298,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 896.56,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 63,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1751,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 133,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 653,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.339028,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.339028,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.848475,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 8.008174,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.848475,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 11.736167,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 63,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 581,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 133,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.856251,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.856251,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.089052,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.448613,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.089052,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 18.874451,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 63,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 987,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 133,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.220505,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.220505,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.282062,
    "timing__setup__ws__corner:min_tt_025C_1v80": 10.639625,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.282062,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 17.081163,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 63,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1562,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 133,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 547,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.21703,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.21703,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.851784,
    "timing__setup__ws__corner:min_ss_100C_1v60": 8.202865,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.851784,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 12.150126,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 63,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 410,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 133,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.811225,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.811225,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.092856,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 11.533755,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.092856,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 19.024281,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 63,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1149,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 133,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 2,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.324646,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.324646,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.269346,
    "timing__setup__ws__corner:max_tt_025C_1v80": 10.428853,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.269346,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.707546,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 63,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1906,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 133,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 722,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.395784,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.395784,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.841703,
    "timing__setup__ws__corner:max_ss_100C_1v60": 7.862687,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.841703,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 11.468429,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 63,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 625,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 133,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 1,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.881254,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.881254,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.087961,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 11.369306,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.087961,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 18.778425,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 63,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 63,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79977,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 3.99328e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000234093,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000758444,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.53088e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000758444,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 3.99e-05,
    "ir__drop__worst": 0.000234,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}