static int mpc85xx_exclude_device(struct pci_controller *hose,\r\nu_char bus, u_char devfn)\r\n{\r\nif (bus == 0 && PCI_SLOT(devfn) == 0)\r\nreturn PCIBIOS_DEVICE_NOT_FOUND;\r\nelse\r\nreturn PCIBIOS_SUCCESSFUL;\r\n}\r\nstatic void __init mpc85xx_ads_pic_init(void)\r\n{\r\nstruct mpic *mpic = mpic_alloc(NULL, 0, MPIC_BIG_ENDIAN,\r\n0, 256, " OpenPIC ");\r\nBUG_ON(mpic == NULL);\r\nmpic_init(mpic);\r\nmpc85xx_cpm2_pic_init();\r\n}\r\nstatic void __init init_ioports(void)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(mpc8560_ads_pins); i++) {\r\nconst struct cpm_pin *pin = &mpc8560_ads_pins[i];\r\ncpm2_set_pin(pin->port, pin->pin, pin->flags);\r\n}\r\ncpm2_clk_setup(CPM_CLK_SCC1, CPM_BRG1, CPM_CLK_RX);\r\ncpm2_clk_setup(CPM_CLK_SCC1, CPM_BRG1, CPM_CLK_TX);\r\ncpm2_clk_setup(CPM_CLK_SCC2, CPM_BRG2, CPM_CLK_RX);\r\ncpm2_clk_setup(CPM_CLK_SCC2, CPM_BRG2, CPM_CLK_TX);\r\ncpm2_clk_setup(CPM_CLK_FCC2, CPM_CLK13, CPM_CLK_RX);\r\ncpm2_clk_setup(CPM_CLK_FCC2, CPM_CLK14, CPM_CLK_TX);\r\ncpm2_clk_setup(CPM_CLK_FCC3, CPM_CLK15, CPM_CLK_RX);\r\ncpm2_clk_setup(CPM_CLK_FCC3, CPM_CLK16, CPM_CLK_TX);\r\n}\r\nstatic void __init mpc85xx_ads_setup_arch(void)\r\n{\r\nif (ppc_md.progress)\r\nppc_md.progress("mpc85xx_ads_setup_arch()", 0);\r\n#ifdef CONFIG_CPM2\r\ncpm2_reset();\r\ninit_ioports();\r\n#endif\r\n#ifdef CONFIG_PCI\r\nppc_md.pci_exclude_device = mpc85xx_exclude_device;\r\n#endif\r\nfsl_pci_assign_primary();\r\n}\r\nstatic void mpc85xx_ads_show_cpuinfo(struct seq_file *m)\r\n{\r\nuint pvid, svid, phid1;\r\npvid = mfspr(SPRN_PVR);\r\nsvid = mfspr(SPRN_SVR);\r\nseq_printf(m, "Vendor\t\t: Freescale Semiconductor\n");\r\nseq_printf(m, "PVR\t\t: 0x%x\n", pvid);\r\nseq_printf(m, "SVR\t\t: 0x%x\n", svid);\r\nphid1 = mfspr(SPRN_HID1);\r\nseq_printf(m, "PLL setting\t: 0x%x\n", ((phid1 >> 24) & 0x3f));\r\n}\r\nstatic int __init mpc85xx_ads_probe(void)\r\n{\r\nunsigned long root = of_get_flat_dt_root();\r\nreturn of_flat_dt_is_compatible(root, "MPC85xxADS");\r\n}
