{"top":"global.resnet5_1",
"namespaces":{
  "global":{
    "modules":{
      "aff__U18":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U28":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U29":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U30":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U31":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "coeff_2_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_3_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U22":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U24":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U26":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U20.out","add_all__U28.in0"],
          ["mul_d1__U22.out","add_all__U28.in1"],
          ["add_all__U29.in0","add_all__U28.out"],
          ["mul_d2__U24.out","add_all__U29.in1"],
          ["add_all__U30.in0","add_all__U29.out"],
          ["mul_d3__U26.out","add_all__U30.in1"],
          ["add_all__U31.in0","add_all__U30.out"],
          ["const_term_U27.out","add_all__U31.in1"],
          ["self.out","add_all__U31.out"],
          ["mul_d0__U20.in0","coeff_0_U19.out"],
          ["mul_d1__U22.in0","coeff_1_U21.out"],
          ["mul_d2__U24.in0","coeff_2_U23.out"],
          ["mul_d3__U26.in0","coeff_3_U25.out"],
          ["self.d.0","mul_d0__U20.in1"],
          ["self.d.1","mul_d1__U22.in1"],
          ["self.d.2","mul_d2__U24.in1"],
          ["self.d.3","mul_d3__U26.in1"]
        ]
      },
      "aff__U247":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",5,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c00"]}
          },
          "coeff_2_U252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "coeff_3_U254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_4_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U249.out","add_all__U259.in0"],
          ["mul_d1__U251.out","add_all__U259.in1"],
          ["add_all__U260.in0","add_all__U259.out"],
          ["mul_d2__U253.out","add_all__U260.in1"],
          ["add_all__U261.in0","add_all__U260.out"],
          ["mul_d3__U255.out","add_all__U261.in1"],
          ["add_all__U262.in0","add_all__U261.out"],
          ["mul_d4__U257.out","add_all__U262.in1"],
          ["add_all__U263.in0","add_all__U262.out"],
          ["const_term_U258.out","add_all__U263.in1"],
          ["self.out","add_all__U263.out"],
          ["mul_d0__U249.in0","coeff_0_U248.out"],
          ["mul_d1__U251.in0","coeff_1_U250.out"],
          ["mul_d2__U253.in0","coeff_2_U252.out"],
          ["mul_d3__U255.in0","coeff_3_U254.out"],
          ["mul_d4__U257.in0","coeff_4_U256.out"],
          ["self.d.0","mul_d0__U249.in1"],
          ["self.d.1","mul_d1__U251.in1"],
          ["self.d.2","mul_d2__U253.in1"],
          ["self.d.3","mul_d3__U255.in1"],
          ["self.d.4","mul_d4__U257.in1"]
        ]
      },
      "aff__U277":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",5,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U292":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U278":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "coeff_3_U284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "coeff_4_U286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "const_term_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U279":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U287":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U279.out","add_all__U289.in0"],
          ["mul_d1__U281.out","add_all__U289.in1"],
          ["add_all__U290.in0","add_all__U289.out"],
          ["mul_d2__U283.out","add_all__U290.in1"],
          ["add_all__U291.in0","add_all__U290.out"],
          ["mul_d3__U285.out","add_all__U291.in1"],
          ["add_all__U292.in0","add_all__U291.out"],
          ["mul_d4__U287.out","add_all__U292.in1"],
          ["add_all__U293.in0","add_all__U292.out"],
          ["const_term_U288.out","add_all__U293.in1"],
          ["self.out","add_all__U293.out"],
          ["mul_d0__U279.in0","coeff_0_U278.out"],
          ["mul_d1__U281.in0","coeff_1_U280.out"],
          ["mul_d2__U283.in0","coeff_2_U282.out"],
          ["mul_d3__U285.in0","coeff_3_U284.out"],
          ["mul_d4__U287.in0","coeff_4_U286.out"],
          ["self.d.0","mul_d0__U279.in1"],
          ["self.d.1","mul_d1__U281.in1"],
          ["self.d.2","mul_d2__U283.in1"],
          ["self.d.3","mul_d3__U285.in1"],
          ["self.d.4","mul_d4__U287.in1"]
        ]
      },
      "aff__U296":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",8,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U315":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "coeff_2_U301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000900"]}
          },
          "coeff_3_U303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000300"]}
          },
          "coeff_4_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "coeff_5_U307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_6_U309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_7_U311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000024c3"]}
          },
          "mul_d0__U298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U298.out","add_all__U314.in0"],
          ["mul_d1__U300.out","add_all__U314.in1"],
          ["add_all__U315.in0","add_all__U314.out"],
          ["mul_d2__U302.out","add_all__U315.in1"],
          ["add_all__U316.in0","add_all__U315.out"],
          ["mul_d3__U304.out","add_all__U316.in1"],
          ["add_all__U317.in0","add_all__U316.out"],
          ["mul_d4__U306.out","add_all__U317.in1"],
          ["add_all__U318.in0","add_all__U317.out"],
          ["mul_d5__U308.out","add_all__U318.in1"],
          ["add_all__U319.in0","add_all__U318.out"],
          ["mul_d6__U310.out","add_all__U319.in1"],
          ["add_all__U320.in0","add_all__U319.out"],
          ["mul_d7__U312.out","add_all__U320.in1"],
          ["add_all__U321.in0","add_all__U320.out"],
          ["const_term_U313.out","add_all__U321.in1"],
          ["self.out","add_all__U321.out"],
          ["mul_d0__U298.in0","coeff_0_U297.out"],
          ["mul_d1__U300.in0","coeff_1_U299.out"],
          ["mul_d2__U302.in0","coeff_2_U301.out"],
          ["mul_d3__U304.in0","coeff_3_U303.out"],
          ["mul_d4__U306.in0","coeff_4_U305.out"],
          ["mul_d5__U308.in0","coeff_5_U307.out"],
          ["mul_d6__U310.in0","coeff_6_U309.out"],
          ["mul_d7__U312.in0","coeff_7_U311.out"],
          ["self.d.0","mul_d0__U298.in1"],
          ["self.d.1","mul_d1__U300.in1"],
          ["self.d.2","mul_d2__U302.in1"],
          ["self.d.3","mul_d3__U304.in1"],
          ["self.d.4","mul_d4__U306.in1"],
          ["self.d.5","mul_d5__U308.in1"],
          ["self.d.6","mul_d6__U310.in1"],
          ["self.d.7","mul_d7__U312.in1"]
        ]
      },
      "aff__U353":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",8,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U371":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U372":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U373":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U378":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000120"]}
          },
          "coeff_2_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "coeff_3_U360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_4_U362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "coeff_5_U364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "coeff_6_U366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "coeff_7_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "const_term_U370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U365":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U367":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U355.out","add_all__U371.in0"],
          ["mul_d1__U357.out","add_all__U371.in1"],
          ["add_all__U372.in0","add_all__U371.out"],
          ["mul_d2__U359.out","add_all__U372.in1"],
          ["add_all__U373.in0","add_all__U372.out"],
          ["mul_d3__U361.out","add_all__U373.in1"],
          ["add_all__U374.in0","add_all__U373.out"],
          ["mul_d4__U363.out","add_all__U374.in1"],
          ["add_all__U375.in0","add_all__U374.out"],
          ["mul_d5__U365.out","add_all__U375.in1"],
          ["add_all__U376.in0","add_all__U375.out"],
          ["mul_d6__U367.out","add_all__U376.in1"],
          ["add_all__U377.in0","add_all__U376.out"],
          ["mul_d7__U369.out","add_all__U377.in1"],
          ["add_all__U378.in0","add_all__U377.out"],
          ["const_term_U370.out","add_all__U378.in1"],
          ["self.out","add_all__U378.out"],
          ["mul_d0__U355.in0","coeff_0_U354.out"],
          ["mul_d1__U357.in0","coeff_1_U356.out"],
          ["mul_d2__U359.in0","coeff_2_U358.out"],
          ["mul_d3__U361.in0","coeff_3_U360.out"],
          ["mul_d4__U363.in0","coeff_4_U362.out"],
          ["mul_d5__U365.in0","coeff_5_U364.out"],
          ["mul_d6__U367.in0","coeff_6_U366.out"],
          ["mul_d7__U369.in0","coeff_7_U368.out"],
          ["self.d.0","mul_d0__U355.in1"],
          ["self.d.1","mul_d1__U357.in1"],
          ["self.d.2","mul_d2__U359.in1"],
          ["self.d.3","mul_d3__U361.in1"],
          ["self.d.4","mul_d4__U363.in1"],
          ["self.d.5","mul_d5__U365.in1"],
          ["self.d.6","mul_d6__U367.in1"],
          ["self.d.7","mul_d7__U369.in1"]
        ]
      },
      "aff__U399":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",6,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U416":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U417":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "coeff_2_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "coeff_3_U406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "coeff_4_U408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_5_U410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003ea4"]}
          },
          "mul_d0__U401":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U403":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U411":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U401.out","add_all__U413.in0"],
          ["mul_d1__U403.out","add_all__U413.in1"],
          ["add_all__U414.in0","add_all__U413.out"],
          ["mul_d2__U405.out","add_all__U414.in1"],
          ["add_all__U415.in0","add_all__U414.out"],
          ["mul_d3__U407.out","add_all__U415.in1"],
          ["add_all__U416.in0","add_all__U415.out"],
          ["mul_d4__U409.out","add_all__U416.in1"],
          ["add_all__U417.in0","add_all__U416.out"],
          ["mul_d5__U411.out","add_all__U417.in1"],
          ["add_all__U418.in0","add_all__U417.out"],
          ["const_term_U412.out","add_all__U418.in1"],
          ["self.out","add_all__U418.out"],
          ["mul_d0__U401.in0","coeff_0_U400.out"],
          ["mul_d1__U403.in0","coeff_1_U402.out"],
          ["mul_d2__U405.in0","coeff_2_U404.out"],
          ["mul_d3__U407.in0","coeff_3_U406.out"],
          ["mul_d4__U409.in0","coeff_4_U408.out"],
          ["mul_d5__U411.in0","coeff_5_U410.out"],
          ["self.d.0","mul_d0__U401.in1"],
          ["self.d.1","mul_d1__U403.in1"],
          ["self.d.2","mul_d2__U405.in1"],
          ["self.d.3","mul_d3__U407.in1"],
          ["self.d.4","mul_d4__U409.in1"],
          ["self.d.5","mul_d5__U411.in1"]
        ]
      },
      "aff__U41":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U54":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U46":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_3_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "const_term_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U45":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U47":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U43.out","add_all__U51.in0"],
          ["mul_d1__U45.out","add_all__U51.in1"],
          ["add_all__U52.in0","add_all__U51.out"],
          ["mul_d2__U47.out","add_all__U52.in1"],
          ["add_all__U53.in0","add_all__U52.out"],
          ["mul_d3__U49.out","add_all__U53.in1"],
          ["add_all__U54.in0","add_all__U53.out"],
          ["const_term_U50.out","add_all__U54.in1"],
          ["self.out","add_all__U54.out"],
          ["mul_d0__U43.in0","coeff_0_U42.out"],
          ["mul_d1__U45.in0","coeff_1_U44.out"],
          ["mul_d2__U47.in0","coeff_2_U46.out"],
          ["mul_d3__U49.in0","coeff_3_U48.out"],
          ["self.d.0","mul_d0__U43.in1"],
          ["self.d.1","mul_d1__U45.in1"],
          ["self.d.2","mul_d2__U47.in1"],
          ["self.d.3","mul_d3__U49.in1"]
        ]
      },
      "aff__U437":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",6,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U455":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U456":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "coeff_2_U442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_3_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "coeff_4_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "coeff_5_U448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "const_term_U450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U445":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U439.out","add_all__U451.in0"],
          ["mul_d1__U441.out","add_all__U451.in1"],
          ["add_all__U452.in0","add_all__U451.out"],
          ["mul_d2__U443.out","add_all__U452.in1"],
          ["add_all__U453.in0","add_all__U452.out"],
          ["mul_d3__U445.out","add_all__U453.in1"],
          ["add_all__U454.in0","add_all__U453.out"],
          ["mul_d4__U447.out","add_all__U454.in1"],
          ["add_all__U455.in0","add_all__U454.out"],
          ["mul_d5__U449.out","add_all__U455.in1"],
          ["add_all__U456.in0","add_all__U455.out"],
          ["const_term_U450.out","add_all__U456.in1"],
          ["self.out","add_all__U456.out"],
          ["mul_d0__U439.in0","coeff_0_U438.out"],
          ["mul_d1__U441.in0","coeff_1_U440.out"],
          ["mul_d2__U443.in0","coeff_2_U442.out"],
          ["mul_d3__U445.in0","coeff_3_U444.out"],
          ["mul_d4__U447.in0","coeff_4_U446.out"],
          ["mul_d5__U449.in0","coeff_5_U448.out"],
          ["self.d.0","mul_d0__U439.in1"],
          ["self.d.1","mul_d1__U441.in1"],
          ["self.d.2","mul_d2__U443.in1"],
          ["self.d.3","mul_d3__U445.in1"],
          ["self.d.4","mul_d4__U447.in1"],
          ["self.d.5","mul_d5__U449.in1"]
        ]
      },
      "aff__U459":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U470":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U471":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U472":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U462":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "coeff_2_U464":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_3_U466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000062a3"]}
          },
          "mul_d0__U461":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U463":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U461.out","add_all__U469.in0"],
          ["mul_d1__U463.out","add_all__U469.in1"],
          ["add_all__U470.in0","add_all__U469.out"],
          ["mul_d2__U465.out","add_all__U470.in1"],
          ["add_all__U471.in0","add_all__U470.out"],
          ["mul_d3__U467.out","add_all__U471.in1"],
          ["add_all__U472.in0","add_all__U471.out"],
          ["const_term_U468.out","add_all__U472.in1"],
          ["self.out","add_all__U472.out"],
          ["mul_d0__U461.in0","coeff_0_U460.out"],
          ["mul_d1__U463.in0","coeff_1_U462.out"],
          ["mul_d2__U465.in0","coeff_2_U464.out"],
          ["mul_d3__U467.in0","coeff_3_U466.out"],
          ["self.d.0","mul_d0__U461.in1"],
          ["self.d.1","mul_d1__U463.in1"],
          ["self.d.2","mul_d2__U465.in1"],
          ["self.d.3","mul_d3__U467.in1"]
        ]
      },
      "aff__U482":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U493":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U494":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "coeff_3_U489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "const_term_U491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U484":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U488":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U490":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U484.out","add_all__U492.in0"],
          ["mul_d1__U486.out","add_all__U492.in1"],
          ["add_all__U493.in0","add_all__U492.out"],
          ["mul_d2__U488.out","add_all__U493.in1"],
          ["add_all__U494.in0","add_all__U493.out"],
          ["mul_d3__U490.out","add_all__U494.in1"],
          ["add_all__U495.in0","add_all__U494.out"],
          ["const_term_U491.out","add_all__U495.in1"],
          ["self.out","add_all__U495.out"],
          ["mul_d0__U484.in0","coeff_0_U483.out"],
          ["mul_d1__U486.in0","coeff_1_U485.out"],
          ["mul_d2__U488.in0","coeff_2_U487.out"],
          ["mul_d3__U490.in0","coeff_3_U489.out"],
          ["self.d.0","mul_d0__U484.in1"],
          ["self.d.1","mul_d1__U486.in1"],
          ["self.d.2","mul_d2__U488.in1"],
          ["self.d.3","mul_d3__U490.in1"]
        ]
      },
      "aff__U57":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",6,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U71":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U72":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U73":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U60":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "coeff_2_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000900"]}
          },
          "coeff_3_U64":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "coeff_4_U66":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_5_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000025c3"]}
          },
          "mul_d0__U59":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U61":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U65":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U67":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U59.out","add_all__U71.in0"],
          ["mul_d1__U61.out","add_all__U71.in1"],
          ["add_all__U72.in0","add_all__U71.out"],
          ["mul_d2__U63.out","add_all__U72.in1"],
          ["add_all__U73.in0","add_all__U72.out"],
          ["mul_d3__U65.out","add_all__U73.in1"],
          ["add_all__U74.in0","add_all__U73.out"],
          ["mul_d4__U67.out","add_all__U74.in1"],
          ["add_all__U75.in0","add_all__U74.out"],
          ["mul_d5__U69.out","add_all__U75.in1"],
          ["add_all__U76.in0","add_all__U75.out"],
          ["const_term_U70.out","add_all__U76.in1"],
          ["self.out","add_all__U76.out"],
          ["mul_d0__U59.in0","coeff_0_U58.out"],
          ["mul_d1__U61.in0","coeff_1_U60.out"],
          ["mul_d2__U63.in0","coeff_2_U62.out"],
          ["mul_d3__U65.in0","coeff_3_U64.out"],
          ["mul_d4__U67.in0","coeff_4_U66.out"],
          ["mul_d5__U69.in0","coeff_5_U68.out"],
          ["self.d.0","mul_d0__U59.in1"],
          ["self.d.1","mul_d1__U61.in1"],
          ["self.d.2","mul_d2__U63.in1"],
          ["self.d.3","mul_d3__U65.in1"],
          ["self.d.4","mul_d4__U67.in1"],
          ["self.d.5","mul_d5__U69.in1"]
        ]
      },
      "aff__U95":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",6,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U109":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U96":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U98":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_2_U100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "coeff_3_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_4_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_5_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "const_term_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U97":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U99":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U97.out","add_all__U109.in0"],
          ["mul_d1__U99.out","add_all__U109.in1"],
          ["add_all__U110.in0","add_all__U109.out"],
          ["mul_d2__U101.out","add_all__U110.in1"],
          ["add_all__U111.in0","add_all__U110.out"],
          ["mul_d3__U103.out","add_all__U111.in1"],
          ["add_all__U112.in0","add_all__U111.out"],
          ["mul_d4__U105.out","add_all__U112.in1"],
          ["add_all__U113.in0","add_all__U112.out"],
          ["mul_d5__U107.out","add_all__U113.in1"],
          ["add_all__U114.in0","add_all__U113.out"],
          ["const_term_U108.out","add_all__U114.in1"],
          ["self.out","add_all__U114.out"],
          ["mul_d0__U97.in0","coeff_0_U96.out"],
          ["mul_d1__U99.in0","coeff_1_U98.out"],
          ["mul_d2__U101.in0","coeff_2_U100.out"],
          ["mul_d3__U103.in0","coeff_3_U102.out"],
          ["mul_d4__U105.in0","coeff_4_U104.out"],
          ["mul_d5__U107.in0","coeff_5_U106.out"],
          ["self.d.0","mul_d0__U97.in1"],
          ["self.d.1","mul_d1__U99.in1"],
          ["self.d.2","mul_d2__U101.in1"],
          ["self.d.3","mul_d3__U103.in1"],
          ["self.d.4","mul_d4__U105.in1"],
          ["self.d.5","mul_d5__U107.in1"]
        ]
      },
      "affine_controller__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U18"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U34":{
            "modref":"corebit.and"
          },
          "d_0_am__U35":{
            "modref":"corebit.and"
          },
          "d_0_am__U36":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U37":{
            "modref":"corebit.and"
          },
          "d_1_am__U38":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U39":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U32.out"],
          ["d_1_inc.in1","_U32.out"],
          ["d_2_inc.in1","_U32.out"],
          ["d_3_inc.in1","_U32.out"],
          ["cmp_time.in1","_U33.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U34.in0"],
          ["d_1_at_max.out","d_0_am__U34.in1"],
          ["d_0_am__U35.in0","d_0_am__U34.out"],
          ["d_2_at_max.out","d_0_am__U35.in1"],
          ["d_0_am__U36.in0","d_0_am__U35.out"],
          ["d_3_at_max.out","d_0_am__U36.in1"],
          ["d_0_next_value.sel","d_0_am__U36.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U37.in0"],
          ["d_2_at_max.out","d_1_am__U37.in1"],
          ["d_1_am__U38.in0","d_1_am__U37.out"],
          ["d_3_at_max.out","d_1_am__U38.in1"],
          ["d_1_next_value.sel","d_1_am__U38.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U39.in0"],
          ["d_3_at_max.out","d_2_am__U39.in1"],
          ["d_2_next_value.sel","d_2_am__U39.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U246":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U247"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U266":{
            "modref":"corebit.and"
          },
          "d_0_am__U267":{
            "modref":"corebit.and"
          },
          "d_0_am__U268":{
            "modref":"corebit.and"
          },
          "d_0_am__U269":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U270":{
            "modref":"corebit.and"
          },
          "d_1_am__U271":{
            "modref":"corebit.and"
          },
          "d_1_am__U272":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U273":{
            "modref":"corebit.and"
          },
          "d_2_am__U274":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U275":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U264.out"],
          ["d_1_inc.in1","_U264.out"],
          ["d_2_inc.in1","_U264.out"],
          ["d_3_inc.in1","_U264.out"],
          ["d_4_inc.in1","_U264.out"],
          ["cmp_time.in1","_U265.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U266.in0"],
          ["d_1_at_max.out","d_0_am__U266.in1"],
          ["d_0_am__U267.in0","d_0_am__U266.out"],
          ["d_2_at_max.out","d_0_am__U267.in1"],
          ["d_0_am__U268.in0","d_0_am__U267.out"],
          ["d_3_at_max.out","d_0_am__U268.in1"],
          ["d_0_am__U269.in0","d_0_am__U268.out"],
          ["d_4_at_max.out","d_0_am__U269.in1"],
          ["d_0_next_value.sel","d_0_am__U269.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U270.in0"],
          ["d_2_at_max.out","d_1_am__U270.in1"],
          ["d_1_am__U271.in0","d_1_am__U270.out"],
          ["d_3_at_max.out","d_1_am__U271.in1"],
          ["d_1_am__U272.in0","d_1_am__U271.out"],
          ["d_4_at_max.out","d_1_am__U272.in1"],
          ["d_1_next_value.sel","d_1_am__U272.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U273.in0"],
          ["d_3_at_max.out","d_2_am__U273.in1"],
          ["d_2_am__U274.in0","d_2_am__U273.out"],
          ["d_4_at_max.out","d_2_am__U274.in1"],
          ["d_2_next_value.sel","d_2_am__U274.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U275.in0"],
          ["d_4_at_max.out","d_3_am__U275.in1"],
          ["d_3_next_value.sel","d_3_am__U275.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U295":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U296"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U324":{
            "modref":"corebit.and"
          },
          "d_0_am__U325":{
            "modref":"corebit.and"
          },
          "d_0_am__U326":{
            "modref":"corebit.and"
          },
          "d_0_am__U327":{
            "modref":"corebit.and"
          },
          "d_0_am__U328":{
            "modref":"corebit.and"
          },
          "d_0_am__U329":{
            "modref":"corebit.and"
          },
          "d_0_am__U330":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U331":{
            "modref":"corebit.and"
          },
          "d_1_am__U332":{
            "modref":"corebit.and"
          },
          "d_1_am__U333":{
            "modref":"corebit.and"
          },
          "d_1_am__U334":{
            "modref":"corebit.and"
          },
          "d_1_am__U335":{
            "modref":"corebit.and"
          },
          "d_1_am__U336":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U337":{
            "modref":"corebit.and"
          },
          "d_2_am__U338":{
            "modref":"corebit.and"
          },
          "d_2_am__U339":{
            "modref":"corebit.and"
          },
          "d_2_am__U340":{
            "modref":"corebit.and"
          },
          "d_2_am__U341":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U342":{
            "modref":"corebit.and"
          },
          "d_3_am__U343":{
            "modref":"corebit.and"
          },
          "d_3_am__U344":{
            "modref":"corebit.and"
          },
          "d_3_am__U345":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U346":{
            "modref":"corebit.and"
          },
          "d_4_am__U347":{
            "modref":"corebit.and"
          },
          "d_4_am__U348":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U349":{
            "modref":"corebit.and"
          },
          "d_5_am__U350":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U351":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U322.out"],
          ["d_1_inc.in1","_U322.out"],
          ["d_2_inc.in1","_U322.out"],
          ["d_3_inc.in1","_U322.out"],
          ["d_4_inc.in1","_U322.out"],
          ["d_5_inc.in1","_U322.out"],
          ["d_6_inc.in1","_U322.out"],
          ["d_7_inc.in1","_U322.out"],
          ["cmp_time.in1","_U323.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U324.in0"],
          ["d_1_at_max.out","d_0_am__U324.in1"],
          ["d_0_am__U325.in0","d_0_am__U324.out"],
          ["d_2_at_max.out","d_0_am__U325.in1"],
          ["d_0_am__U326.in0","d_0_am__U325.out"],
          ["d_3_at_max.out","d_0_am__U326.in1"],
          ["d_0_am__U327.in0","d_0_am__U326.out"],
          ["d_4_at_max.out","d_0_am__U327.in1"],
          ["d_0_am__U328.in0","d_0_am__U327.out"],
          ["d_5_at_max.out","d_0_am__U328.in1"],
          ["d_0_am__U329.in0","d_0_am__U328.out"],
          ["d_6_at_max.out","d_0_am__U329.in1"],
          ["d_0_am__U330.in0","d_0_am__U329.out"],
          ["d_7_at_max.out","d_0_am__U330.in1"],
          ["d_0_next_value.sel","d_0_am__U330.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U331.in0"],
          ["d_2_at_max.out","d_1_am__U331.in1"],
          ["d_1_am__U332.in0","d_1_am__U331.out"],
          ["d_3_at_max.out","d_1_am__U332.in1"],
          ["d_1_am__U333.in0","d_1_am__U332.out"],
          ["d_4_at_max.out","d_1_am__U333.in1"],
          ["d_1_am__U334.in0","d_1_am__U333.out"],
          ["d_5_at_max.out","d_1_am__U334.in1"],
          ["d_1_am__U335.in0","d_1_am__U334.out"],
          ["d_6_at_max.out","d_1_am__U335.in1"],
          ["d_1_am__U336.in0","d_1_am__U335.out"],
          ["d_7_at_max.out","d_1_am__U336.in1"],
          ["d_1_next_value.sel","d_1_am__U336.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U337.in0"],
          ["d_3_at_max.out","d_2_am__U337.in1"],
          ["d_2_am__U338.in0","d_2_am__U337.out"],
          ["d_4_at_max.out","d_2_am__U338.in1"],
          ["d_2_am__U339.in0","d_2_am__U338.out"],
          ["d_5_at_max.out","d_2_am__U339.in1"],
          ["d_2_am__U340.in0","d_2_am__U339.out"],
          ["d_6_at_max.out","d_2_am__U340.in1"],
          ["d_2_am__U341.in0","d_2_am__U340.out"],
          ["d_7_at_max.out","d_2_am__U341.in1"],
          ["d_2_next_value.sel","d_2_am__U341.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U342.in0"],
          ["d_4_at_max.out","d_3_am__U342.in1"],
          ["d_3_am__U343.in0","d_3_am__U342.out"],
          ["d_5_at_max.out","d_3_am__U343.in1"],
          ["d_3_am__U344.in0","d_3_am__U343.out"],
          ["d_6_at_max.out","d_3_am__U344.in1"],
          ["d_3_am__U345.in0","d_3_am__U344.out"],
          ["d_7_at_max.out","d_3_am__U345.in1"],
          ["d_3_next_value.sel","d_3_am__U345.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U346.in0"],
          ["d_5_at_max.out","d_4_am__U346.in1"],
          ["d_4_am__U347.in0","d_4_am__U346.out"],
          ["d_6_at_max.out","d_4_am__U347.in1"],
          ["d_4_am__U348.in0","d_4_am__U347.out"],
          ["d_7_at_max.out","d_4_am__U348.in1"],
          ["d_4_next_value.sel","d_4_am__U348.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U349.in0"],
          ["d_6_at_max.out","d_5_am__U349.in1"],
          ["d_5_am__U350.in0","d_5_am__U349.out"],
          ["d_7_at_max.out","d_5_am__U350.in1"],
          ["d_5_next_value.sel","d_5_am__U350.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U351.in0"],
          ["d_7_at_max.out","d_6_am__U351.in1"],
          ["d_6_next_value.sel","d_6_am__U351.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U398":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U399"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U421":{
            "modref":"corebit.and"
          },
          "d_0_am__U422":{
            "modref":"corebit.and"
          },
          "d_0_am__U423":{
            "modref":"corebit.and"
          },
          "d_0_am__U424":{
            "modref":"corebit.and"
          },
          "d_0_am__U425":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U426":{
            "modref":"corebit.and"
          },
          "d_1_am__U427":{
            "modref":"corebit.and"
          },
          "d_1_am__U428":{
            "modref":"corebit.and"
          },
          "d_1_am__U429":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U430":{
            "modref":"corebit.and"
          },
          "d_2_am__U431":{
            "modref":"corebit.and"
          },
          "d_2_am__U432":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U433":{
            "modref":"corebit.and"
          },
          "d_3_am__U434":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U435":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U419.out"],
          ["d_1_inc.in1","_U419.out"],
          ["d_2_inc.in1","_U419.out"],
          ["d_3_inc.in1","_U419.out"],
          ["d_4_inc.in1","_U419.out"],
          ["d_5_inc.in1","_U419.out"],
          ["cmp_time.in1","_U420.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U421.in0"],
          ["d_1_at_max.out","d_0_am__U421.in1"],
          ["d_0_am__U422.in0","d_0_am__U421.out"],
          ["d_2_at_max.out","d_0_am__U422.in1"],
          ["d_0_am__U423.in0","d_0_am__U422.out"],
          ["d_3_at_max.out","d_0_am__U423.in1"],
          ["d_0_am__U424.in0","d_0_am__U423.out"],
          ["d_4_at_max.out","d_0_am__U424.in1"],
          ["d_0_am__U425.in0","d_0_am__U424.out"],
          ["d_5_at_max.out","d_0_am__U425.in1"],
          ["d_0_next_value.sel","d_0_am__U425.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U426.in0"],
          ["d_2_at_max.out","d_1_am__U426.in1"],
          ["d_1_am__U427.in0","d_1_am__U426.out"],
          ["d_3_at_max.out","d_1_am__U427.in1"],
          ["d_1_am__U428.in0","d_1_am__U427.out"],
          ["d_4_at_max.out","d_1_am__U428.in1"],
          ["d_1_am__U429.in0","d_1_am__U428.out"],
          ["d_5_at_max.out","d_1_am__U429.in1"],
          ["d_1_next_value.sel","d_1_am__U429.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U430.in0"],
          ["d_3_at_max.out","d_2_am__U430.in1"],
          ["d_2_am__U431.in0","d_2_am__U430.out"],
          ["d_4_at_max.out","d_2_am__U431.in1"],
          ["d_2_am__U432.in0","d_2_am__U431.out"],
          ["d_5_at_max.out","d_2_am__U432.in1"],
          ["d_2_next_value.sel","d_2_am__U432.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U433.in0"],
          ["d_4_at_max.out","d_3_am__U433.in1"],
          ["d_3_am__U434.in0","d_3_am__U433.out"],
          ["d_5_at_max.out","d_3_am__U434.in1"],
          ["d_3_next_value.sel","d_3_am__U434.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U435.in0"],
          ["d_5_at_max.out","d_4_am__U435.in1"],
          ["d_4_next_value.sel","d_4_am__U435.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U458":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U459"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U475":{
            "modref":"corebit.and"
          },
          "d_0_am__U476":{
            "modref":"corebit.and"
          },
          "d_0_am__U477":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U478":{
            "modref":"corebit.and"
          },
          "d_1_am__U479":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U480":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U473.out"],
          ["d_1_inc.in1","_U473.out"],
          ["d_2_inc.in1","_U473.out"],
          ["d_3_inc.in1","_U473.out"],
          ["cmp_time.in1","_U474.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U475.in0"],
          ["d_1_at_max.out","d_0_am__U475.in1"],
          ["d_0_am__U476.in0","d_0_am__U475.out"],
          ["d_2_at_max.out","d_0_am__U476.in1"],
          ["d_0_am__U477.in0","d_0_am__U476.out"],
          ["d_3_at_max.out","d_0_am__U477.in1"],
          ["d_0_next_value.sel","d_0_am__U477.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U478.in0"],
          ["d_2_at_max.out","d_1_am__U478.in1"],
          ["d_1_am__U479.in0","d_1_am__U478.out"],
          ["d_3_at_max.out","d_1_am__U479.in1"],
          ["d_1_next_value.sel","d_1_am__U479.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U480.in0"],
          ["d_3_at_max.out","d_2_am__U480.in1"],
          ["d_2_next_value.sel","d_2_am__U480.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U56":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U78":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U57"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U79":{
            "modref":"corebit.and"
          },
          "d_0_am__U80":{
            "modref":"corebit.and"
          },
          "d_0_am__U81":{
            "modref":"corebit.and"
          },
          "d_0_am__U82":{
            "modref":"corebit.and"
          },
          "d_0_am__U83":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U84":{
            "modref":"corebit.and"
          },
          "d_1_am__U85":{
            "modref":"corebit.and"
          },
          "d_1_am__U86":{
            "modref":"corebit.and"
          },
          "d_1_am__U87":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U88":{
            "modref":"corebit.and"
          },
          "d_2_am__U89":{
            "modref":"corebit.and"
          },
          "d_2_am__U90":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U91":{
            "modref":"corebit.and"
          },
          "d_3_am__U92":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U93":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U77.out"],
          ["d_1_inc.in1","_U77.out"],
          ["d_2_inc.in1","_U77.out"],
          ["d_3_inc.in1","_U77.out"],
          ["d_4_inc.in1","_U77.out"],
          ["d_5_inc.in1","_U77.out"],
          ["cmp_time.in1","_U78.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U79.in0"],
          ["d_1_at_max.out","d_0_am__U79.in1"],
          ["d_0_am__U80.in0","d_0_am__U79.out"],
          ["d_2_at_max.out","d_0_am__U80.in1"],
          ["d_0_am__U81.in0","d_0_am__U80.out"],
          ["d_3_at_max.out","d_0_am__U81.in1"],
          ["d_0_am__U82.in0","d_0_am__U81.out"],
          ["d_4_at_max.out","d_0_am__U82.in1"],
          ["d_0_am__U83.in0","d_0_am__U82.out"],
          ["d_5_at_max.out","d_0_am__U83.in1"],
          ["d_0_next_value.sel","d_0_am__U83.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U84.in0"],
          ["d_2_at_max.out","d_1_am__U84.in1"],
          ["d_1_am__U85.in0","d_1_am__U84.out"],
          ["d_3_at_max.out","d_1_am__U85.in1"],
          ["d_1_am__U86.in0","d_1_am__U85.out"],
          ["d_4_at_max.out","d_1_am__U86.in1"],
          ["d_1_am__U87.in0","d_1_am__U86.out"],
          ["d_5_at_max.out","d_1_am__U87.in1"],
          ["d_1_next_value.sel","d_1_am__U87.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U88.in0"],
          ["d_3_at_max.out","d_2_am__U88.in1"],
          ["d_2_am__U89.in0","d_2_am__U88.out"],
          ["d_4_at_max.out","d_2_am__U89.in1"],
          ["d_2_am__U90.in0","d_2_am__U89.out"],
          ["d_5_at_max.out","d_2_am__U90.in1"],
          ["d_2_next_value.sel","d_2_am__U90.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U91.in0"],
          ["d_4_at_max.out","d_3_am__U91.in1"],
          ["d_3_am__U92.in0","d_3_am__U91.out"],
          ["d_5_at_max.out","d_3_am__U92.in1"],
          ["d_3_next_value.sel","d_3_am__U92.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U93.in0"],
          ["d_5_at_max.out","d_4_am__U93.in1"],
          ["d_4_next_value.sel","d_4_am__U93.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_output_glb_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_input_cgra_stencil"
          }
        },
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","inner_compute.in0_input_glb_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0","inner_compute.out_input_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_input_glb_stencil"
          }
        },
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","inner_compute.in0_input_host_stencil.0"],
          ["self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0","inner_compute.out_input_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_kernel_cgra_stencil"
          }
        },
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","inner_compute.in0_kernel_glb_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0","inner_compute.out_kernel_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_kernel_glb_stencil"
          }
        },
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","inner_compute.in0_kernel_host_stencil.0"],
          ["self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0","inner_compute.out_kernel_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_1"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_10"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_11"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_12"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_13"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_14"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_15"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_2"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_3"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_4"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_5"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_6"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_7"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_8"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_9"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_glb_stencil"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0","inner_compute.in0_output_cgra_stencil.0"],
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","inner_compute.out_output_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__701.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__710.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_957_971_972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_958_969_970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_959_968_969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_960_967_968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_961_966_967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_962_965_966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_963_964_965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_970_971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.out","add_957_971_972.in0"],
          ["add_output_cgra_stencil_3_970_971.out","add_957_971_972.in1"],
          ["self.out_output_cgra_stencil","add_957_971_972.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.out","add_958_969_970.in0"],
          ["add_959_968_969.out","add_958_969_970.in1"],
          ["add_output_cgra_stencil_3_970_971.in1","add_958_969_970.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.out","add_959_968_969.in0"],
          ["add_960_967_968.out","add_959_968_969.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.out","add_960_967_968.in0"],
          ["add_961_966_967.out","add_960_967_968.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.out","add_961_966_967.in0"],
          ["add_962_965_966.out","add_961_966_967.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.out","add_962_965_966.in0"],
          ["add_963_964_965.out","add_962_965_966.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.out","add_963_964_965.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.out","add_963_964_965.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_970_971.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1032_1046_1047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1033_1044_1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1034_1043_1044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1035_1042_1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1036_1041_1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1037_1040_1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1038_1039_1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1045_1046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.out","add_1032_1046_1047.in0"],
          ["add_output_cgra_stencil_4_1045_1046.out","add_1032_1046_1047.in1"],
          ["self.out_output_cgra_stencil","add_1032_1046_1047.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.out","add_1033_1044_1045.in0"],
          ["add_1034_1043_1044.out","add_1033_1044_1045.in1"],
          ["add_output_cgra_stencil_4_1045_1046.in1","add_1033_1044_1045.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.out","add_1034_1043_1044.in0"],
          ["add_1035_1042_1043.out","add_1034_1043_1044.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.out","add_1035_1042_1043.in0"],
          ["add_1036_1041_1042.out","add_1035_1042_1043.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.out","add_1036_1041_1042.in0"],
          ["add_1037_1040_1041.out","add_1036_1041_1042.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.out","add_1037_1040_1041.in0"],
          ["add_1038_1039_1040.out","add_1037_1040_1041.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.out","add_1038_1039_1040.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.out","add_1038_1039_1040.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1045_1046.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1107_1121_1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1108_1119_1120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1109_1118_1119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1110_1117_1118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1111_1116_1117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1112_1115_1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1113_1114_1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1120_1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.out","add_1107_1121_1122.in0"],
          ["add_output_cgra_stencil_5_1120_1121.out","add_1107_1121_1122.in1"],
          ["self.out_output_cgra_stencil","add_1107_1121_1122.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.out","add_1108_1119_1120.in0"],
          ["add_1109_1118_1119.out","add_1108_1119_1120.in1"],
          ["add_output_cgra_stencil_5_1120_1121.in1","add_1108_1119_1120.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.out","add_1109_1118_1119.in0"],
          ["add_1110_1117_1118.out","add_1109_1118_1119.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.out","add_1110_1117_1118.in0"],
          ["add_1111_1116_1117.out","add_1110_1117_1118.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.out","add_1111_1116_1117.in0"],
          ["add_1112_1115_1116.out","add_1111_1116_1117.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.out","add_1112_1115_1116.in0"],
          ["add_1113_1114_1115.out","add_1112_1115_1116.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.out","add_1113_1114_1115.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.out","add_1113_1114_1115.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1120_1121.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1182_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1183_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1184_1193_1194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1185_1192_1193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1186_1191_1192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1187_1190_1191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1188_1189_1190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.out","add_1182_1196_1197.in0"],
          ["add_output_cgra_stencil_6_1195_1196.out","add_1182_1196_1197.in1"],
          ["self.out_output_cgra_stencil","add_1182_1196_1197.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.out","add_1183_1194_1195.in0"],
          ["add_1184_1193_1194.out","add_1183_1194_1195.in1"],
          ["add_output_cgra_stencil_6_1195_1196.in1","add_1183_1194_1195.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.out","add_1184_1193_1194.in0"],
          ["add_1185_1192_1193.out","add_1184_1193_1194.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.out","add_1185_1192_1193.in0"],
          ["add_1186_1191_1192.out","add_1185_1192_1193.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.out","add_1186_1191_1192.in0"],
          ["add_1187_1190_1191.out","add_1186_1191_1192.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.out","add_1187_1190_1191.in0"],
          ["add_1188_1189_1190.out","add_1187_1190_1191.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.out","add_1188_1189_1190.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.out","add_1188_1189_1190.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1195_1196.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1257_1271_1272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1258_1269_1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1259_1268_1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1260_1267_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1261_1266_1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1262_1265_1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1263_1264_1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1270_1271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.out","add_1257_1271_1272.in0"],
          ["add_output_cgra_stencil_7_1270_1271.out","add_1257_1271_1272.in1"],
          ["self.out_output_cgra_stencil","add_1257_1271_1272.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.out","add_1258_1269_1270.in0"],
          ["add_1259_1268_1269.out","add_1258_1269_1270.in1"],
          ["add_output_cgra_stencil_7_1270_1271.in1","add_1258_1269_1270.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.out","add_1259_1268_1269.in0"],
          ["add_1260_1267_1268.out","add_1259_1268_1269.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.out","add_1260_1267_1268.in0"],
          ["add_1261_1266_1267.out","add_1260_1267_1268.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.out","add_1261_1266_1267.in0"],
          ["add_1262_1265_1266.out","add_1261_1266_1267.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.out","add_1262_1265_1266.in0"],
          ["add_1263_1264_1265.out","add_1262_1265_1266.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.out","add_1263_1264_1265.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.out","add_1263_1264_1265.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1270_1271.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1332_1346_1347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1333_1344_1345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1334_1343_1344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1335_1342_1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1336_1341_1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1337_1340_1341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1338_1339_1340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1345_1346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.out","add_1332_1346_1347.in0"],
          ["add_output_cgra_stencil_8_1345_1346.out","add_1332_1346_1347.in1"],
          ["self.out_output_cgra_stencil","add_1332_1346_1347.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.out","add_1333_1344_1345.in0"],
          ["add_1334_1343_1344.out","add_1333_1344_1345.in1"],
          ["add_output_cgra_stencil_8_1345_1346.in1","add_1333_1344_1345.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.out","add_1334_1343_1344.in0"],
          ["add_1335_1342_1343.out","add_1334_1343_1344.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.out","add_1335_1342_1343.in0"],
          ["add_1336_1341_1342.out","add_1335_1342_1343.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.out","add_1336_1341_1342.in0"],
          ["add_1337_1340_1341.out","add_1336_1341_1342.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.out","add_1337_1340_1341.in0"],
          ["add_1338_1339_1340.out","add_1337_1340_1341.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.out","add_1338_1339_1340.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.out","add_1338_1339_1340.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1345_1346.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__719.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__728.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__737.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__746.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__755.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__764.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_807_821_822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_808_819_820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_809_818_819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_810_817_818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_811_816_817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_812_815_816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_813_814_815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_820_821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.out","add_807_821_822.in0"],
          ["add_output_cgra_stencil_1_820_821.out","add_807_821_822.in1"],
          ["self.out_output_cgra_stencil","add_807_821_822.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.out","add_808_819_820.in0"],
          ["add_809_818_819.out","add_808_819_820.in1"],
          ["add_output_cgra_stencil_1_820_821.in1","add_808_819_820.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.out","add_809_818_819.in0"],
          ["add_810_817_818.out","add_809_818_819.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.out","add_810_817_818.in0"],
          ["add_811_816_817.out","add_810_817_818.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.out","add_811_816_817.in0"],
          ["add_812_815_816.out","add_811_816_817.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.out","add_812_815_816.in0"],
          ["add_813_814_815.out","add_812_815_816.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.out","add_813_814_815.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.out","add_813_814_815.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_820_821.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_882_896_897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_883_894_895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_884_893_894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_885_892_893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_886_891_892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_887_890_891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_888_889_890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_895_896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.out","add_882_896_897.in0"],
          ["add_output_cgra_stencil_2_895_896.out","add_882_896_897.in1"],
          ["self.out_output_cgra_stencil","add_882_896_897.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.out","add_883_894_895.in0"],
          ["add_884_893_894.out","add_883_894_895.in1"],
          ["add_output_cgra_stencil_2_895_896.in1","add_883_894_895.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.out","add_884_893_894.in0"],
          ["add_885_892_893.out","add_884_893_894.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.out","add_885_892_893.in0"],
          ["add_886_891_892.out","add_885_892_893.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.out","add_886_891_892.in0"],
          ["add_887_890_891.out","add_886_891_892.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.out","add_887_890_891.in0"],
          ["add_888_889_890.out","add_887_890_891.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.out","add_888_889_890.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.out","add_888_889_890.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_895_896.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9693],"cycle_stride":[32,128,2304],"dimensionality":3,"extent":[4,16,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[9668],"cycle_stride":[8,128,2304],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11714],"cycle_stride":[8,32,224,672,2304],"dimensionality":5,"extent":[4,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U0"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9694],"cycle_stride":[32,128,2304],"dimensionality":3,"extent":[4,16,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[9669],"cycle_stride":[8,128,2304],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11714],"cycle_stride":[8,32,224,672,2304],"dimensionality":5,"extent":[4,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U2"}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9695],"cycle_stride":[32,128,2304],"dimensionality":3,"extent":[4,16,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[9670],"cycle_stride":[8,128,2304],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11714],"cycle_stride":[8,32,224,672,2304],"dimensionality":5,"extent":[4,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U4"}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9696],"cycle_stride":[32,128,2304],"dimensionality":3,"extent":[4,16,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[9671],"cycle_stride":[8,128,2304],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11714],"cycle_stride":[8,32,224,672,2304],"dimensionality":5,"extent":[4,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U6"}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9697],"cycle_stride":[32,128,2304],"dimensionality":3,"extent":[4,16,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[9672],"cycle_stride":[8,128,2304],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11714],"cycle_stride":[8,32,224,672,2304],"dimensionality":5,"extent":[4,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U8"}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9698],"cycle_stride":[32,128,2304],"dimensionality":3,"extent":[4,16,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[9673],"cycle_stride":[8,128,2304],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11713],"cycle_stride":[8,32,224,672,2304],"dimensionality":5,"extent":[4,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U10"}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9699],"cycle_stride":[32,128,2304],"dimensionality":3,"extent":[4,16,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[9674],"cycle_stride":[8,128,2304],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11714],"cycle_stride":[8,32,224,672,2304],"dimensionality":5,"extent":[4,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U12"}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9700],"cycle_stride":[32,128,2304],"dimensionality":3,"extent":[4,16,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[9675],"cycle_stride":[8,128,2304],"dimensionality":3,"extent":[16,16,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11714],"cycle_stride":[8,32,224,672,2304],"dimensionality":5,"extent":[4,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U14"}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U1.out"],
          ["ub_input_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U11.out"],
          ["ub_input_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U13.out"],
          ["ub_input_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U15.out"],
          ["ub_input_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U3.out"],
          ["ub_input_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U5.out"],
          ["ub_input_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U7.out"],
          ["ub_input_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U9.out"],
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.clk_en"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.rst_n"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.clk_en"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.rst_n"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.clk_en"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.rst_n"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.clk_en"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.rst_n"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.clk_en"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.rst_n"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.clk_en"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.rst_n"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.clk_en"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U115":{
            "modref":"global.aff__U95"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U55":{
            "modref":"global.aff__U41"
          },
          "chain_en_const_U116":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U40":{
            "modref":"global.affine_controller__U17",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U94":{
            "modref":"global.affine_controller__U56",
            "metadata":{"garnet_remove":true}
          },
          "input_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[9668],"cycle_stride":[1,8,2304,4608],"dimensionality":4,"extent":[8,256,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,8,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[4096],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb","verilog_name":"glb__U16"}
          }
        },
        "connections":[
          ["ctrl__U94.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U115.d"],
          ["input_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U115.out"],
          ["ctrl__U40.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U55.d"],
          ["input_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U55.out"],
          ["input_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U116.out"],
          ["self.clk","ctrl__U40.clk"],
          ["self.reset","ctrl__U40.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U40.valid"],
          ["self.clk","ctrl__U94.clk"],
          ["self.reset","ctrl__U94.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U94.valid"],
          ["self.clk","input_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_write.0","input_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_read.0","input_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U118":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U120":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U122":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U124":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U126":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U128":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U130":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U132":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U134":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U136":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U138":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U140":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U142":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U144":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U146":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U148":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U150":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U152":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U154":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U156":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U158":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U160":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U162":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U164":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U166":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U168":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U170":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U172":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U174":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U176":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U178":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U180":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U182":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U184":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U186":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U188":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U190":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U192":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U194":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U196":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U198":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U200":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U202":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U204":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U206":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U208":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U210":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U212":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U214":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U216":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U218":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U220":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U222":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U224":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U226":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U228":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U230":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U232":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U234":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U236":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U238":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U240":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U242":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U244":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U117"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9605],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9412],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U117"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U119"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9613],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9420],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U119"}
          },
          "ub_kernel_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U137"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9622],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9429],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U137"}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U139"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9630],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9437],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U139"}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U141"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9638],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9445],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U141"}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U143"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9646],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9453],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U143"}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U145"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9654],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9461],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U145"}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U147"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9662],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9469],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U147"}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U149"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9607],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9414],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U149"}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U151"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9615],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9422],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U151"}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U153"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9623],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9430],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U153"}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U155"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9631],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9438],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U155"}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U121"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9621],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9428],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U121"}
          },
          "ub_kernel_cgra_stencil_BANK_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U157"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9639],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9446],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U157"}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U159"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9647],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9454],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U159"}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9655],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9462],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U161"}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9663],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9470],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U163"}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U165"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9608],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9415],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U165"}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9616],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9423],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U167"}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U169"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9624],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9431],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U169"}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9632],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9439],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U171"}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U173"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9640],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9447],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U173"}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9648],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9455],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U175"}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U123"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9629],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9436],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U123"}
          },
          "ub_kernel_cgra_stencil_BANK_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U177"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9656],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9463],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U177"}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9664],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9471],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U179"}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9609],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9416],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U181"}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U183"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9617],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9424],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U183"}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U185"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9625],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9432],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U185"}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U187"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9633],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9440],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U187"}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_36":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9641],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9448],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U189"}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_37":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U191"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9649],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9456],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U191"}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_38":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U193"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9657],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9464],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U193"}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_39":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U195"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9665],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9472],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U195"}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U125"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9637],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9444],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U125"}
          },
          "ub_kernel_cgra_stencil_BANK_40":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U197"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9610],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9417],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U197"}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_41":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U199"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9618],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9425],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U199"}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_42":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U201"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9626],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9433],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U201"}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_43":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U203"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9634],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9441],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U203"}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_44":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U205"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9642],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9449],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U205"}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_45":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U207"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9650],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9457],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U207"}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_46":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U209"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9658],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9465],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U209"}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_47":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U211"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9666],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9473],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U211"}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_48":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U213"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9611],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9418],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U213"}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_49":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U215"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9619],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9426],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U215"}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U127"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9645],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9452],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U127"}
          },
          "ub_kernel_cgra_stencil_BANK_50":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U217"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9627],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9434],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U217"}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_51":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U219"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9635],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9442],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U219"}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_52":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U221"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9643],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9450],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U221"}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_53":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U223"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9651],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9458],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U223"}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_54":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U225"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9659],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9466],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U225"}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_55":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U227"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9667],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9474],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U227"}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_56":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U229"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9612],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9419],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U229"}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_57":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U231"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9620],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9427],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U231"}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_58":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U233"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9628],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9435],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U233"}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_59":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U235"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9636],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9443],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U235"}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U129"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9653],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9460],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U129"}
          },
          "ub_kernel_cgra_stencil_BANK_60":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U237"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9644],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9451],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U237"}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_61":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U239"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9652],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9459],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U239"}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_62":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U241"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9660],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9467],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U241"}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_63":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U243"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9668],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9475],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U243"}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U131"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9661],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9468],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U131"}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U133"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9606],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9413],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U133"}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U135"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9614],"cycle_stride":[256,768,2304],"dimensionality":3,"extent":[3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9421],"cycle_stride":[64,256,768,2304],"dimensionality":4,"extent":[4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11717],"cycle_stride":[4,32,224,672,2304],"dimensionality":5,"extent":[7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,4,32,224,672,2304],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4]}},"mode":"lake","verilog_name":"lake__U135"}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U118.out"],
          ["ub_kernel_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U120.out"],
          ["ub_kernel_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U122.out"],
          ["ub_kernel_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U124.out"],
          ["ub_kernel_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U126.out"],
          ["ub_kernel_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U128.out"],
          ["ub_kernel_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U130.out"],
          ["ub_kernel_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U132.out"],
          ["ub_kernel_cgra_stencil_BANK_8.chain_chain_en","chain_en_const_U134.out"],
          ["ub_kernel_cgra_stencil_BANK_9.chain_chain_en","chain_en_const_U136.out"],
          ["ub_kernel_cgra_stencil_BANK_10.chain_chain_en","chain_en_const_U138.out"],
          ["ub_kernel_cgra_stencil_BANK_11.chain_chain_en","chain_en_const_U140.out"],
          ["ub_kernel_cgra_stencil_BANK_12.chain_chain_en","chain_en_const_U142.out"],
          ["ub_kernel_cgra_stencil_BANK_13.chain_chain_en","chain_en_const_U144.out"],
          ["ub_kernel_cgra_stencil_BANK_14.chain_chain_en","chain_en_const_U146.out"],
          ["ub_kernel_cgra_stencil_BANK_15.chain_chain_en","chain_en_const_U148.out"],
          ["ub_kernel_cgra_stencil_BANK_16.chain_chain_en","chain_en_const_U150.out"],
          ["ub_kernel_cgra_stencil_BANK_17.chain_chain_en","chain_en_const_U152.out"],
          ["ub_kernel_cgra_stencil_BANK_18.chain_chain_en","chain_en_const_U154.out"],
          ["ub_kernel_cgra_stencil_BANK_19.chain_chain_en","chain_en_const_U156.out"],
          ["ub_kernel_cgra_stencil_BANK_20.chain_chain_en","chain_en_const_U158.out"],
          ["ub_kernel_cgra_stencil_BANK_21.chain_chain_en","chain_en_const_U160.out"],
          ["ub_kernel_cgra_stencil_BANK_22.chain_chain_en","chain_en_const_U162.out"],
          ["ub_kernel_cgra_stencil_BANK_23.chain_chain_en","chain_en_const_U164.out"],
          ["ub_kernel_cgra_stencil_BANK_24.chain_chain_en","chain_en_const_U166.out"],
          ["ub_kernel_cgra_stencil_BANK_25.chain_chain_en","chain_en_const_U168.out"],
          ["ub_kernel_cgra_stencil_BANK_26.chain_chain_en","chain_en_const_U170.out"],
          ["ub_kernel_cgra_stencil_BANK_27.chain_chain_en","chain_en_const_U172.out"],
          ["ub_kernel_cgra_stencil_BANK_28.chain_chain_en","chain_en_const_U174.out"],
          ["ub_kernel_cgra_stencil_BANK_29.chain_chain_en","chain_en_const_U176.out"],
          ["ub_kernel_cgra_stencil_BANK_30.chain_chain_en","chain_en_const_U178.out"],
          ["ub_kernel_cgra_stencil_BANK_31.chain_chain_en","chain_en_const_U180.out"],
          ["ub_kernel_cgra_stencil_BANK_32.chain_chain_en","chain_en_const_U182.out"],
          ["ub_kernel_cgra_stencil_BANK_33.chain_chain_en","chain_en_const_U184.out"],
          ["ub_kernel_cgra_stencil_BANK_34.chain_chain_en","chain_en_const_U186.out"],
          ["ub_kernel_cgra_stencil_BANK_35.chain_chain_en","chain_en_const_U188.out"],
          ["ub_kernel_cgra_stencil_BANK_36.chain_chain_en","chain_en_const_U190.out"],
          ["ub_kernel_cgra_stencil_BANK_37.chain_chain_en","chain_en_const_U192.out"],
          ["ub_kernel_cgra_stencil_BANK_38.chain_chain_en","chain_en_const_U194.out"],
          ["ub_kernel_cgra_stencil_BANK_39.chain_chain_en","chain_en_const_U196.out"],
          ["ub_kernel_cgra_stencil_BANK_40.chain_chain_en","chain_en_const_U198.out"],
          ["ub_kernel_cgra_stencil_BANK_41.chain_chain_en","chain_en_const_U200.out"],
          ["ub_kernel_cgra_stencil_BANK_42.chain_chain_en","chain_en_const_U202.out"],
          ["ub_kernel_cgra_stencil_BANK_43.chain_chain_en","chain_en_const_U204.out"],
          ["ub_kernel_cgra_stencil_BANK_44.chain_chain_en","chain_en_const_U206.out"],
          ["ub_kernel_cgra_stencil_BANK_45.chain_chain_en","chain_en_const_U208.out"],
          ["ub_kernel_cgra_stencil_BANK_46.chain_chain_en","chain_en_const_U210.out"],
          ["ub_kernel_cgra_stencil_BANK_47.chain_chain_en","chain_en_const_U212.out"],
          ["ub_kernel_cgra_stencil_BANK_48.chain_chain_en","chain_en_const_U214.out"],
          ["ub_kernel_cgra_stencil_BANK_49.chain_chain_en","chain_en_const_U216.out"],
          ["ub_kernel_cgra_stencil_BANK_50.chain_chain_en","chain_en_const_U218.out"],
          ["ub_kernel_cgra_stencil_BANK_51.chain_chain_en","chain_en_const_U220.out"],
          ["ub_kernel_cgra_stencil_BANK_52.chain_chain_en","chain_en_const_U222.out"],
          ["ub_kernel_cgra_stencil_BANK_53.chain_chain_en","chain_en_const_U224.out"],
          ["ub_kernel_cgra_stencil_BANK_54.chain_chain_en","chain_en_const_U226.out"],
          ["ub_kernel_cgra_stencil_BANK_55.chain_chain_en","chain_en_const_U228.out"],
          ["ub_kernel_cgra_stencil_BANK_56.chain_chain_en","chain_en_const_U230.out"],
          ["ub_kernel_cgra_stencil_BANK_57.chain_chain_en","chain_en_const_U232.out"],
          ["ub_kernel_cgra_stencil_BANK_58.chain_chain_en","chain_en_const_U234.out"],
          ["ub_kernel_cgra_stencil_BANK_59.chain_chain_en","chain_en_const_U236.out"],
          ["ub_kernel_cgra_stencil_BANK_60.chain_chain_en","chain_en_const_U238.out"],
          ["ub_kernel_cgra_stencil_BANK_61.chain_chain_en","chain_en_const_U240.out"],
          ["ub_kernel_cgra_stencil_BANK_62.chain_chain_en","chain_en_const_U242.out"],
          ["ub_kernel_cgra_stencil_BANK_63.chain_chain_en","chain_en_const_U244.out"],
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_kernel_cgra_stencil_BANK_26.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_kernel_cgra_stencil_BANK_34.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_kernel_cgra_stencil_BANK_42.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_kernel_cgra_stencil_BANK_58.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_kernel_cgra_stencil_BANK_50.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_kernel_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_kernel_cgra_stencil_BANK_19.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_kernel_cgra_stencil_BANK_35.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_kernel_cgra_stencil_BANK_43.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_kernel_cgra_stencil_BANK_59.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_kernel_cgra_stencil_BANK_51.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_kernel_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_kernel_cgra_stencil_BANK_20.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_kernel_cgra_stencil_BANK_28.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_kernel_cgra_stencil_BANK_44.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_kernel_cgra_stencil_BANK_60.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_kernel_cgra_stencil_BANK_52.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_kernel_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_kernel_cgra_stencil_BANK_21.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_kernel_cgra_stencil_BANK_29.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_kernel_cgra_stencil_BANK_37.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_kernel_cgra_stencil_BANK_61.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_kernel_cgra_stencil_BANK_53.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_kernel_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_kernel_cgra_stencil_BANK_22.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_kernel_cgra_stencil_BANK_30.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_kernel_cgra_stencil_BANK_38.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_kernel_cgra_stencil_BANK_46.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_kernel_cgra_stencil_BANK_62.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_kernel_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_kernel_cgra_stencil_BANK_23.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_kernel_cgra_stencil_BANK_31.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_kernel_cgra_stencil_BANK_39.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_kernel_cgra_stencil_BANK_47.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_kernel_cgra_stencil_BANK_55.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_16.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_24.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_32.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_40.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_56.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_48.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_kernel_cgra_stencil_BANK_25.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_kernel_cgra_stencil_BANK_33.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_kernel_cgra_stencil_BANK_41.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_kernel_cgra_stencil_BANK_57.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_kernel_cgra_stencil_BANK_49.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_kernel_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U379":{
            "modref":"global.aff__U353"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U294":{
            "modref":"global.aff__U277"
          },
          "chain_en_const_U380":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U276":{
            "modref":"global.affine_controller__U246",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U352":{
            "modref":"global.affine_controller__U295",
            "metadata":{"garnet_remove":true}
          },
          "kernel_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[9412],"cycle_stride":[1,8,256,2304,4608],"dimensionality":5,"extent":[8,32,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,1024,8,512]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[9216],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb","verilog_name":"glb__U245"}
          }
        },
        "connections":[
          ["ctrl__U352.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U379.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U379.out"],
          ["ctrl__U276.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U294.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U294.out"],
          ["kernel_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U380.out"],
          ["self.clk","ctrl__U276.clk"],
          ["self.reset","ctrl__U276.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U276.valid"],
          ["self.clk","ctrl__U352.clk"],
          ["self.reset","ctrl__U352.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U352.valid"],
          ["self.clk","kernel_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","kernel_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_read.0","kernel_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U500":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U499":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U501":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U509":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U508":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U510":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U504":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U503":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U505":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U382":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U384":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U386":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U388":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U390":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U392":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U394":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U396":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U381"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11724],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,49]},"agg2sram_1":{"cycle_starting_addr":[9220],"cycle_stride":[4,28,4608],"dimensionality":3,"extent":[7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,49]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,4]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,4,28,4608],"dimensionality":4,"extent":[4,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,49],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[16033],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[0,1,7,49],"write_data_starting_addr":[0],"write_data_stride":[0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,4]},"tb2out_1":{"cycle_starting_addr":[16036],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,4]}},"mode":"lake","verilog_name":"lake__U381"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U383"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9220],"cycle_stride":[4,28,4608],"dimensionality":3,"extent":[7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,49]},"agg2sram_1":{"cycle_starting_addr":[11724],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,49]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,4,28,4608],"dimensionality":4,"extent":[4,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"in2agg_1":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,49],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[16035],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[0,1,7,49],"write_data_starting_addr":[0],"write_data_stride":[0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,4]},"tb2out_1":{"cycle_starting_addr":[16037],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,4]}},"mode":"lake","verilog_name":"lake__U383"}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U385"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11724],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,49]},"agg2sram_1":{"cycle_starting_addr":[9220],"cycle_stride":[4,28,4608],"dimensionality":3,"extent":[7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,49]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,4]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,4,28,4608],"dimensionality":4,"extent":[4,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,49],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[16035],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[0,1,7,49],"write_data_starting_addr":[0],"write_data_stride":[0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,4]},"tb2out_1":{"cycle_starting_addr":[16038],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,4]}},"mode":"lake","verilog_name":"lake__U385"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U387"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11724],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,49]},"agg2sram_1":{"cycle_starting_addr":[9220],"cycle_stride":[4,28,4608],"dimensionality":3,"extent":[7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,49]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,4]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,4,28,4608],"dimensionality":4,"extent":[4,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,49],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[16037],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[0,1,7,49],"write_data_starting_addr":[0],"write_data_stride":[0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,4]},"tb2out_1":{"cycle_starting_addr":[16039],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,4]}},"mode":"lake","verilog_name":"lake__U387"}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U389"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11724],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,49]},"agg2sram_1":{"cycle_starting_addr":[9220],"cycle_stride":[4,28,4608],"dimensionality":3,"extent":[7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,49]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,4]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,4,28,4608],"dimensionality":4,"extent":[4,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,49],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[16037],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[0,1,7,49],"write_data_starting_addr":[0],"write_data_stride":[0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,4]},"tb2out_1":{"cycle_starting_addr":[16040],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,4]}},"mode":"lake","verilog_name":"lake__U389"}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U391"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11724],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,49]},"agg2sram_1":{"cycle_starting_addr":[9220],"cycle_stride":[4,28,4608],"dimensionality":3,"extent":[7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,49]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,4]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,4,28,4608],"dimensionality":4,"extent":[4,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,49],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[16039],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[0,1,7,49],"write_data_starting_addr":[0],"write_data_stride":[0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,4]},"tb2out_1":{"cycle_starting_addr":[16041],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,4]}},"mode":"lake","verilog_name":"lake__U391"}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U393"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11724],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,49]},"agg2sram_1":{"cycle_starting_addr":[9220],"cycle_stride":[4,28,4608],"dimensionality":3,"extent":[7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,49]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,4]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,4,28,4608],"dimensionality":4,"extent":[4,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,49],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[16039],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[0,1,7,49],"write_data_starting_addr":[0],"write_data_stride":[0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,4]},"tb2out_1":{"cycle_starting_addr":[16042],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,4]}},"mode":"lake","verilog_name":"lake__U393"}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U395"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11724],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,49]},"agg2sram_1":{"cycle_starting_addr":[9220],"cycle_stride":[4,28,4608],"dimensionality":3,"extent":[7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,7,49]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,4]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,4,28,4608],"dimensionality":4,"extent":[4,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,4]},"sram2tb_0":{"cycle_starting_addr":[11718],"cycle_stride":[4,32,224,672,2304,4608],"dimensionality":6,"extent":[7,7,3,3,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,49],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[16041],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[0,1,7,49],"write_data_starting_addr":[0],"write_data_stride":[0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[11720],"cycle_stride":[1,32,224,2304,4608],"dimensionality":5,"extent":[28,7,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,4]},"tb2out_1":{"cycle_starting_addr":[16043],"cycle_stride":[8,32,224,4608],"dimensionality":4,"extent":[4,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,4]}},"mode":"lake","verilog_name":"lake__U395"}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U382.out"],
          ["ub_output_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U384.out"],
          ["ub_output_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U386.out"],
          ["ub_output_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U388.out"],
          ["ub_output_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U390.out"],
          ["ub_output_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U392.out"],
          ["ub_output_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U394.out"],
          ["ub_output_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U396.out"],
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_1","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_1","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_1","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_1","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_1","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_1","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_1","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.data_out_1","ub_output_cgra_stencil_BANK_0.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_2.data_out_1","ub_output_cgra_stencil_BANK_1.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_3.data_out_1","ub_output_cgra_stencil_BANK_2.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_BANK_4.data_out_1","ub_output_cgra_stencil_BANK_3.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_BANK_5.data_out_1","ub_output_cgra_stencil_BANK_4.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_BANK_6.data_out_1","ub_output_cgra_stencil_BANK_5.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_BANK_7.data_out_1","ub_output_cgra_stencil_BANK_6.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U496":{
            "modref":"global.aff__U482"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U457":{
            "modref":"global.aff__U437"
          },
          "chain_en_const_U497":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U436":{
            "modref":"global.affine_controller__U398",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U481":{
            "modref":"global.affine_controller__U458",
            "metadata":{"garnet_remove":true}
          },
          "output_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[25252],"cycle_stride":[1],"dimensionality":1,"extent":[3136],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[16036],"cycle_stride":[1,32,4608],"dimensionality":3,"extent":[32,49,2],"write_data_starting_addr":[0],"write_data_stride":[1,64,32]}},"mode":"glb","verilog_name":"glb__U397"}
          }
        },
        "connections":[
          ["ctrl__U481.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U496.d"],
          ["output_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U496.out"],
          ["ctrl__U436.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U457.d"],
          ["output_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U457.out"],
          ["output_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U497.out"],
          ["self.clk","ctrl__U436.clk"],
          ["self.reset","ctrl__U436.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U436.valid"],
          ["self.clk","ctrl__U481.clk"],
          ["self.reset","ctrl__U481.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U481.valid"],
          ["self.clk","output_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_write.0","output_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_read.0","output_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "resnet5_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U506":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_glb_stencil":{
            "modref":"global.input_glb_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_glb_stencil":{
            "modref":"global.kernel_glb_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U500"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U498"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[25252],"cycle_stride":[1,64,448],"dimensionality":3,"extent":[64,7,7]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U498"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U499"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U501"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_glb_stencil":{
            "modref":"global.cu_op_hcompute_input_glb_stencil"
          },
          "op_hcompute_input_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_exe_start_pt__U509"
          },
          "op_hcompute_input_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U507"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,256],"dimensionality":3,"extent":[16,16,16]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U507"}
          },
          "op_hcompute_input_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_read_start_pt__U508"
          },
          "op_hcompute_input_glb_stencil_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_write_start_pt__U510"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil"
          },
          "op_hcompute_kernel_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_exe_start_pt__U504"
          },
          "op_hcompute_kernel_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U502"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,1024,3072],"dimensionality":4,"extent":[16,64,3,3]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U502"}
          },
          "op_hcompute_kernel_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_read_start_pt__U503"
          },
          "op_hcompute_kernel_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_write_start_pt__U505"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_10":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_10"
          },
          "op_hcompute_output_cgra_stencil_11":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_11"
          },
          "op_hcompute_output_cgra_stencil_12":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_12"
          },
          "op_hcompute_output_cgra_stencil_13":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_13"
          },
          "op_hcompute_output_cgra_stencil_14":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_14"
          },
          "op_hcompute_output_cgra_stencil_15":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_15"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_3"
          },
          "op_hcompute_output_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_4"
          },
          "op_hcompute_output_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_5"
          },
          "op_hcompute_output_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_6"
          },
          "op_hcompute_output_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_7"
          },
          "op_hcompute_output_cgra_stencil_8":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_8"
          },
          "op_hcompute_output_cgra_stencil_9":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_9"
          },
          "op_hcompute_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_output_glb_stencil"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_glb_stencil":{
            "modref":"global.output_glb_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U506.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","_U506.in"],
          ["self.clk","_U511.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","_U511.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_glb_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_glb_stencil_op_hcompute_input_cgra_stencil_read","input_glb_stencil.op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_glb_stencil.input_glb_stencil_op_hcompute_input_glb_stencil_write","input_glb_stencil.op_hcompute_input_glb_stencil_write"],
          ["self.reset","input_glb_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_glb_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_glb_stencil.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_write"],
          ["self.reset","kernel_glb_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_glb_stencil_op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.clk","op_hcompute_input_glb_stencil.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read","op_hcompute_input_glb_stencil.input_host_stencil_op_hcompute_input_glb_stencil_read"],
          ["op_hcompute_input_glb_stencil_port_controller.stencil_valid","op_hcompute_input_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_read_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_write_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read_en","op_hcompute_input_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel_glb_stencil.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read","op_hcompute_kernel_glb_stencil.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read"],
          ["op_hcompute_kernel_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_read_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_write_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","op_hcompute_kernel_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_10.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_read","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_write","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_11.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_read","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_write","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_12.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_read","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_write","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_13.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_read","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_write","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_14.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_read","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_write","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_15.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_read","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_write","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_3_write","op_hcompute_output_cgra_stencil_3.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_4.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_4_write","op_hcompute_output_cgra_stencil_4.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_5.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_5_write","op_hcompute_output_cgra_stencil_5.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_6.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_6_write","op_hcompute_output_cgra_stencil_6.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_7.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_7_write","op_hcompute_output_cgra_stencil_7.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_8.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_read","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_write","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_9.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_read","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_write","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write"],
          ["self.clk","op_hcompute_output_glb_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_read","op_hcompute_output_glb_stencil.output_cgra_stencil_op_hcompute_output_glb_stencil_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_write","op_hcompute_output_glb_stencil.output_glb_stencil_op_hcompute_output_glb_stencil_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_glb_stencil.clk"],
          ["self.reset","output_glb_stencil.reset"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
