Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/student/Desktop/lab2/lab02_skel/test_clock_isim_beh.exe -prj /home/student/Desktop/lab2/lab02_skel/test_clock_beh.prj work.test_clock work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/student/Desktop/lab2/lab02_skel/clock.v" into library work
Analyzing Verilog file "/home/student/Desktop/lab2/lab02_skel/test_clock.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95472 KB
Fuse CPU Usage: 1090 ms
Compiling module clock
Compiling module test_clock
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/student/Desktop/lab2/lab02_skel/test_clock_isim_beh.exe
Fuse Memory Usage: 655644 KB
Fuse CPU Usage: 1100 ms
GCC CPU Usage: 220 ms
