{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 10:02:53 2017 " "Info: Processing started: Thu Sep 07 10:02:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab_3 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"Lab_3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Info: Pin N not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { N } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1664 2528 2704 1680 "N" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Info: Pin result\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[7] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1928 1248 1424 1944 "result\[7..0\]" "" } { 1720 2072 2144 1736 "result\[0\]" "" } { 1736 2072 2144 1752 "result\[1\]" "" } { 1752 2072 2144 1768 "result\[2\]" "" } { 1784 2072 2144 1800 "result\[4\]" "" } { 1800 2072 2144 1816 "result\[5\]" "" } { 1816 2072 2144 1832 "result\[6\]" "" } { 1768 2072 2144 1784 "result\[3\]" "" } { 1832 2072 2122 1848 "result\[7\]" "" } { 1656 2296 2528 1672 "result\[7\]" "" } { 1768 1480 2072 1784 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Info: Pin result\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[6] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1928 1248 1424 1944 "result\[7..0\]" "" } { 1720 2072 2144 1736 "result\[0\]" "" } { 1736 2072 2144 1752 "result\[1\]" "" } { 1752 2072 2144 1768 "result\[2\]" "" } { 1784 2072 2144 1800 "result\[4\]" "" } { 1800 2072 2144 1816 "result\[5\]" "" } { 1816 2072 2144 1832 "result\[6\]" "" } { 1768 2072 2144 1784 "result\[3\]" "" } { 1832 2072 2122 1848 "result\[7\]" "" } { 1656 2296 2528 1672 "result\[7\]" "" } { 1768 1480 2072 1784 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Info: Pin result\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[5] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1928 1248 1424 1944 "result\[7..0\]" "" } { 1720 2072 2144 1736 "result\[0\]" "" } { 1736 2072 2144 1752 "result\[1\]" "" } { 1752 2072 2144 1768 "result\[2\]" "" } { 1784 2072 2144 1800 "result\[4\]" "" } { 1800 2072 2144 1816 "result\[5\]" "" } { 1816 2072 2144 1832 "result\[6\]" "" } { 1768 2072 2144 1784 "result\[3\]" "" } { 1832 2072 2122 1848 "result\[7\]" "" } { 1656 2296 2528 1672 "result\[7\]" "" } { 1768 1480 2072 1784 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Info: Pin result\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[4] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1928 1248 1424 1944 "result\[7..0\]" "" } { 1720 2072 2144 1736 "result\[0\]" "" } { 1736 2072 2144 1752 "result\[1\]" "" } { 1752 2072 2144 1768 "result\[2\]" "" } { 1784 2072 2144 1800 "result\[4\]" "" } { 1800 2072 2144 1816 "result\[5\]" "" } { 1816 2072 2144 1832 "result\[6\]" "" } { 1768 2072 2144 1784 "result\[3\]" "" } { 1832 2072 2122 1848 "result\[7\]" "" } { 1656 2296 2528 1672 "result\[7\]" "" } { 1768 1480 2072 1784 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Info: Pin result\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[3] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1928 1248 1424 1944 "result\[7..0\]" "" } { 1720 2072 2144 1736 "result\[0\]" "" } { 1736 2072 2144 1752 "result\[1\]" "" } { 1752 2072 2144 1768 "result\[2\]" "" } { 1784 2072 2144 1800 "result\[4\]" "" } { 1800 2072 2144 1816 "result\[5\]" "" } { 1816 2072 2144 1832 "result\[6\]" "" } { 1768 2072 2144 1784 "result\[3\]" "" } { 1832 2072 2122 1848 "result\[7\]" "" } { 1656 2296 2528 1672 "result\[7\]" "" } { 1768 1480 2072 1784 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Info: Pin result\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[2] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1928 1248 1424 1944 "result\[7..0\]" "" } { 1720 2072 2144 1736 "result\[0\]" "" } { 1736 2072 2144 1752 "result\[1\]" "" } { 1752 2072 2144 1768 "result\[2\]" "" } { 1784 2072 2144 1800 "result\[4\]" "" } { 1800 2072 2144 1816 "result\[5\]" "" } { 1816 2072 2144 1832 "result\[6\]" "" } { 1768 2072 2144 1784 "result\[3\]" "" } { 1832 2072 2122 1848 "result\[7\]" "" } { 1656 2296 2528 1672 "result\[7\]" "" } { 1768 1480 2072 1784 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Info: Pin result\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[1] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1928 1248 1424 1944 "result\[7..0\]" "" } { 1720 2072 2144 1736 "result\[0\]" "" } { 1736 2072 2144 1752 "result\[1\]" "" } { 1752 2072 2144 1768 "result\[2\]" "" } { 1784 2072 2144 1800 "result\[4\]" "" } { 1800 2072 2144 1816 "result\[5\]" "" } { 1816 2072 2144 1832 "result\[6\]" "" } { 1768 2072 2144 1784 "result\[3\]" "" } { 1832 2072 2122 1848 "result\[7\]" "" } { 1656 2296 2528 1672 "result\[7\]" "" } { 1768 1480 2072 1784 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Info: Pin result\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[0] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1928 1248 1424 1944 "result\[7..0\]" "" } { 1720 2072 2144 1736 "result\[0\]" "" } { 1736 2072 2144 1752 "result\[1\]" "" } { 1752 2072 2144 1768 "result\[2\]" "" } { 1784 2072 2144 1800 "result\[4\]" "" } { 1800 2072 2144 1816 "result\[5\]" "" } { 1816 2072 2144 1832 "result\[6\]" "" } { 1768 2072 2144 1784 "result\[3\]" "" } { 1832 2072 2122 1848 "result\[7\]" "" } { 1656 2296 2528 1672 "result\[7\]" "" } { 1768 1480 2072 1784 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Info: Pin C not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { C } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1592 2528 2704 1608 "C" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V " "Info: Pin V not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { V } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1616 2528 2704 1632 "V" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { V } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Info: Pin Z not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Z } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1640 2528 2704 1656 "Z" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[7\] " "Info: Pin Address\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Address[7] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1152 1224 1400 1168 "Address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[6\] " "Info: Pin Address\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Address[6] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1152 1224 1400 1168 "Address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[5\] " "Info: Pin Address\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Address[5] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1152 1224 1400 1168 "Address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[4\] " "Info: Pin Address\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Address[4] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1152 1224 1400 1168 "Address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[3\] " "Info: Pin Address\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Address[3] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1152 1224 1400 1168 "Address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[2\] " "Info: Pin Address\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Address[2] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1152 1224 1400 1168 "Address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[1\] " "Info: Pin Address\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Address[1] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1152 1224 1400 1168 "Address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[0\] " "Info: Pin Address\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Address[0] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1152 1224 1400 1168 "Address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_sel\[2\] " "Info: Pin ALU_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ALU_sel[2] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1472 344 512 1488 "ALU_sel\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_sel\[1\] " "Info: Pin ALU_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ALU_sel[1] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1472 344 512 1488 "ALU_sel\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_sel\[0\] " "Info: Pin ALU_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ALU_sel[0] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1472 344 512 1488 "ALU_sel\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_select\[1\] " "Info: Pin reg_select\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { reg_select[1] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 256 336 504 272 "reg_select\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_select[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_select\[0\] " "Info: Pin reg_select\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { reg_select[0] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 256 336 504 272 "reg_select\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_select[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_select\[2\] " "Info: Pin reg_select\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { reg_select[2] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 256 336 504 272 "reg_select\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_select[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { clock } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2_enable " "Info: Pin T2_enable not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { T2_enable } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 232 336 504 248 "T2_enable" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { T2_enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1_enable " "Info: Pin T1_enable not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { T1_enable } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 208 336 504 224 "T1_enable" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1_enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[7\] " "Info: Pin data_input\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_input[7] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1960 1256 1424 1976 "data_input\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_input[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sel " "Info: Pin data_sel not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_sel } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1512 344 512 1528 "data_sel" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_sel } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[6\] " "Info: Pin data_input\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_input[6] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1960 1256 1424 1976 "data_input\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_input[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[5\] " "Info: Pin data_input\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_input[5] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1960 1256 1424 1976 "data_input\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_input[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[4\] " "Info: Pin data_input\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_input[4] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1960 1256 1424 1976 "data_input\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_input[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[3\] " "Info: Pin data_input\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_input[3] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1960 1256 1424 1976 "data_input\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_input[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[2\] " "Info: Pin data_input\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_input[2] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1960 1256 1424 1976 "data_input\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_input[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[1\] " "Info: Pin data_input\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_input[1] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1960 1256 1424 1976 "data_input\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_input[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[0\] " "Info: Pin data_input\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_input[0] } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 1960 1256 1424 1976 "data_input\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_input[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { clock } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 17 20 0 " "Info: Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 17 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_ff0:reg_b\|lpm_ff:lpm_ff_component\|dffs\[1\] -6.588 ns " "Info: Slack time is -6.588 ns between source register \"lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_ff0:reg_b\|lpm_ff:lpm_ff_component\|dffs\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.761 ns + Largest register register " "Info: + Largest register to register requirement is 0.761 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clock~clkctrl 2 COMB Unassigned 64 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 64; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns lpm_ff0:reg_b\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_ff0:reg_b\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl lpm_ff0:reg_b|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.608 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clock~clkctrl 2 COMB Unassigned 64 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 64; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns lpm_ff0:reg_b\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_ff0:reg_b\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl lpm_ff0:reg_b|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clock~clkctrl 2 COMB Unassigned 64 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 64; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG Unassigned 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.608 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clock~clkctrl 2 COMB Unassigned 64 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 64; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG Unassigned 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/Lab_3.bdf" { { 184 336 504 200 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.349 ns - Longest register register " "Info: - Longest register to register delay is 7.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.495 ns) 1.289 ns lpm_add_sub0:ALU\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1 2 COMB Unassigned 2 " "Info: 2: + IC(0.794 ns) + CELL(0.495 ns) = 1.289 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_add_sub0:ALU\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.747 ns lpm_add_sub0:ALU\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~2 3 COMB Unassigned 1 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.747 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_add_sub0:ALU\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~2 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.322 ns) 2.998 ns lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~2 4 COMB Unassigned 1 " "Info: 4: + IC(0.929 ns) + CELL(0.322 ns) = 2.998 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~2 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/mux_c3e.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.545 ns) 4.249 ns lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~3 5 COMB Unassigned 1 " "Info: 5: + IC(0.706 ns) + CELL(0.545 ns) = 4.249 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~2 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/mux_c3e.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.545 ns) 5.500 ns lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~4 6 COMB Unassigned 3 " "Info: 6: + IC(0.706 ns) + CELL(0.545 ns) = 5.500 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~3 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/mux_c3e.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.544 ns) 6.409 ns lpm_mux3:inst28\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22 7 COMB Unassigned 5 " "Info: 7: + IC(0.365 ns) + CELL(0.544 ns) = 6.409 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'lpm_mux3:inst28\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~4 lpm_mux3:inst28|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.096 ns) 7.349 ns lpm_ff0:reg_b\|lpm_ff:lpm_ff_component\|dffs\[1\] 8 REG Unassigned 1 " "Info: 8: + IC(0.844 ns) + CELL(0.096 ns) = 7.349 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lpm_ff0:reg_b\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { lpm_mux3:inst28|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_ff0:reg_b|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.005 ns ( 40.89 % ) " "Info: Total cell delay = 3.005 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.344 ns ( 59.11 % ) " "Info: Total interconnect delay = 4.344 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~2 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~2 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~3 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~4 lpm_mux3:inst28|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_ff0:reg_b|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~2 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~2 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~3 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~4 lpm_mux3:inst28|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_ff0:reg_b|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.349 ns register register " "Info: Estimated most critical path is register to register delay of 7.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X44_Y20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X44_Y20; Fanout = 4; REG Node = 'lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.495 ns) 1.289 ns lpm_add_sub0:ALU\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1 2 COMB LAB_X45_Y20 2 " "Info: 2: + IC(0.794 ns) + CELL(0.495 ns) = 1.289 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_add_sub0:ALU\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.747 ns lpm_add_sub0:ALU\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~2 3 COMB LAB_X45_Y20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.747 ns; Loc. = LAB_X45_Y20; Fanout = 1; COMB Node = 'lpm_add_sub0:ALU\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~2 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.322 ns) 2.998 ns lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~2 4 COMB LAB_X45_Y21 1 " "Info: 4: + IC(0.929 ns) + CELL(0.322 ns) = 2.998 ns; Loc. = LAB_X45_Y21; Fanout = 1; COMB Node = 'lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~2 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/mux_c3e.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.545 ns) 4.249 ns lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~3 5 COMB LAB_X45_Y20 1 " "Info: 5: + IC(0.706 ns) + CELL(0.545 ns) = 4.249 ns; Loc. = LAB_X45_Y20; Fanout = 1; COMB Node = 'lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~2 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/mux_c3e.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.545 ns) 5.500 ns lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~4 6 COMB LAB_X45_Y21 3 " "Info: 6: + IC(0.706 ns) + CELL(0.545 ns) = 5.500 ns; Loc. = LAB_X45_Y21; Fanout = 3; COMB Node = 'lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result1w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~3 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/mux_c3e.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.544 ns) 6.409 ns lpm_mux3:inst28\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22 7 COMB LAB_X44_Y21 5 " "Info: 7: + IC(0.365 ns) + CELL(0.544 ns) = 6.409 ns; Loc. = LAB_X44_Y21; Fanout = 5; COMB Node = 'lpm_mux3:inst28\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~4 lpm_mux3:inst28|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/Lab_3/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.096 ns) 7.349 ns lpm_ff0:reg_b\|lpm_ff:lpm_ff_component\|dffs\[1\] 8 REG LAB_X43_Y21 1 " "Info: 8: + IC(0.844 ns) + CELL(0.096 ns) = 7.349 ns; Loc. = LAB_X43_Y21; Fanout = 1; REG Node = 'lpm_ff0:reg_b\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { lpm_mux3:inst28|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_ff0:reg_b|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.005 ns ( 40.89 % ) " "Info: Total cell delay = 3.005 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.344 ns ( 59.11 % ) " "Info: Total interconnect delay = 4.344 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 lpm_add_sub0:ALU|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~2 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~2 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~3 lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result1w~4 lpm_mux3:inst28|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_ff0:reg_b|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y14 X50_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Warning: Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N 0 " "Info: Pin \"N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Info: Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Info: Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Info: Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Info: Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Info: Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Info: Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Info: Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Info: Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Info: Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V 0 " "Info: Pin \"V\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Info: Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[7\] 0 " "Info: Pin \"Address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[6\] 0 " "Info: Pin \"Address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[5\] 0 " "Info: Pin \"Address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[4\] 0 " "Info: Pin \"Address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[3\] 0 " "Info: Pin \"Address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[2\] 0 " "Info: Pin \"Address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[1\] 0 " "Info: Pin \"Address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[0\] 0 " "Info: Pin \"Address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 10:02:55 2017 " "Info: Processing ended: Thu Sep 07 10:02:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
