================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Mon Dec 22 23:34:21 +0100 2025
    * Version:         2025.2 (Build 6295257 on Nov 14 2025)
    * Project:         keccak
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xck26-sfvc784-2LV-c


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              12456
FF:               12246
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.232       |
| Post-Route     | 4.568       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-----------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| U0                                                  |     |    |     |      |      |     |        |      |         |          |        |
|   (U0)                                              |     |    |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                   |     |    |     |      |      |     |        |      |         |          |        |
|   grp_keccak_f1600_fu_4047                          |     |    |     |      |      |     |        |      |         |          |        |
|     (grp_keccak_f1600_fu_4047)                      |     |    |     |      |      |     |        |      |         |          |        |
|     RC_TABLE_U                                      |     |    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U        |     |    |     |      |      |     |        |      |         |          |        |
|   grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103     |     |    |     |      |      |     |        |      |         |          |        |
|     (grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_4103) |     |    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U        |     |    |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_data_V_U             |     |    |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_keep_V_U             |     |    |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_last_V_U             |     |    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_data_V_U            |     |    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_keep_V_U            |     |    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_last_V_U            |     |    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_strb_V_U            |     |    |     |      |      |     |        |      |         |          |        |
|   sparsemux_51_5_64_1_1_U61                         |     |    |     |      |      |     |        |      |         |          |        |
|   sparsemux_51_5_64_1_1_U62                         |     |    |     |      |      |     |        |      |         |          |        |
|   sparsemux_51_5_64_1_1_U63                         |     |    |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 10.64% | OK     |
| FD                                                        | 50%       | 5.23%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.27%  | OK     |
| MUXF7                                                     | 15%       | 0.99%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2196      | 75     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.34   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                         | ENDPOINT PIN                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                        |                               |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.432 | last_lane_idx_reg_7447_reg[4]_rep__3/C | state_14_4_reg_2802_reg[32]/D |            1 |        118 |          4.564 |          0.337 |        4.227 |
| Path2 | 0.439 | last_lane_idx_reg_7447_reg[4]_rep__5/C | state_17_4_reg_2553_reg[58]/D |            1 |        118 |          4.557 |          0.200 |        4.357 |
| Path3 | 0.450 | last_lane_idx_reg_7447_reg[4]_rep__1/C | state_21_4_reg_2221_reg[60]/D |            1 |        118 |          4.546 |          0.333 |        4.213 |
| Path4 | 0.470 | last_lane_idx_reg_7447_reg[4]_rep__9/C | state_5_4_reg_3549_reg[29]/D  |            1 |        118 |          4.526 |          0.251 |        4.275 |
| Path5 | 0.473 | last_lane_idx_reg_7447_reg[4]_rep__1/C | state_23_4_reg_2055_reg[11]/D |            1 |        118 |          4.523 |          0.333 |        4.190 |
+-------+-------+----------------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------+-------------------+
    | Path1 Cells                                           | Primitive Type    |
    +-------------------------------------------------------+-------------------+
    | last_lane_idx_reg_7447_reg[4]_rep__3                  | REGISTER.SDR.FDRE |
    | sparsemux_51_5_64_1_1_U63/state_14_4_reg_2802[32]_i_1 | CLB.LUT.LUT6      |
    | state_14_4_reg_2802_reg[32]                           | REGISTER.SDR.FDRE |
    +-------------------------------------------------------+-------------------+

    +-------------------------------------------------------+-------------------+
    | Path2 Cells                                           | Primitive Type    |
    +-------------------------------------------------------+-------------------+
    | last_lane_idx_reg_7447_reg[4]_rep__5                  | REGISTER.SDR.FDRE |
    | sparsemux_51_5_64_1_1_U63/state_17_4_reg_2553[58]_i_1 | CLB.LUT.LUT6      |
    | state_17_4_reg_2553_reg[58]                           | REGISTER.SDR.FDRE |
    +-------------------------------------------------------+-------------------+

    +-------------------------------------------------------+-------------------+
    | Path3 Cells                                           | Primitive Type    |
    +-------------------------------------------------------+-------------------+
    | last_lane_idx_reg_7447_reg[4]_rep__1                  | REGISTER.SDR.FDRE |
    | sparsemux_51_5_64_1_1_U63/state_21_4_reg_2221[60]_i_1 | CLB.LUT.LUT6      |
    | state_21_4_reg_2221_reg[60]                           | REGISTER.SDR.FDRE |
    +-------------------------------------------------------+-------------------+

    +------------------------------------------------------+-------------------+
    | Path4 Cells                                          | Primitive Type    |
    +------------------------------------------------------+-------------------+
    | last_lane_idx_reg_7447_reg[4]_rep__9                 | REGISTER.SDR.FDRE |
    | sparsemux_51_5_64_1_1_U63/state_5_4_reg_3549[29]_i_1 | CLB.LUT.LUT6      |
    | state_5_4_reg_3549_reg[29]                           | REGISTER.SDR.FDRE |
    +------------------------------------------------------+-------------------+

    +-------------------------------------------------------+-------------------+
    | Path5 Cells                                           | Primitive Type    |
    +-------------------------------------------------------+-------------------+
    | last_lane_idx_reg_7447_reg[4]_rep__1                  | REGISTER.SDR.FDRE |
    | sparsemux_51_5_64_1_1_U63/state_23_4_reg_2055[11]_i_1 | CLB.LUT.LUT6      |
    | state_23_4_reg_2055_reg[11]                           | REGISTER.SDR.FDRE |
    +-------------------------------------------------------+-------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/vhdl/report/keccak_top_design_analysis_routed.rpt          |
| failfast                 | impl/vhdl/report/keccak_top_failfast_routed.rpt                 |
| power                    | impl/vhdl/report/keccak_top_power_routed.rpt                    |
| status                   | impl/vhdl/report/keccak_top_status_routed.rpt                   |
| timing                   | impl/vhdl/report/keccak_top_timing_routed.rpt                   |
| timing_paths             | impl/vhdl/report/keccak_top_timing_paths_routed.rpt             |
| utilization              | impl/vhdl/report/keccak_top_utilization_routed.rpt              |
| utilization_hierarchical | impl/vhdl/report/keccak_top_utilization_hierarchical_routed.rpt |
+--------------------------+-----------------------------------------------------------------+


