#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr  9 12:42:33 2024
# Process ID: 10396
# Current directory: C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.runs/synth_1
# Command line: vivado.exe -log add_mul.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source add_mul.tcl
# Log file: C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.runs/synth_1/add_mul.vds
# Journal file: C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.runs/synth_1\vivado.jou
# Running On: DESKTOP-1I6S9IF, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8361 MB
#-----------------------------------------------------------
source add_mul.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 396.473 ; gain = 59.727
Command: synth_design -top add_mul -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8848
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.410 ; gain = 408.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'add_mul' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/add_mul.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.runs/synth_1/.Xil/Vivado-10396-DESKTOP-1I6S9IF/realtime/c_addsub_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (0#1) [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.runs/synth_1/.Xil/Vivado-10396-DESKTOP-1I6S9IF/realtime/c_addsub_0_stub.v:5]
WARNING: [Synth 8-689] width (8) of port connection 'A' does not match port width (6) of module 'c_addsub_0' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/add_mul.v:38]
WARNING: [Synth 8-689] width (8) of port connection 'B' does not match port width (6) of module 'c_addsub_0' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/add_mul.v:39]
WARNING: [Synth 8-689] width (9) of port connection 'S' does not match port width (6) of module 'c_addsub_0' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/add_mul.v:42]
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay' (0#1) [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.runs/synth_1/.Xil/Vivado-10396-DESKTOP-1I6S9IF/realtime/mult_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.runs/synth_1/.Xil/Vivado-10396-DESKTOP-1I6S9IF/realtime/mult_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (9) of port connection 'A' does not match port width (6) of module 'mult_gen_0' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/add_mul.v:61]
WARNING: [Synth 8-689] width (9) of port connection 'B' does not match port width (6) of module 'mult_gen_0' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/add_mul.v:62]
WARNING: [Synth 8-689] width (17) of port connection 'P' does not match port width (12) of module 'mult_gen_0' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/add_mul.v:63]
WARNING: [Synth 8-7071] port 'CE' of module 'mult_gen_0' is unconnected for instance 'multiplication_op' [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/add_mul.v:59]
WARNING: [Synth 8-7023] instance 'multiplication_op' of module 'mult_gen_0' has 5 connections declared, but only 4 given [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/add_mul.v:59]
INFO: [Synth 8-6155] done synthesizing module 'add_mul' (0#1) [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/add_mul.v:23]
WARNING: [Synth 8-7129] Port A[7] in module add_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module add_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module add_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[6] in module add_mul is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.121 ; gain = 497.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.121 ; gain = 497.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.121 ; gain = 497.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1308.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'addition_op'
Finished Parsing XDC File [c:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'addition_op'
Parsing XDC File [c:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'multiplication_op'
Finished Parsing XDC File [c:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'multiplication_op'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1347.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1347.230 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for addition_op. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multiplication_op. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'delay_op2/val_reg' and it is trimmed from '9' to '6' bits. [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/delay.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'delay_op1/val_reg' and it is trimmed from '9' to '6' bits. [C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.srcs/sources_1/new/delay.v:34]
WARNING: [Synth 8-7129] Port A[7] in module add_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module add_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module add_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[6] in module add_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port C[7] in module add_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port C[6] in module add_mul is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module multiplication_op has unconnected pin CE
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_addsub_0    |         1|
|2     |mult_gen_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |c_addsub |     1|
|2     |mult_gen |     1|
|3     |BUFG     |     1|
|4     |FDRE     |    12|
|5     |IBUF     |    20|
|6     |OBUF     |    17|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1347.230 ; gain = 536.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1347.230 ; gain = 497.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1347.230 ; gain = 536.164
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1347.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1347.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 70cb66e1
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1347.230 ; gain = 913.563
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/SR/arifmetic_operation/arifmetic_operation.runs/synth_1/add_mul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file add_mul_utilization_synth.rpt -pb add_mul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 12:43:21 2024...
