#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jul  8 16:50:56 2023
# Process ID: 6240
# Current directory: D:/ZWT/temp/ps_test/map
# Command line: vivado.exe -mode tcl -source ./tcl/flowControl.tcl
# Log file: D:/ZWT/temp/ps_test/map/vivado.log
# Journal file: D:/ZWT/temp/ps_test/map\vivado.jou
#-----------------------------------------------------------
source ./tcl/flowControl.tcl
# set batDir [pwd]
# set tclDir $batDir/tcl
# source $tclDir/configEnvironment.tcl
## set vitisDir $batDir/vitis
## set bitBackupDir $batDir/bit
## cd .. 
## pwd 
## set fpgaXprDir [pwd]
## set srcDir    $fpgaXprDir/src
## set hdlDir    $srcDir/imports 
## set constrDir $srcDir/constrs 
## set ipDir     $srcDir/ip 
## set bdDir     $srcDir/bd 
## set simDir    $fpgaXprDir/sim 
## cd $batDir
## set fid [open $tclDir/xprname.txt r]
## set xprName [read $fid]
## close $fid
## set xprDir $batDir/$xprName
## set bitDir $xprDir/$xprName.runs/impl_1
# source $tclDir/updateGitRules.tcl
## cd $tclDir
## source $tclDir/scanFile.tcl 
### source findFiles.tcl
#### proc findFiles {path result args } {
####     if {![file exists $path] || ![file isdirectory $path]} {
####         return -code error "__________| File not exists or not a directory. |__________"
####     }
####     # set files [glob -nocomplain -directory $path/ -tails *]
####     set files [glob -nocomplain -directory $path/ *]
####     foreach i_file $files {
####         if {[file isfile $i_file]} {
####             set fileExtName [file extension $i_file]    
####             foreach i_args $args {
####                 if {$fileExtName == $i_args} {
####                     puts "__________| Object File Name is:$i_file |__________"
####                     # puts $i_file
####                     # puts [string length $path]
####                     # puts [string range $i_file [string length $path]+1 end]
####                     # puts [string range $i_file [string length $path]+1 end-[string length $i_args]]
####                     puts $result $i_file  
####                 }
####             }
####         } 
####     }
####     
####     foreach i_file $files {
####         if {[file isdirectory $i_file]} { 
####             # recursion
####             findFiles $i_file $result [lindex $args 0 end]
####         } 
####     }
#### }
### proc printCreateDirMessage {} {
### 	puts "__________| Directory is not exist and will create it! |__________"
### }
### cd $fpgaXprDir
### if {[file exist src]} {
### 	cd $tclDir
### 	# scan 
### 	set srcFileName "./listSrc.txt"
### 	set srcPath $hdlDir
### 	set status [catch {set fid [open $srcFileName w+]} msg]
### 	if {$status} { 
### 		puts $msg
### 	} 
### 	findFiles $srcPath $fid ".v" ".vh" ".vhd" ".sv"
### 	close $fid
### } else {
### 	printCreateDirMessage
### 	file mkdir src 
### 	cd $tclDir
### }
__________| Object File Name is:D:/ZWT/temp/ps_test/src/imports/axi_bridge/axi_bridge.v |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/imports/clk_rst_gen/clk_rst_gen.v |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/imports/clk_rst_gen/sync_rst_gen.v |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/imports/spi/spi_master.v |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/imports/spi/spi_slave.v |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/imports/timer_interrupt/timer_interrupt.v |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/imports/top/top.v |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/imports/uart/uart_rx.v |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/imports/uart/uart_tx.v |__________
### cd $fpgaXprDir
### if {[file exist sim]} {
### 	cd $tclDir
### 	# scan 
### 	set simFileName "./listSim.txt"
### 	set simPath $simDir
### 	set status [catch {set fid [open $simFileName w+]} msg]
### 	if {$status} { 
### 		puts $msg
### 	}
### 	findFiles $simPath $fid ".v" ".vh" ".vhd" ".sv"
### 	close $fid
### } else {
### 	printCreateDirMessage
### 	file mkdir sim 
### 	cd $tclDir
### }
__________| Object File Name is:D:/ZWT/temp/ps_test/sim/tb_clk_rst_gen/tb_clk_rst_gen.v |__________
### cd $srcDir
### if {[file exist bd]} {
### 	cd $tclDir
### 	# scan 
### 	set bdFileName "./listBd.txt"
### 	set bdPath $bdDir
### 	set status [catch {set fid [open $bdFileName w+]} msg]
### 	if {$status} { 
### 		puts $msg
### 	}
### 	findFiles $bdPath $fid ".bd"
### 	close $fid
### } else {
### 	printCreateDirMessage
### 	file mkdir bd 
### 	cd $tclDir
### }
__________| Object File Name is:D:/ZWT/temp/ps_test/src/bd/mb_sys/mb_sys.bd |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/bd/zynq/zynq.bd |__________
### cd $srcDir
### if {[file exist ip]} {
### 	cd $tclDir
### 	# scan 
### 	set ipFileName "./listIp.txt"
### 	set ipPath $ipDir
### 	set status [catch {set fid [open $ipFileName w+]} msg]
### 	if {$status} { 
### 		puts $msg
### 	} 
### 	findFiles $ipPath $fid ".xci"
### 	close $fid
### } else {
### 	printCreateDirMessage
### 	file mkdir ip 
### 	cd $tclDir
### }
__________| Object File Name is:D:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen.xci |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/ip/ila_temp/ila_temp.xci |__________
### cd $srcDir
### if {[file exist constrs]} {
### 	cd $tclDir
### 	# scan 
### 	set constrFileName "./listConstr.txt"
### 	set constrPath $constrDir
### 	set status [catch {set fid [open $constrFileName w+]} msg]
### 	if {$status} { 
### 		puts $msg
### 	}
### 	findFiles $constrPath $fid ".xdc" ".ucf" 
### 	close $fid
### } else {
### 	printCreateDirMessage
### 	file mkdir constrs 
### 	cd $tclDir
### }
__________| Object File Name is:D:/ZWT/temp/ps_test/src/constrs/physical.xdc |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/src/constrs/timing.xdc |__________
## cd .. 
## cd $fpgaXprDir
## source $tclDir/refreshGitIgnore.tcl
### set status [catch {set fid0 [open ".gitignore" w+]} msg]
### if {$status} { 
### 	puts $msg
### }
### puts $fid0 "#######################################################"
### puts $fid0 "#                                                      "
### puts $fid0 "#       git management rule Settings                   "
### puts $fid0 "#       ! means need add to git                        "
### puts $fid0 "#       otherwise means need to ignore                 "
### puts $fid0 "#                                                      "
### puts $fid0 "# Can test by \"git status -u\" check if rules valid   "
### puts $fid0 "#                                                      "
### puts $fid0 "#######################################################"
### puts $fid0 "# ignore all files in root directory"
### puts $fid0 "/*"
### puts $fid0 "# except \".gitignore\" file "
### puts $fid0 "!.gitignore"
### puts $fid0 "# except \".readme.md\" file "
### puts $fid0 "!readme.md"
### puts $fid0 "# except map directory"
### puts $fid0 "!/map/"
### puts $fid0 "# ignore $xprName directory in map directory"
### puts $fid0 "/map/$xprName/*" 
### puts $fid0 "/map/*.bat" 
### puts $fid0 "/map/*.jou" 
### puts $fid0 "/map/*.log" 
### puts $fid0 "/map/*.str" 
### puts $fid0 "!/map/vitis/" 
### puts $fid0 "/map/vitis/*" 
### puts $fid0 "!/map/vitis/*.xsa" 
### puts $fid0 "!/map/vitis/*.bit" 
### puts $fid0 "!/map/vitis/$xprName/" 
### puts $fid0 "/map/vitis/$xprName/*" 
### puts $fid0 "!/map/vitis/$xprName/src/" 
### puts $fid0 "/map/vitis/$xprName/src/*" 
### puts $fid0 "!/map/vitis/$xprName/src/*.c" 
### puts $fid0 "!/map/vitis/$xprName/src/*.h" 
### puts $fid0 "!/map/vitis/$xprName/src/*.ld" 
### puts $fid0 "# script directory"
### puts $fid0 "!/script/"
### puts $fid0 "/script/*"
### puts $fid0 "!/script/*.bat"
### puts $fid0 "!/script/*.do"
### puts $fid0 "# sim directory"
### puts $fid0 "!/sim/"
### puts $fid0 "# src directory"
### puts $fid0 "!/src/"
### puts $fid0 "/src/bd/*"
### puts $fid0 "# bd directory"
### puts $fid0 "!/src/bd/*.tcl"
### puts $fid0 "# coe directory"
### puts $fid0 "!/src/coe/*"
### puts $fid0 "# constrs directory"
### puts $fid0 "!/src/constrs/*"
### puts $fid0 "# elf directory"
### puts $fid0 "!/src/elf/*"
### puts $fid0 "# src code directory"
### puts $fid0 "!/src/imports/*"
### puts $fid0 "# ip directory"
### set ipfid [open $tclDir/listIp.txt r]
### set ipfile [read $ipfid]
### foreach line $ipfile { 
### 	set ipname [string range [file dirname $line] [string length $ipDir]+1 end]
### 	puts "__________| Object ip File is:$line |__________"
### 	# puts $line
### 	# puts [file dirname $line]
### 	# puts [file rootname $line]
### 	# puts [file tail $line]
### 	# puts [file extension $line]
### 	# puts [string length $ipDir]
### 	# puts [string range $line [string length $ipDir]+1 end]
### 	puts "__________| Object ip Name is:$ipname |__________"
### 	# puts $ipname
### 	puts $fid0 "!/src/ip/$ipname/"
### 	puts $fid0 "/src/ip/$ipname/*"
### 	puts $fid0 "!src/ip/$ipname/*.xci"
### 	puts $fid0 "!src/ip/$ipname/*.prj"
### 	# puts $fid0 "!src/ip/$ipname/*.xml"
### 	# puts $fid0 "!src/ip/$ipname/*.v"
### 	# puts $fid0 "!src/ip/$ipname/*.vhd"
### 	# puts $fid0 "!src/ip/$ipname/*.xdc"
### }
__________| Object ip File is:D:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen.xci |__________
__________| Object ip Name is:clk_gen |__________
__________| Object ip File is:D:/ZWT/temp/ps_test/src/ip/ila_temp/ila_temp.xci |__________
__________| Object ip Name is:ila_temp |__________
### close $ipfid
### puts $fid0 "# ip_repo directory"
### puts $fid0 "!/src/ip_repo/*"
### close $fid0
## cd $batDir
# cd $xprDir
# source $tclDir/openXpr.tcl
## open_project $xprName.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.031 ; gain = 200.961
## set_param general.maxthreads 16 
## update_compile_order -fileset sources_1
# cd ..
# source $tclDir/writeBD2Tcl.tcl
## cd $tclDir
## file delete -force listBd.txt
## file delete -force listConstr.txt
## file delete -force listConstr.txt
## file delete -force listIp.txt
## file delete -force listSim.txt
## file delete -force listSrc.txt
## cd .. 
# source $tclDir/writeXpr2Tcl.tcl
## update_compile_order -fileset sources_1
## write_project_tcl -use_bd_files -force $xprName.tcl 
INFO: [Vivado-projutils-8] Tcl script 'ps_test.tcl' generated in output directory 'D:/ZWT/temp/ps_test/map'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wth respect to the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced with respect to this 'origin_dir' path value.
 In case this script was later moved to a different directory, the 'origin_dir' value must be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source ps_test.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

# source $tclDir/runSynthesis.tcl
## set synthStatus [get_property status [get_runs synth_1]]
## puts "__________| Synthesis Status is:$synthStatus |__________"
__________| Synthesis Status is:synth_design Complete! |__________
## if {[string equal $synthStatus "synth_design Complete!"]} {
##     if {[get_property NEEDS_REFRESH [get_runs synth_1]]} {
##         reset_run synth_1
## 		launch_runs synth_1
## 		wait_on_run synth_1
##     } else {
##     	puts "__________| synth_design Complete and Don't need refresh! |__________" 
##     }
## } else {
##     reset_run synth_1
## 	launch_runs synth_1
## 	wait_on_run synth_1
## }
[Sat Jul  8 16:51:13 2023] Launched synth_1...
Run output will be captured here: D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/runme.log
[Sat Jul  8 16:51:13 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z035ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Device 21-403] Loading part xc7z035ffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1129.090 ; gain = 259.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/ZWT/temp/ps_test/src/imports/top/top.v:14]
INFO: [Synth 8-6157] synthesizing module 'clk_rst_gen' [D:/ZWT/temp/ps_test/src/imports/clk_rst_gen/clk_rst_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen.v:73]
INFO: [Synth 8-6157] synthesizing module 'clk_gen_clk_wiz' [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_clk_wiz' (4#1) [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen_clk_wiz.v:71]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (5#1) [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen.v:73]
INFO: [Synth 8-6157] synthesizing module 'sync_rst_gen' [D:/ZWT/temp/ps_test/src/imports/clk_rst_gen/sync_rst_gen.v:18]
INFO: [Synth 8-6155] done synthesizing module 'sync_rst_gen' (6#1) [D:/ZWT/temp/ps_test/src/imports/clk_rst_gen/sync_rst_gen.v:18]
INFO: [Synth 8-6155] done synthesizing module 'clk_rst_gen' (7#1) [D:/ZWT/temp/ps_test/src/imports/clk_rst_gen/clk_rst_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'zynq' [D:/ZWT/temp/ps_test/src/bd/zynq/synth/zynq.v:636]
INFO: [Synth 8-6157] synthesizing module 'zynq_processing_system7_0_0' [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/synth/zynq_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 1 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg900 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (8#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (10#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/synth/zynq_processing_system7_0_0.v:388]
INFO: [Synth 8-6155] done synthesizing module 'zynq_processing_system7_0_0' (11#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/synth/zynq_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ps_to_pl_imp_EX8660' [D:/ZWT/temp/ps_test/src/bd/zynq/synth/zynq.v:12]
INFO: [Synth 8-6157] synthesizing module 'zynq_axi_interconnect_0_0' [D:/ZWT/temp/ps_test/src/bd/zynq/synth/zynq.v:1071]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_B3I52R' [D:/ZWT/temp/ps_test/src/bd/zynq/synth/zynq.v:330]
INFO: [Synth 8-6157] synthesizing module 'zynq_auto_pc_0' [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_auto_pc_0/synth/zynq_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' (12#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' (13#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' (14#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' (15#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' (16#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' (17#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' (17#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' (18#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' (19#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' (20#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' (20#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' (20#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' (21#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (22#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (23#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (24#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' (24#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' (24#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' (24#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' (25#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (25#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (25#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' (25#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' (25#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' (25#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' (25#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' (25#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s' (26#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' (27#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'zynq_auto_pc_0' (28#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_auto_pc_0/synth/zynq_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_B3I52R' (29#1) [D:/ZWT/temp/ps_test/src/bd/zynq/synth/zynq.v:330]
INFO: [Synth 8-6155] done synthesizing module 'zynq_axi_interconnect_0_0' (30#1) [D:/ZWT/temp/ps_test/src/bd/zynq/synth/zynq.v:1071]
INFO: [Synth 8-638] synthesizing module 'zynq_proc_sys_reset_0_0' [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/synth/zynq_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/synth/zynq_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (31#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (32#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (33#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (34#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (35#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (36#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'zynq_proc_sys_reset_0_0' (37#1) [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/synth/zynq_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'zynq_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [D:/ZWT/temp/ps_test/src/bd/zynq/synth/zynq.v:320]
INFO: [Synth 8-6155] done synthesizing module 'ps_to_pl_imp_EX8660' (38#1) [D:/ZWT/temp/ps_test/src/bd/zynq/synth/zynq.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zynq' (39#1) [D:/ZWT/temp/ps_test/src/bd/zynq/synth/zynq.v:636]
WARNING: [Synth 8-689] width (1) of port connection 'cpu_if_araddr' does not match port width (32) of module 'zynq' [D:/ZWT/temp/ps_test/src/imports/top/top.v:211]
WARNING: [Synth 8-689] width (1) of port connection 'cpu_if_arprot' does not match port width (3) of module 'zynq' [D:/ZWT/temp/ps_test/src/imports/top/top.v:212]
WARNING: [Synth 8-689] width (1) of port connection 'cpu_if_awaddr' does not match port width (32) of module 'zynq' [D:/ZWT/temp/ps_test/src/imports/top/top.v:215]
WARNING: [Synth 8-689] width (1) of port connection 'cpu_if_awprot' does not match port width (3) of module 'zynq' [D:/ZWT/temp/ps_test/src/imports/top/top.v:216]
WARNING: [Synth 8-689] width (1) of port connection 'cpu_if_wdata' does not match port width (32) of module 'zynq' [D:/ZWT/temp/ps_test/src/imports/top/top.v:226]
WARNING: [Synth 8-689] width (1) of port connection 'cpu_if_wstrb' does not match port width (4) of module 'zynq' [D:/ZWT/temp/ps_test/src/imports/top/top.v:228]
INFO: [Synth 8-6157] synthesizing module 'mb_sys' [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:819]
INFO: [Synth 8-638] synthesizing module 'mb_sys_axi_gpio_0_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/synth/mb_sys_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/synth/mb_sys_axi_gpio_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (40#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (41#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (42#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (43#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 64'b0000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (44#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (44#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (44#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[12].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[13].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[14].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[15].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[16].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[17].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[18].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[19].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[20].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[22].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[25].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[26].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[27].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[28].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[29].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[30].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[31].GPIO2_DBus_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (45#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (46#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_axi_gpio_0_0' (47#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/synth/mb_sys_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'mb_sys_axi_intc_0_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/synth/mb_sys_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: mb_sys_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111110 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111110 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3452' bound to instance 'U0' of component 'axi_intc' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/synth/mb_sys_axi_intc_0_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: mb_sys_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -2 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -2 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'intc_core' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -2 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -2 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_IVAR_WE_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:767]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:2682]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (48#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (48#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (48#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (48#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b0 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (48#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b1 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (48#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (48#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (48#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (48#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (49#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_axi_intc_0_0' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/synth/mb_sys_axi_intc_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mb_sys_axi_quad_spi_0_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/synth/mb_sys_axi_quad_spi_0_0.vhd:97]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36458' bound to instance 'U0' of component 'axi_quad_spi' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/synth/mb_sys_axi_quad_spi_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34957]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (50#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19201]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (51#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:14937]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (51#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (51#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (51#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (52#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:14937]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:21037]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 256 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (53#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (53#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (54#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (55#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (56#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (56#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (56#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (56#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (57#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (57#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1574]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1580]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (58#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (59#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (59#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (59#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:744]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (60#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (61#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (61#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
	Parameter C_NUM_BITS bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (62#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:1932]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 256 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:744]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (62#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (62#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (63#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:13461]
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (64#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:13461]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (65#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:9709]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:9710]
WARNING: [Synth 8-6014] Unused sequential element SPIXfer_done_int_pulse_d3_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:9767]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:10945]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:10946]
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:10975]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:10975]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (66#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:13816]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (67#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:13816]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (68#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (69#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (69#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19832]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19833]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19834]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19933]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19178]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19179]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19180]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19181]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19182]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (70#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19201]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34848]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34856]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34860]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34861]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34862]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34876]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34880]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34881]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34882]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34883]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34884]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (71#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34957]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36639]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36640]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36643]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36644]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36649]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36650]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36653]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36654]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36669]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36670]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (72#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'mb_sys_axi_quad_spi_0_0' (73#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/synth/mb_sys_axi_quad_spi_0_0.vhd:97]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'mb_sys_axi_quad_spi_0_0' has 33 connections declared, but only 32 given [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:1163]
INFO: [Synth 8-638] synthesizing module 'mb_sys_axi_uartlite_0_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/synth/mb_sys_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/synth/mb_sys_axi_uartlite_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (74#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (74#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (75#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (76#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (77#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (78#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (79#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (80#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (81#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (81#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (81#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (81#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (82#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_axi_uartlite_0_0' (83#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/synth/mb_sys_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'mb_sys_axi_uartlite_0_0' has 22 connections declared, but only 21 given [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:1196]
INFO: [Synth 8-638] synthesizing module 'mb_sys_mdm_1_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_mdm_1_0/synth/mb_sys_mdm_1_0.vhd:94]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:12601' bound to instance 'U0' of component 'MDM' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_mdm_1_0/synth/mb_sys_mdm_1_0.vhd:1701]
INFO: [Synth 8-638] synthesizing module 'MDM' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:14256]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:15789]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:311' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:15861]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:335]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (84#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:335]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1459' bound to instance 'LUT1_I' of component 'MB_LUT1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:15879]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_LUT1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1473]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1490]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_LUT1' (85#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1473]
	Parameter C_TARGET bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:373' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:16347]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:386]
	Parameter C_TARGET bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (86#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:386]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:5720' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:16445]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:6957]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'config_scan_reset_i' of component 'xil_scan_reset_control' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:7640]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_xil_scan_reset_control' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_xil_scan_reset_control' (87#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:296]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'sel_n_reset_i' of component 'xil_scan_reset_control' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:7650]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'shift_n_reset_i' of component 'xil_scan_reset_control' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:7660]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:491' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:7899]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:508]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_FDRE' (88#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:508]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3003' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:10351]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3276]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3585]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'sel_with_scan_reset_i' of component 'xil_scan_reset_control' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3593]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:672' bound to instance 'FDC_I' of component 'MB_FDC_1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3650]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:688]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (89#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:688]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:731' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3660]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:748]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (90#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:748]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3854]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_SRL16E' (91#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3872]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized0' (91#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3943]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized1' (91#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3961]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized2' (91#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:4121]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:4359]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:4360]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:4373]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:4374]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:879' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:4386]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_FDRSE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:905]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_FDRSE' (92#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:905]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'data_cmd_reset_i' of component 'xil_scan_reset_control' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:4429]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1880' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:4530]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_SRL_FIFO' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1900]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:990' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2030]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_MUXCY_XORCY' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1006]
	Parameter C_TARGET bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_MUXCY_XORCY' (93#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1006]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:491' bound to instance 'FDRE_I' of component 'MB_FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2054]
	Parameter C_TARGET bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:990' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2030]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:491' bound to instance 'FDRE_I' of component 'MB_FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2054]
	Parameter C_TARGET bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:990' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2030]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:491' bound to instance 'FDRE_I' of component 'MB_FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2054]
	Parameter C_TARGET bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1086' bound to instance 'XORCY_I' of component 'MB_XORCY' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2044]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_XORCY' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1100]
	Parameter C_TARGET bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_XORCY' (94#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1100]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:491' bound to instance 'FDRE_I' of component 'MB_FDRE' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2054]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2071]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized3' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized3' (94#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2071]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2071]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2071]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2071]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2071]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2071]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:2071]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_SRL_FIFO' (95#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1900]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1880' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:4552]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (96#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3276]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (97#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:6957]
INFO: [Synth 8-256] done synthesizing module 'MDM' (98#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_mdm_1_0' (99#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_mdm_1_0/synth/mb_sys_mdm_1_0.vhd:94]
WARNING: [Synth 8-7023] instance 'mdm_1' of module 'mb_sys_mdm_1_0' has 30 connections declared, but only 29 given [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:1218]
INFO: [Synth 8-638] synthesizing module 'mb_sys_microblaze_0_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_microblaze_0_0/synth/mb_sys_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: mb_sys_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/f871/hdl/microblaze_v11_0_vh_rfs.vhd:163660' bound to instance 'U0' of component 'MicroBlaze' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_microblaze_0_0/synth/mb_sys_microblaze_0_0.vhd:809]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_microblaze_0_0' (151#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_microblaze_0_0/synth/mb_sys_microblaze_0_0.vhd:116]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'mb_sys_microblaze_0_0' has 52 connections declared, but only 51 given [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:1250]
INFO: [Synth 8-6157] synthesizing module 'mb_sys_microblaze_0_axi_periph_0' [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:1479]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_GK7FFN' [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_GK7FFN' (152#1) [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_15KROFM' [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_15KROFM' (153#1) [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1G6IG74' [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1G6IG74' (154#1) [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_54I6FL' [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_54I6FL' (155#1) [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1UGCLT0' [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1UGCLT0' (156#1) [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_IADYB9' [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_IADYB9' (157#1) [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:672]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_3EAOAA' [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:2721]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_3EAOAA' (158#1) [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:2721]
INFO: [Synth 8-6157] synthesizing module 'mb_sys_xbar_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_xbar_0/synth/mb_sys_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 192'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 384'b000000000000000000000000000000000100010010100001111111111111111100000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000001000000000000001111111111111111000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 7 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 6'b000000 
	Parameter P_M_AXILITE_MASK bound to: 6'b000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 6 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 384'b000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 384'b000000000000000000000000000000000100010010100001111111111111111100000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000001000000000000001111111111111111000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 7'b0111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (159#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (160#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (160#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (160#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (160#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (160#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (160#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' (161#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' (162#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' (163#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter' (164#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' (164#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (165#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (165#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (165#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' (165#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (165#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' (166#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' (167#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'mb_sys_xbar_0' (168#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_xbar_0/synth/mb_sys_xbar_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'mb_sys_microblaze_0_axi_periph_0' (169#1) [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:1479]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_10XMFLT' [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:2487]
INFO: [Synth 8-638] synthesizing module 'mb_sys_dlmb_bram_if_cntlr_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_dlmb_bram_if_cntlr_0/synth/mb_sys_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000001111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3141' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_dlmb_bram_if_cntlr_0/synth/mb_sys_dlmb_bram_if_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000001111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3518]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (170#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (171#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (172#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_dlmb_bram_if_cntlr_0' (173#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_dlmb_bram_if_cntlr_0/synth/mb_sys_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mb_sys_dlmb_v10_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_dlmb_v10_0/synth/mb_sys_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_dlmb_v10_0/synth/mb_sys_dlmb_v10_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13831' bound to instance 'POR_FF_I' of component 'FDS' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13831]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (174#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13831]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (175#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_dlmb_v10_0' (176#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_dlmb_v10_0/synth/mb_sys_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_sys_dlmb_v10_0' has 25 connections declared, but only 24 given [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:2633]
INFO: [Synth 8-638] synthesizing module 'mb_sys_ilmb_bram_if_cntlr_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_ilmb_bram_if_cntlr_0/synth/mb_sys_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000001111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3141' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_ilmb_bram_if_cntlr_0/synth/mb_sys_ilmb_bram_if_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000001111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3518]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (176#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (176#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (176#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_ilmb_bram_if_cntlr_0' (177#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_ilmb_bram_if_cntlr_0/synth/mb_sys_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mb_sys_ilmb_v10_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_ilmb_v10_0/synth/mb_sys_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_ilmb_v10_0/synth/mb_sys_ilmb_v10_0.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_ilmb_v10_0' (178#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_ilmb_v10_0/synth/mb_sys_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_sys_ilmb_v10_0' has 25 connections declared, but only 24 given [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:2679]
INFO: [Synth 8-638] synthesizing module 'mb_sys_lmb_bram_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_lmb_bram_0/synth/mb_sys_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: mb_sys_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 131072 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 131072 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 131072 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 131072 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 128 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388006 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/ZWT/temp/ps_test/src/ip/ila_temp/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_lmb_bram_0/synth/mb_sys_lmb_bram_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_lmb_bram_0' (189#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_lmb_bram_0/synth/mb_sys_lmb_bram_0.vhd:80]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_sys_lmb_bram_0' has 16 connections declared, but only 14 given [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:2704]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_10XMFLT' (190#1) [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:2487]
INFO: [Synth 8-638] synthesizing module 'mb_sys_rst_clk_wiz_0_100M_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/synth/mb_sys_rst_clk_wiz_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/synth/mb_sys_rst_clk_wiz_0_100M_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'mb_sys_rst_clk_wiz_0_100M_0' (191#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/synth/mb_sys_rst_clk_wiz_0_100M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'mb_sys_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 9 given [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:1464]
INFO: [Synth 8-6157] synthesizing module 'mb_sys_util_vector_logic_0_0' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_util_vector_logic_0_0/synth/mb_sys_util_vector_logic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (192#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'mb_sys_util_vector_logic_0_0' (193#1) [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_util_vector_logic_0_0/synth/mb_sys_util_vector_logic_0_0.v:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'mb_sys' (194#1) [D:/ZWT/temp/ps_test/src/bd/mb_sys/synth/mb_sys.v:819]
INFO: [Synth 8-6157] synthesizing module 'axi_bridge' [D:/ZWT/temp/ps_test/src/imports/axi_bridge/axi_bridge.v:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_bridge' (195#1) [D:/ZWT/temp/ps_test/src/imports/axi_bridge/axi_bridge.v:14]
INFO: [Synth 8-6157] synthesizing module 'timer_inetrrupt' [D:/ZWT/temp/ps_test/src/imports/timer_interrupt/timer_interrupt.v:14]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TIME_CNT_LEN bound to: 1000000000 - type: integer 
	Parameter PULSE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer_inetrrupt' (196#1) [D:/ZWT/temp/ps_test/src/imports/timer_interrupt/timer_interrupt.v:14]
WARNING: [Synth 8-689] width (1) of port connection 'inetrrupt_pulse' does not match port width (15) of module 'timer_inetrrupt' [D:/ZWT/temp/ps_test/src/imports/top/top.v:326]
	Parameter MODULE_CLK_RATE bound to: 200000000 - type: integer 
	Parameter UART_BAUDCLK_RATE bound to: 115200 - type: integer 
	Parameter BAUD_DIV bound to: 1736 - type: integer 
	Parameter BAUD_DIV_CAP bound to: 868 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/ZWT/temp/ps_test/src/imports/uart/uart_rx.v:87]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (197#1) [D:/ZWT/temp/ps_test/src/imports/uart/uart_rx.v:19]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MODULE_CLK_RATE bound to: 200000000 - type: integer 
	Parameter UART_BAUDCLK_RATE bound to: 115200 - type: integer 
	Parameter BAUD_DIV bound to: 1736 - type: integer 
	Parameter BAUD_DIV_CAP bound to: 868 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ZWT/temp/ps_test/src/imports/top/top.v:357]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_10_ila' has 1033 connections declared, but only 1027 given [d:/ZWT/temp/ps_test/src/ip/ila_temp/synth/ila_temp.v:3247]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_temp does not have driver. [d:/ZWT/temp/ps_test/src/ip/ila_temp/synth/ila_temp.v:136]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inetrrupt_gen'. This will prevent further optimization [D:/ZWT/temp/ps_test/src/imports/top/top.v:322]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_temp'. This will prevent further optimization [D:/ZWT/temp/ps_test/src/imports/top/top.v:357]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mb_sys'. This will prevent further optimization [D:/ZWT/temp/ps_test/src/imports/top/top.v:235]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_bridge'. This will prevent further optimization [D:/ZWT/temp/ps_test/src/imports/top/top.v:277]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net gmii_crs in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:60]
WARNING: [Synth 8-3848] Net gmii_rx_clk in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:61]
WARNING: [Synth 8-3848] Net gmii_rx_dv in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:62]
WARNING: [Synth 8-3848] Net rmii_rxd in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:64]
WARNING: [Synth 8-3848] Net gmii_tx_clk in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:66]
WARNING: [Synth 8-3848] Net iic_scl_i in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:71]
WARNING: [Synth 8-3848] Net iic_sda_i in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:74]
WARNING: [Synth 8-3848] Net eth1_mdio_i in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:79]
WARNING: [Synth 8-3848] Net cpu_if_arready in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:213]
WARNING: [Synth 8-3848] Net cpu_if_awready in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:217]
WARNING: [Synth 8-3848] Net cpu_if_bresp in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:220]
WARNING: [Synth 8-3848] Net cpu_if_bvalid in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:221]
WARNING: [Synth 8-3848] Net cpu_if_rdata in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:222]
WARNING: [Synth 8-3848] Net cpu_if_rresp in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:224]
WARNING: [Synth 8-3848] Net cpu_if_rvalid in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:225]
WARNING: [Synth 8-3848] Net cpu_if_wready in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:227]
WARNING: [Synth 8-3848] Net spi_io0_i in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:90]
WARNING: [Synth 8-3848] Net spi_io1_i in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:93]
WARNING: [Synth 8-3848] Net spi_sck_i in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:96]
WARNING: [Synth 8-3848] Net spi_ss_i in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:99]
WARNING: [Synth 8-3848] Net pulse_width in module/entity top does not have driver. [D:/ZWT/temp/ps_test/src/imports/top/top.v:134]
WARNING: [Synth 8-3917] design top has port fpga_led[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port fpga_led[1] driven by constant 0
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[153]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[152]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[151]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[150]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[149]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[148]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[147]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[146]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[145]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[144]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[143]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[142]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[141]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[140]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[139]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[138]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[137]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[136]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[135]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[134]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[133]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[132]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[131]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[130]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[129]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[128]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[127]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[126]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[125]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[124]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[123]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[122]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[121]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[120]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[119]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[118]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[117]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[116]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[115]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[114]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[113]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[112]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[111]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[110]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[109]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[108]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[107]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[106]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[105]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[104]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[103]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[102]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[101]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[100]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[99]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[98]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[97]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[96]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[95]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[94]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[93]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[92]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[91]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[90]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[89]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[88]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[87]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[86]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[85]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[84]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[83]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[82]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[81]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[80]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[79]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[78]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[77]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[76]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[75]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[74]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[73]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[72]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[71]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[70]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[69]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[68]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[67]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[66]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[65]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[64]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[63]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[62]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[61]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[60]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[59]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[58]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[57]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[56]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[55]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:19 ; elapsed = 00:01:38 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:41 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:41 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.902 . Memory (MB): peak = 1953.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/ila_temp/ila_v6_2/constraints/ila.xdc] for cell 'ila_temp/inst'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/ila_temp/ila_v6_2/constraints/ila.xdc] for cell 'ila_temp/inst'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/mb_sys_axi_gpio_0_0_board.xdc] for cell 'mb_sys/axi_gpio_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/mb_sys_axi_gpio_0_0_board.xdc] for cell 'mb_sys/axi_gpio_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/mb_sys_axi_gpio_0_0.xdc] for cell 'mb_sys/axi_gpio_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/mb_sys_axi_gpio_0_0.xdc] for cell 'mb_sys/axi_gpio_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/mb_sys_axi_intc_0_0.xdc] for cell 'mb_sys/axi_intc_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/mb_sys_axi_intc_0_0.xdc] for cell 'mb_sys/axi_intc_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0_board.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0_board.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/mb_sys_axi_uartlite_0_0_board.xdc] for cell 'mb_sys/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/mb_sys_axi_uartlite_0_0_board.xdc] for cell 'mb_sys/axi_uartlite_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/mb_sys_axi_uartlite_0_0.xdc] for cell 'mb_sys/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/mb_sys_axi_uartlite_0_0.xdc] for cell 'mb_sys/axi_uartlite_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_mdm_1_0/mb_sys_mdm_1_0.xdc] for cell 'mb_sys/mdm_1/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_mdm_1_0/mb_sys_mdm_1_0.xdc] for cell 'mb_sys/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_mdm_1_0/mb_sys_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_microblaze_0_0/mb_sys_microblaze_0_0.xdc] for cell 'mb_sys/microblaze_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_microblaze_0_0/mb_sys_microblaze_0_0.xdc] for cell 'mb_sys/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_microblaze_0_0/mb_sys_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_dlmb_v10_0/mb_sys_dlmb_v10_0.xdc] for cell 'mb_sys/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_dlmb_v10_0/mb_sys_dlmb_v10_0.xdc] for cell 'mb_sys/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_ilmb_v10_0/mb_sys_ilmb_v10_0.xdc] for cell 'mb_sys/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_ilmb_v10_0/mb_sys_ilmb_v10_0.xdc] for cell 'mb_sys/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/mb_sys_rst_clk_wiz_0_100M_0_board.xdc] for cell 'mb_sys/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/mb_sys_rst_clk_wiz_0_100M_0_board.xdc] for cell 'mb_sys/rst_clk_wiz_0_100M/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/mb_sys_rst_clk_wiz_0_100M_0.xdc] for cell 'mb_sys/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/mb_sys_rst_clk_wiz_0_100M_0.xdc] for cell 'mb_sys/rst_clk_wiz_0_100M/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0.xdc] for cell 'zynq/processing_system7_0/inst'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0.xdc] for cell 'zynq/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/zynq_proc_sys_reset_0_0_board.xdc] for cell 'zynq/ps_to_pl/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/zynq_proc_sys_reset_0_0_board.xdc] for cell 'zynq/ps_to_pl/proc_sys_reset_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/zynq_proc_sys_reset_0_0.xdc] for cell 'zynq/ps_to_pl/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/zynq_proc_sys_reset_0_0.xdc] for cell 'zynq/ps_to_pl/proc_sys_reset_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_rst_gen/clk_gen/inst'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_rst_gen/clk_gen/inst'
Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen.xdc] for cell 'clk_rst_gen/clk_gen/inst'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen.xdc] for cell 'clk_rst_gen/clk_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/ZWT/temp/ps_test/src/constrs/physical.xdc]
Finished Parsing XDC File [D:/ZWT/temp/ps_test/src/constrs/physical.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ZWT/temp/ps_test/src/constrs/physical.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ZWT/temp/ps_test/src/constrs/timing.xdc]
WARNING: [Constraints 18-619] A clock with name 'ext_clk_in' already exists, overwriting the previous clock with the same name. [D:/ZWT/temp/ps_test/src/constrs/timing.xdc:1]
Finished Parsing XDC File [D:/ZWT/temp/ps_test/src/constrs/timing.xdc]
Parsing XDC File [D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/mb_sys_axi_intc_0_0_clocks.xdc] for cell 'mb_sys/axi_intc_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/mb_sys_axi_intc_0_0_clocks.xdc] for cell 'mb_sys/axi_intc_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1953.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1856 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 940 instances
  CFGLUT5 => SRLC32E: 76 instances
  FD => FDRE: 11 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 548 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 18 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 143 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 1953.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:42 ; elapsed = 00:02:05 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:42 ; elapsed = 00:02:05 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila_temp/inst. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property DONT_TOUCH = true for mb_sys/axi_gpio_0/U0. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for mb_sys/axi_intc_0/U0. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 102).
Applied set_property DONT_TOUCH = true for mb_sys/axi_uartlite_0/U0. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 113).
Applied set_property DONT_TOUCH = true for mb_sys/mdm_1/U0. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0/U0. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 126).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 131).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 134).
Applied set_property DONT_TOUCH = true for mb_sys/rst_clk_wiz_0_100M/U0. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for zynq/processing_system7_0/inst. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for zynq/ps_to_pl/proc_sys_reset_0/U0. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 152).
Applied set_property DONT_TOUCH = true for clk_rst_gen/clk_gen/inst. (constraint file  D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/dont_touch.xdc, line 160).
Applied set_property DONT_TOUCH = true for ila_temp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq/ps_to_pl/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq/ps_to_pl/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq/ps_to_pl/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_rst_gen/clk_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/ZWT/temp/ps_test/src/bd/zynq/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:729]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-4471] merging register 'bps_start_reg' into 'state_reg' [D:/ZWT/temp/ps_test/src/imports/uart/uart_rx.v:80]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized75'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized76'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized63'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized64'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized65'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized66'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized67'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized68'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized69'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized70'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized71'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized72'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized73'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized74'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized75'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized76'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized63'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized65'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized66'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized67'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized68'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized69'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized70'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized71'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized72'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized73'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized74'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:56 ; elapsed = 00:02:21 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'clk_rst_gen/rst_100_gen' (sync_rst_gen) to 'clk_rst_gen/rst_200_gen'
INFO: [Synth 8-223] decloning instance 'clk_rst_gen/rst_100_gen' (sync_rst_gen) to 'clk_rst_gen/rst_400_gen'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |clk_gen_clk_wiz__GC0 |           1|         6|
|2     |clk_rst_gen__GC0     |           1|         9|
|3     |top__GCB0            |           1|     40427|
|4     |top__GCB1            |           1|     25132|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 10    
	   4 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 89    
	   4 Input      4 Bit       Adders := 10    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 92    
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 206   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	             1024 Bit    Registers := 2     
	              160 Bit    Registers := 1     
	              153 Bit    Registers := 9     
	              128 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 33    
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 96    
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 300   
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 5     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 172   
	                4 Bit    Registers := 136   
	                3 Bit    Registers := 25    
	                2 Bit    Registers := 72    
	                1 Bit    Registers := 1800  
+---RAMs : 
	              256 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 42    
	   5 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 108   
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 88    
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 17    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 27    
	   6 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 286   
	   5 Input      4 Bit        Muxes := 78    
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 84    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 111   
	   4 Input      2 Bit        Muxes := 20    
	   7 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1031  
	  10 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 86    
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sync_rst_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sync_rst_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module processing_system7_v5_5_processing_system7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module axi_bridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 28    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 8     
Module ila_v6_2_10_generic_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_10_generic_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_10_generic_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_10_generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_10_ila_adv_trigger_sequencer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module ila_v6_2_10_ila_fsm_memory_read 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_10_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__9 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__10 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__11 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__12 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__13 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__14 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__15 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__16 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__17 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__18 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__19 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__20 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__21 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__22 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__23 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__24 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__25 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__26 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__27 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__28 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__29 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__30 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__31 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__32 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_10_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_10_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_10_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_10_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_10_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_10_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_10_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module ila_v6_2_10_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module timer_inetrrupt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_lite_ipif_v3_0_4_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module GPIO_Core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 40    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module intc_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module axi_intc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized32__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized33__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized34__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized35__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 36    
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module cross_clk_sync_fifo_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                1 Bit    Registers := 10    
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module xpm_cdc_gray__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module xpm_cdc_gray__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module qspi_fifo_ifmodule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module qspi_mode_0_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module qspi_cntrl_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module qspi_status_slave_sel_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module interrupt_control__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module qspi_core_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module axi_quad_spi_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 85    
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mdm_v3_2_17_xil_scan_reset_control__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mdm_v3_2_17_xil_scan_reset_control__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mdm_v3_2_17_xil_scan_reset_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mdm_v3_2_17_xil_scan_reset_control__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mdm_v3_2_17_xil_scan_reset_control__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mdm_v3_2_17_xil_scan_reset_control__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mdm_v3_2_17_SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mdm_v3_2_17_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mb_sync_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 139   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module microblaze_v11_0_2_xil_scan_reset_control__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_21_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_21_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_21_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_v8_4_4_bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_v8_4_4_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_v8_4_4_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:35547]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
WARNING: [Synth 8-3917] design top has port fpga_led[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port fpga_led[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[0]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[31]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[30]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[29]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[28]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[27]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[26]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[25]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[24]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[23]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[22]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[21]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[20]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[19]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[18]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[17]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/write_addr_reg[16]' (FDCE) to 'i_0/axi_bridge/write_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_bridge/\write_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[0]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[1]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[31]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[30]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[29]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[28]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[27]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[26]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[25]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[24]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[23]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[22]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[21]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[20]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[19]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[18]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/read_addr_reg[17]' (FDCE) to 'i_0/axi_bridge/read_addr_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_bridge/\read_addr_reg[16] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/axi_bresp_reg[0]' (FDCE) to 'i_0/axi_bridge/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_bridge/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/axi_rresp_reg[0]' (FDCE) to 'i_0/axi_bridge/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_bridge/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[0]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[0]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[0]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[0]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data2_reg[0]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data1_reg[0]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[1]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[1]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[1]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[1]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data2_reg[1]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data1_reg[1]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[2]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[2]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[2]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[2]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data2_reg[2]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data1_reg[2]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[3]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[3]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[3]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[3]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data2_reg[3]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data1_reg[3]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[4]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[4]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[4]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[4]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data2_reg[4]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data1_reg[4]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[5]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[5]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[5]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[5]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data2_reg[5]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data1_reg[5]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[6]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[6]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[6]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[6]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data2_reg[6]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data1_reg[6]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[7]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[7]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[7]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[7]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data2_reg[7]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data1_reg[7]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[8]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[8]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[8]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[8]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data2_reg[8]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data1_reg[8]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[9]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[9]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[9]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[9]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data2_reg[9]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data1_reg[9]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data7_reg[10]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data6_reg[10]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data5_reg[10]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_bridge/user_rd_data3_reg[10]' (FD) to 'i_0/axi_bridge/user_rd_data7_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_bridge/\user_rd_data1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ila_temp/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\uart_tx/send_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/inetrrupt_gen/\inetrrupt_pulse_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_intc_0/U0/\INTC_CORE_I/IPR_GEN.ipr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_intc_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_intc_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/mdm_1/U0/\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/mdm_1/U0/\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/second_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mb_sys/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:27 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                                                                                                 | RTL Object                                         | Inference      | Size (Depth x Width) | Primitives   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------+----------------------+--------------+
|i_0/ila_temp/inst                                                                                                                                                                                                                           | ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg | User Attribute | 128 x 24             | RAM64M x 32	 | 
|i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                        | gen_wr_a.gen_word_narrow.mem_reg                   | Implied        | 16 x 16              | RAM32M x 3	  | 
|i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                   | Implied        | 16 x 16              | RAM32M x 3	  | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |clk_gen_clk_wiz__GC0 |           1|         6|
|2     |clk_rst_gen__GC0     |           1|         5|
|3     |top__GCB0            |           1|     22919|
|4     |top__GCB1            |           1|     13024|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_sys/microblaze_0/U0/Reset' to pin 'mb_sys/rst_clk_wiz_0_100M/U0/FDRE_inst/Q'
WARNING: [Synth 8-565] redefining clock 'ext_clk_in'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:04 ; elapsed = 00:03:40 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:43 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                                                                                                 | RTL Object                                         | Inference      | Size (Depth x Width) | Primitives   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------+----------------------+--------------+
|i_0/ila_temp/inst                                                                                                                                                                                                                           | ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg | User Attribute | 128 x 24             | RAM64M x 32	 | 
|i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                        | gen_wr_a.gen_word_narrow.mem_reg                   | Implied        | 16 x 16              | RAM32M x 3	  | 
|i_1/mb_sys/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                   | Implied        | 16 x 16              | RAM32M x 3	  | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |clk_gen_clk_wiz__GC0 |           1|         6|
|2     |clk_rst_gen__GC0     |           1|         5|
|3     |top__GCB0            |           1|     22919|
|4     |top__GCB1            |           1|     13024|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:15 ; elapsed = 00:03:52 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin zynq:GMII_ETHERNET_1_crs to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:GMII_ETHERNET_1_rx_clk to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:GMII_ETHERNET_1_rx_dv to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:GMII_ETHERNET_1_rxd[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:GMII_ETHERNET_1_rxd[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:GMII_ETHERNET_1_rxd[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:GMII_ETHERNET_1_rxd[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:GMII_ETHERNET_1_tx_clk to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:IIC_0_scl_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:IIC_0_sda_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:MDIO_ETHERNET_1_mdio_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:cpu_if_arready to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:cpu_if_awready to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:cpu_if_bresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:cpu_if_bvalid to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:cpu_if_rdata[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:cpu_if_rresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:cpu_if_rvalid to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq:cpu_if_wready to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin mb_sys:spi_io0_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin mb_sys:spi_io1_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin mb_sys:spi_sck_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin mb_sys:spi_ss_i[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:18 ; elapsed = 00:03:57 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:18 ; elapsed = 00:03:57 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:20 ; elapsed = 00:03:59 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:20 ; elapsed = 00:03:59 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:21 ; elapsed = 00:04:00 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:21 ; elapsed = 00:04:00 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_10_generic_counter | counter_load_i_reg[16]                                                                                                                  | 16     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ila_v6_2_10_ila             | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_10_ila             | ila_core_inst/shifted_data_in_reg[8][152]                                                                                               | 9      | 153   | NO           | NO                 | YES               | 153    | 0       | 
|ila_v6_2_10_ila             | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_10_ila             | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]                                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_uartlite                | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite                | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                        | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_4          | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]             | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]            | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | PC_Buffer_reg[3]          | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | ibuffer_reg[3]            | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BIBUF      |   130|
|3     |BSCANE2    |     1|
|4     |BUFG       |     8|
|5     |CARRY4     |   362|
|6     |CFGLUT5    |  1016|
|7     |LUT1       |   293|
|8     |LUT2       |   521|
|9     |LUT3       |  1104|
|10    |LUT4       |  1293|
|11    |LUT5       |   878|
|12    |LUT6       |  3037|
|13    |LUT6_2     |    80|
|14    |MMCME2_ADV |     1|
|15    |MULT_AND   |     1|
|16    |MUXCY_L    |   141|
|17    |MUXF7      |   264|
|18    |MUXF8      |    34|
|19    |PS7        |     1|
|20    |RAM32M     |    22|
|21    |RAM64M     |    32|
|22    |RAMB18E1   |     1|
|23    |RAMB36E1   |     4|
|24    |RAMB36E1_1 |    64|
|25    |RAMB36E1_2 |    64|
|26    |SRL16      |     2|
|27    |SRL16E     |   311|
|28    |SRLC16E    |    10|
|29    |SRLC32E    |    64|
|30    |XORCY      |   102|
|31    |FD         |     8|
|32    |FDCE       |   536|
|33    |FDC_1      |     1|
|34    |FDPE       |    22|
|35    |FDR        |   318|
|36    |FDRE       |  8743|
|37    |FDRE_1     |     1|
|38    |FDS        |     3|
|39    |FDSE       |   162|
|40    |IBUF       |     1|
|41    |OBUF       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                      |Module                                                         |Cells |
+------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                           |                                                               | 19640|
|2     |  zynq                                                                                        |zynq                                                           |  1472|
|3     |    processing_system7_0                                                                      |zynq_processing_system7_0_0                                    |   266|
|4     |      inst                                                                                    |processing_system7_v5_5_processing_system7                     |   266|
|5     |    ps_to_pl                                                                                  |ps_to_pl_imp_EX8660                                            |  1206|
|6     |      axi_interconnect_0                                                                      |zynq_axi_interconnect_0_0                                      |  1140|
|7     |        s00_couplers                                                                          |s00_couplers_imp_B3I52R                                        |  1140|
|8     |          auto_pc                                                                             |zynq_auto_pc_0                                                 |  1140|
|9     |            inst                                                                              |axi_protocol_converter_v2_1_20_axi_protocol_converter          |  1140|
|10    |              \gen_axilite.gen_b2s_conv.axilite_b2s                                           |axi_protocol_converter_v2_1_20_b2s                             |  1140|
|11    |                \RD.ar_channel_0                                                              |axi_protocol_converter_v2_1_20_b2s_ar_channel                  |   177|
|12    |                  ar_cmd_fsm_0                                                                |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm                  |    32|
|13    |                  cmd_translator_0                                                            |axi_protocol_converter_v2_1_20_b2s_cmd_translator_1139         |   133|
|14    |                    incr_cmd_0                                                                |axi_protocol_converter_v2_1_20_b2s_incr_cmd_1140               |    67|
|15    |                    wrap_cmd_0                                                                |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_1141               |    61|
|16    |                \RD.r_channel_0                                                               |axi_protocol_converter_v2_1_20_b2s_r_channel                   |    92|
|17    |                  rd_data_fifo_0                                                              |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |    50|
|18    |                  transaction_fifo_0                                                          |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |    28|
|19    |                SI_REG                                                                        |axi_register_slice_v2_1_20_axi_register_slice                  |   636|
|20    |                  \ar.ar_pipe                                                                 |axi_register_slice_v2_1_20_axic_register_slice                 |   219|
|21    |                  \aw.aw_pipe                                                                 |axi_register_slice_v2_1_20_axic_register_slice_1138            |   223|
|22    |                  \b.b_pipe                                                                   |axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |    48|
|23    |                  \r.r_pipe                                                                   |axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |   146|
|24    |                \WR.aw_channel_0                                                              |axi_protocol_converter_v2_1_20_b2s_aw_channel                  |   173|
|25    |                  aw_cmd_fsm_0                                                                |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm                  |    16|
|26    |                  cmd_translator_0                                                            |axi_protocol_converter_v2_1_20_b2s_cmd_translator              |   141|
|27    |                    incr_cmd_0                                                                |axi_protocol_converter_v2_1_20_b2s_incr_cmd                    |    64|
|28    |                    wrap_cmd_0                                                                |axi_protocol_converter_v2_1_20_b2s_wrap_cmd                    |    73|
|29    |                \WR.b_channel_0                                                               |axi_protocol_converter_v2_1_20_b2s_b_channel                   |    60|
|30    |                  bid_fifo_0                                                                  |axi_protocol_converter_v2_1_20_b2s_simple_fifo                 |    26|
|31    |                  bresp_fifo_0                                                                |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |    10|
|32    |      proc_sys_reset_0                                                                        |zynq_proc_sys_reset_0_0                                        |    66|
|33    |        U0                                                                                    |proc_sys_reset__1                                              |    66|
|34    |          EXT_LPF                                                                             |lpf_1133                                                       |    23|
|35    |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                        |cdc_sync_1136                                                  |     6|
|36    |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                        |cdc_sync_1137                                                  |     6|
|37    |          SEQ                                                                                 |sequence_psr_1134                                              |    38|
|38    |            SEQ_COUNTER                                                                       |upcnt_n_1135                                                   |    13|
|39    |  axi_bridge                                                                                  |axi_bridge                                                     |   385|
|40    |  ila_temp                                                                                    |ila_temp                                                       | 10836|
|41    |    inst                                                                                      |ila_v6_2_10_ila                                                | 10836|
|42    |      ila_core_inst                                                                           |ila_v6_2_10_ila_core                                           | 10829|
|43    |        \ADV_TRIG.u_adv_trig                                                                  |ila_v6_2_10_ila_adv_trigger_sequencer                          |   185|
|44    |        \ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                             |ila_v6_2_10_ila_fsm_memory_read                                |    52|
|45    |        \COUNTER.u_count                                                                      |ila_v6_2_10_ila_counter                                        |   232|
|46    |          \G_COUNTER[0].U_COUNTER                                                             |ila_v6_2_10_generic_counter__1                                 |    58|
|47    |          \G_COUNTER[1].U_COUNTER                                                             |ila_v6_2_10_generic_counter__2                                 |    58|
|48    |          \G_COUNTER[2].U_COUNTER                                                             |ila_v6_2_10_generic_counter__3                                 |    58|
|49    |          \G_COUNTER[3].U_COUNTER                                                             |ila_v6_2_10_generic_counter                                    |    58|
|50    |        ila_trace_memory_inst                                                                 |ila_v6_2_10_ila_trace_memory                                   |     5|
|51    |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                           |blk_mem_gen_v8_4_4__parameterized0                             |     5|
|52    |            inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_4_synth__parameterized0                       |     5|
|53    |              \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_v8_4_4_blk_mem_gen_top__parameterized0             |     5|
|54    |                \valid.cstr                                                                   |blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr__parameterized0    |     5|
|55    |                  \ramloop[0].ram.r                                                           |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized63     |     1|
|56    |                    \prim_noinit.ram                                                          |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized63   |     1|
|57    |                  \ramloop[1].ram.r                                                           |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized64     |     1|
|58    |                    \prim_noinit.ram                                                          |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized64   |     1|
|59    |                  \ramloop[2].ram.r                                                           |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized65     |     1|
|60    |                    \prim_noinit.ram                                                          |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized65   |     1|
|61    |                  \ramloop[3].ram.r                                                           |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized66     |     1|
|62    |                    \prim_noinit.ram                                                          |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized66   |     1|
|63    |                  \ramloop[4].ram.r                                                           |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized67     |     1|
|64    |                    \prim_noinit.ram                                                          |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized67   |     1|
|65    |        u_ila_cap_ctrl                                                                        |ila_v6_2_10_ila_cap_ctrl_legacy                                |   281|
|66    |          U_CDONE                                                                             |ltlib_v1_0_0_cfglut6__parameterized0                           |     5|
|67    |          U_NS0                                                                               |ltlib_v1_0_0_cfglut7                                           |     8|
|68    |          U_NS1                                                                               |ltlib_v1_0_0_cfglut7_1118                                      |    10|
|69    |          u_cap_addrgen                                                                       |ila_v6_2_10_ila_cap_addrgen                                    |   253|
|70    |            U_CMPRESET                                                                        |ltlib_v1_0_0_cfglut6                                           |     3|
|71    |            u_cap_sample_counter                                                              |ila_v6_2_10_ila_cap_sample_counter                             |    59|
|72    |              U_SCE                                                                           |ltlib_v1_0_0_cfglut4_1125                                      |     1|
|73    |              U_SCMPCE                                                                        |ltlib_v1_0_0_cfglut5_1126                                      |     1|
|74    |              U_SCRST                                                                         |ltlib_v1_0_0_cfglut6_1127                                      |     3|
|75    |              u_scnt_cmp                                                                      |ltlib_v1_0_0_match_nodelay_1128                                |    22|
|76    |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |ltlib_v1_0_0_allx_typeA_nodelay_1129                           |    22|
|77    |                  DUT                                                                         |ltlib_v1_0_0_all_typeA__parameterized2_1130                    |    12|
|78    |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized1_1131              |     5|
|79    |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized2_1132              |     5|
|80    |            u_cap_window_counter                                                              |ila_v6_2_10_ila_cap_window_counter                             |    60|
|81    |              U_WCE                                                                           |ltlib_v1_0_0_cfglut4                                           |     1|
|82    |              U_WHCMPCE                                                                       |ltlib_v1_0_0_cfglut5                                           |     1|
|83    |              U_WLCMPCE                                                                       |ltlib_v1_0_0_cfglut5_1119                                      |     1|
|84    |              u_wcnt_hcmp                                                                     |ltlib_v1_0_0_match_nodelay                                     |    12|
|85    |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |ltlib_v1_0_0_allx_typeA_nodelay_1121                           |    12|
|86    |                  DUT                                                                         |ltlib_v1_0_0_all_typeA__parameterized2_1122                    |    12|
|87    |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized1_1123              |     5|
|88    |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized2_1124              |     5|
|89    |              u_wcnt_lcmp                                                                     |ltlib_v1_0_0_match_nodelay_1120                                |    22|
|90    |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |ltlib_v1_0_0_allx_typeA_nodelay                                |    22|
|91    |                  DUT                                                                         |ltlib_v1_0_0_all_typeA__parameterized2                         |    12|
|92    |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized1                   |     5|
|93    |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized2                   |     5|
|94    |        u_ila_regs                                                                            |ila_v6_2_10_ila_register                                       |  7550|
|95    |          U_XSDB_SLAVE                                                                        |xsdbs_v1_0_2_xsdbs                                             |   302|
|96    |          reg_890                                                                             |xsdbs_v1_0_2_reg__parameterized102                             |    16|
|97    |            \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_1117                                     |    16|
|98    |          \ADV_TRIG_STREAM.reg_stream_ffc                                                     |xsdbs_v1_0_2_reg_stream__parameterized0                        |    24|
|99    |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1116                                      |    20|
|100   |          \ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                            |xsdbs_v1_0_2_reg_stream                                        |    38|
|101   |            \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_1115                                     |    38|
|102   |          \CNT.CNT_SRL[0].cnt_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized71                          |    74|
|103   |          \CNT.CNT_SRL[1].cnt_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized72                          |    76|
|104   |          \CNT.CNT_SRL[2].cnt_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized73                          |   105|
|105   |          \CNT.CNT_SRL[3].cnt_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized74                          |    76|
|106   |          \MU_SRL[0].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s                                           |    74|
|107   |          \MU_SRL[10].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized9                           |    74|
|108   |          \MU_SRL[11].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized10                          |   106|
|109   |          \MU_SRL[12].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized11                          |    74|
|110   |          \MU_SRL[13].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized12                          |    74|
|111   |          \MU_SRL[14].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized13                          |    74|
|112   |          \MU_SRL[15].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized14                          |    90|
|113   |          \MU_SRL[16].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized15                          |    74|
|114   |          \MU_SRL[17].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized16                          |    74|
|115   |          \MU_SRL[18].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized17                          |    74|
|116   |          \MU_SRL[19].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized18                          |   122|
|117   |          \MU_SRL[1].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized0                           |    74|
|118   |          \MU_SRL[20].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized19                          |    74|
|119   |          \MU_SRL[21].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized20                          |    74|
|120   |          \MU_SRL[22].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized21                          |    74|
|121   |          \MU_SRL[23].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized22                          |    90|
|122   |          \MU_SRL[24].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized23                          |    74|
|123   |          \MU_SRL[25].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized24                          |    74|
|124   |          \MU_SRL[26].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized25                          |    74|
|125   |          \MU_SRL[27].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized26                          |   106|
|126   |          \MU_SRL[28].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized27                          |    74|
|127   |          \MU_SRL[29].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized28                          |    74|
|128   |          \MU_SRL[2].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized1                           |    74|
|129   |          \MU_SRL[30].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized29                          |    74|
|130   |          \MU_SRL[31].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized30                          |    90|
|131   |          \MU_SRL[32].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized31                          |    74|
|132   |          \MU_SRL[33].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized32                          |    74|
|133   |          \MU_SRL[34].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized33                          |    74|
|134   |          \MU_SRL[35].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized34                          |    90|
|135   |          \MU_SRL[36].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized35                          |    74|
|136   |          \MU_SRL[37].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized36                          |    74|
|137   |          \MU_SRL[38].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized37                          |    74|
|138   |          \MU_SRL[39].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized38                          |   106|
|139   |          \MU_SRL[3].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized2                           |   122|
|140   |          \MU_SRL[4].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized3                           |    74|
|141   |          \MU_SRL[5].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized4                           |    74|
|142   |          \MU_SRL[6].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized5                           |    74|
|143   |          \MU_SRL[7].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized6                           |    90|
|144   |          \MU_SRL[8].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized7                           |    74|
|145   |          \MU_SRL[9].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized8                           |    74|
|146   |          \STRG_QUAL.qual_strg_srl_reg                                                        |xsdbs_v1_0_2_reg_p2s__parameterized75                          |    76|
|147   |          \TC_SRL[0].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized39                          |    74|
|148   |          \TC_SRL[10].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized49                          |    74|
|149   |          \TC_SRL[11].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized50                          |   106|
|150   |          \TC_SRL[12].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized51                          |    74|
|151   |          \TC_SRL[13].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized52                          |    74|
|152   |          \TC_SRL[14].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized53                          |    74|
|153   |          \TC_SRL[15].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized54                          |    90|
|154   |          \TC_SRL[16].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized55                          |    74|
|155   |          \TC_SRL[17].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized56                          |    74|
|156   |          \TC_SRL[18].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized57                          |    74|
|157   |          \TC_SRL[19].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized58                          |   106|
|158   |          \TC_SRL[1].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized40                          |    74|
|159   |          \TC_SRL[20].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized59                          |    74|
|160   |          \TC_SRL[21].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized60                          |    74|
|161   |          \TC_SRL[22].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized61                          |    74|
|162   |          \TC_SRL[23].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized62                          |    90|
|163   |          \TC_SRL[24].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized63                          |    74|
|164   |          \TC_SRL[25].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized64                          |    74|
|165   |          \TC_SRL[26].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized65                          |    74|
|166   |          \TC_SRL[27].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized66                          |   122|
|167   |          \TC_SRL[28].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized67                          |    74|
|168   |          \TC_SRL[29].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized68                          |    74|
|169   |          \TC_SRL[2].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized41                          |    74|
|170   |          \TC_SRL[30].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized69                          |    74|
|171   |          \TC_SRL[31].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized70                          |    90|
|172   |          \TC_SRL[3].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized42                          |   106|
|173   |          \TC_SRL[4].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized43                          |    74|
|174   |          \TC_SRL[5].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized44                          |    74|
|175   |          \TC_SRL[6].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized45                          |    74|
|176   |          \TC_SRL[7].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized46                          |    90|
|177   |          \TC_SRL[8].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized47                          |    74|
|178   |          \TC_SRL[9].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized48                          |    74|
|179   |          reg_15                                                                              |xsdbs_v1_0_2_reg__parameterized84                              |    26|
|180   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1114                                      |    26|
|181   |          reg_16                                                                              |xsdbs_v1_0_2_reg__parameterized85                              |    18|
|182   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1113                                      |    18|
|183   |          reg_17                                                                              |xsdbs_v1_0_2_reg__parameterized86                              |    42|
|184   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1112                                      |    42|
|185   |          reg_18                                                                              |xsdbs_v1_0_2_reg__parameterized87                              |    23|
|186   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1111                                      |    23|
|187   |          reg_19                                                                              |xsdbs_v1_0_2_reg__parameterized88                              |    17|
|188   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1110                                      |    17|
|189   |          reg_1a                                                                              |xsdbs_v1_0_2_reg__parameterized89                              |    38|
|190   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized1                           |    38|
|191   |          reg_6                                                                               |xsdbs_v1_0_2_reg__parameterized69                              |    32|
|192   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1109                                      |    32|
|193   |          reg_7                                                                               |xsdbs_v1_0_2_reg__parameterized70                              |    24|
|194   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized0                           |    24|
|195   |          reg_8                                                                               |xsdbs_v1_0_2_reg__parameterized71                              |     7|
|196   |            \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_1108                                     |     7|
|197   |          reg_80                                                                              |xsdbs_v1_0_2_reg__parameterized90                              |    17|
|198   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized2_1107                      |    17|
|199   |          reg_81                                                                              |xsdbs_v1_0_2_reg__parameterized91                              |    17|
|200   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1106                                      |    17|
|201   |          reg_82                                                                              |xsdbs_v1_0_2_reg__parameterized92                              |    17|
|202   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized2                           |    17|
|203   |          reg_83                                                                              |xsdbs_v1_0_2_reg__parameterized93                              |    60|
|204   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1105                                      |    60|
|205   |          reg_84                                                                              |xsdbs_v1_0_2_reg__parameterized94                              |    23|
|206   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1104                                      |    23|
|207   |          reg_85                                                                              |xsdbs_v1_0_2_reg__parameterized95                              |    17|
|208   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_1103                                      |    17|
|209   |          reg_887                                                                             |xsdbs_v1_0_2_reg__parameterized97                              |     1|
|210   |            \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_1102                                     |     1|
|211   |          reg_88d                                                                             |xsdbs_v1_0_2_reg__parameterized99                              |     4|
|212   |            \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_1101                                     |     4|
|213   |          reg_88f                                                                             |xsdbs_v1_0_2_reg__parameterized101                             |    39|
|214   |            \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_1100                                     |    39|
|215   |          reg_892                                                                             |xsdbs_v1_0_2_reg__parameterized100                             |     4|
|216   |            \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_1099                                     |     4|
|217   |          reg_9                                                                               |xsdbs_v1_0_2_reg__parameterized72                              |    14|
|218   |            \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_1098                                     |    14|
|219   |          reg_srl_fff                                                                         |xsdbs_v1_0_2_reg_p2s__parameterized76                          |    92|
|220   |          reg_stream_ffd                                                                      |xsdbs_v1_0_2_reg_stream__parameterized1                        |    18|
|221   |            \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl                                           |    18|
|222   |          reg_stream_ffe                                                                      |xsdbs_v1_0_2_reg_stream__parameterized2                        |    16|
|223   |            \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat                                          |    16|
|224   |        u_ila_reset_ctrl                                                                      |ila_v6_2_10_ila_reset_ctrl                                     |    47|
|225   |          arm_detection_inst                                                                  |ltlib_v1_0_0_rising_edge_detection                             |     5|
|226   |          \asyncrounous_transfer.arm_in_transfer_inst                                         |ltlib_v1_0_0_async_edge_xfer                                   |     7|
|227   |          \asyncrounous_transfer.arm_out_transfer_inst                                        |ltlib_v1_0_0_async_edge_xfer_1094                              |     7|
|228   |          \asyncrounous_transfer.halt_in_transfer_inst                                        |ltlib_v1_0_0_async_edge_xfer_1095                              |     7|
|229   |          \asyncrounous_transfer.halt_out_transfer_inst                                       |ltlib_v1_0_0_async_edge_xfer_1096                              |     6|
|230   |          halt_detection_inst                                                                 |ltlib_v1_0_0_rising_edge_detection_1097                        |     6|
|231   |        u_trig                                                                                |ila_v6_2_10_ila_trigger                                        |  1831|
|232   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                     |ltlib_v1_0_0_match                                             |    29|
|233   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1087                                   |    28|
|234   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1088                                    |    28|
|235   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1089                              |     5|
|236   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1090                              |     5|
|237   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1091                              |     5|
|238   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1092                              |     5|
|239   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1093              |     6|
|240   |          \N_DDR_TC.N_DDR_TC_INST[10].U_TC                                                    |ltlib_v1_0_0_match_663                                         |    29|
|241   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1080                                   |    28|
|242   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1081                                    |    28|
|243   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1082                              |     5|
|244   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1083                              |     5|
|245   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1084                              |     5|
|246   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1085                              |     5|
|247   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1086              |     6|
|248   |          \N_DDR_TC.N_DDR_TC_INST[11].U_TC                                                    |ltlib_v1_0_0_match_664                                         |    29|
|249   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1073                                   |    28|
|250   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1074                                    |    28|
|251   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1075                              |     5|
|252   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1076                              |     5|
|253   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1077                              |     5|
|254   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1078                              |     5|
|255   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1079              |     6|
|256   |          \N_DDR_TC.N_DDR_TC_INST[12].U_TC                                                    |ltlib_v1_0_0_match_665                                         |    29|
|257   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1066                                   |    28|
|258   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1067                                    |    28|
|259   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1068                              |     5|
|260   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1069                              |     5|
|261   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1070                              |     5|
|262   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1071                              |     5|
|263   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1072              |     6|
|264   |          \N_DDR_TC.N_DDR_TC_INST[13].U_TC                                                    |ltlib_v1_0_0_match_666                                         |    29|
|265   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1059                                   |    28|
|266   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1060                                    |    28|
|267   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1061                              |     5|
|268   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1062                              |     5|
|269   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1063                              |     5|
|270   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1064                              |     5|
|271   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1065              |     6|
|272   |          \N_DDR_TC.N_DDR_TC_INST[14].U_TC                                                    |ltlib_v1_0_0_match_667                                         |    29|
|273   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1052                                   |    28|
|274   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1053                                    |    28|
|275   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1054                              |     5|
|276   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1055                              |     5|
|277   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1056                              |     5|
|278   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1057                              |     5|
|279   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1058              |     6|
|280   |          \N_DDR_TC.N_DDR_TC_INST[15].U_TC                                                    |ltlib_v1_0_0_match_668                                         |    29|
|281   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1045                                   |    28|
|282   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1046                                    |    28|
|283   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1047                              |     5|
|284   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1048                              |     5|
|285   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1049                              |     5|
|286   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1050                              |     5|
|287   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1051              |     6|
|288   |          \N_DDR_TC.N_DDR_TC_INST[16].U_TC                                                    |ltlib_v1_0_0_match_669                                         |    29|
|289   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1038                                   |    28|
|290   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1039                                    |    28|
|291   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1040                              |     5|
|292   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1041                              |     5|
|293   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1042                              |     5|
|294   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1043                              |     5|
|295   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1044              |     6|
|296   |          \N_DDR_TC.N_DDR_TC_INST[17].U_TC                                                    |ltlib_v1_0_0_match_670                                         |    29|
|297   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1031                                   |    28|
|298   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1032                                    |    28|
|299   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1033                              |     5|
|300   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1034                              |     5|
|301   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1035                              |     5|
|302   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1036                              |     5|
|303   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1037              |     6|
|304   |          \N_DDR_TC.N_DDR_TC_INST[18].U_TC                                                    |ltlib_v1_0_0_match_671                                         |    29|
|305   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1024                                   |    28|
|306   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1025                                    |    28|
|307   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1026                              |     5|
|308   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1027                              |     5|
|309   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1028                              |     5|
|310   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1029                              |     5|
|311   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1030              |     6|
|312   |          \N_DDR_TC.N_DDR_TC_INST[19].U_TC                                                    |ltlib_v1_0_0_match_672                                         |    29|
|313   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1017                                   |    28|
|314   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1018                                    |    28|
|315   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1019                              |     5|
|316   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1020                              |     5|
|317   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1021                              |     5|
|318   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1022                              |     5|
|319   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1023              |     6|
|320   |          \N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                     |ltlib_v1_0_0_match_673                                         |    29|
|321   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1010                                   |    28|
|322   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1011                                    |    28|
|323   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1012                              |     5|
|324   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1013                              |     5|
|325   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1014                              |     5|
|326   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1015                              |     5|
|327   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1016              |     6|
|328   |          \N_DDR_TC.N_DDR_TC_INST[20].U_TC                                                    |ltlib_v1_0_0_match_674                                         |    29|
|329   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_1003                                   |    28|
|330   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_1004                                    |    28|
|331   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1005                              |     5|
|332   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1006                              |     5|
|333   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1007                              |     5|
|334   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1008                              |     5|
|335   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1009              |     6|
|336   |          \N_DDR_TC.N_DDR_TC_INST[21].U_TC                                                    |ltlib_v1_0_0_match_675                                         |    29|
|337   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_996                                    |    28|
|338   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_997                                     |    28|
|339   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_998                               |     5|
|340   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_999                               |     5|
|341   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1000                              |     5|
|342   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_1001                              |     5|
|343   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_1002              |     6|
|344   |          \N_DDR_TC.N_DDR_TC_INST[22].U_TC                                                    |ltlib_v1_0_0_match_676                                         |    29|
|345   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_989                                    |    28|
|346   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_990                                     |    28|
|347   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_991                               |     5|
|348   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_992                               |     5|
|349   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_993                               |     5|
|350   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_994                               |     5|
|351   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_995               |     6|
|352   |          \N_DDR_TC.N_DDR_TC_INST[23].U_TC                                                    |ltlib_v1_0_0_match_677                                         |    29|
|353   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_982                                    |    28|
|354   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_983                                     |    28|
|355   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_984                               |     5|
|356   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_985                               |     5|
|357   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_986                               |     5|
|358   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_987                               |     5|
|359   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_988               |     6|
|360   |          \N_DDR_TC.N_DDR_TC_INST[24].U_TC                                                    |ltlib_v1_0_0_match_678                                         |    29|
|361   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_975                                    |    28|
|362   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_976                                     |    28|
|363   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_977                               |     5|
|364   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_978                               |     5|
|365   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_979                               |     5|
|366   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_980                               |     5|
|367   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_981               |     6|
|368   |          \N_DDR_TC.N_DDR_TC_INST[25].U_TC                                                    |ltlib_v1_0_0_match_679                                         |    29|
|369   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_968                                    |    28|
|370   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_969                                     |    28|
|371   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_970                               |     5|
|372   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_971                               |     5|
|373   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_972                               |     5|
|374   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_973                               |     5|
|375   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_974               |     6|
|376   |          \N_DDR_TC.N_DDR_TC_INST[26].U_TC                                                    |ltlib_v1_0_0_match_680                                         |    29|
|377   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_961                                    |    28|
|378   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_962                                     |    28|
|379   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_963                               |     5|
|380   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_964                               |     5|
|381   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_965                               |     5|
|382   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_966                               |     5|
|383   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_967               |     6|
|384   |          \N_DDR_TC.N_DDR_TC_INST[27].U_TC                                                    |ltlib_v1_0_0_match_681                                         |    29|
|385   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_954                                    |    28|
|386   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_955                                     |    28|
|387   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_956                               |     5|
|388   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_957                               |     5|
|389   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_958                               |     5|
|390   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_959                               |     5|
|391   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_960               |     6|
|392   |          \N_DDR_TC.N_DDR_TC_INST[28].U_TC                                                    |ltlib_v1_0_0_match_682                                         |    29|
|393   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_947                                    |    28|
|394   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_948                                     |    28|
|395   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_949                               |     5|
|396   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_950                               |     5|
|397   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_951                               |     5|
|398   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_952                               |     5|
|399   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_953               |     6|
|400   |          \N_DDR_TC.N_DDR_TC_INST[29].U_TC                                                    |ltlib_v1_0_0_match_683                                         |    29|
|401   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_940                                    |    28|
|402   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_941                                     |    28|
|403   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_942                               |     5|
|404   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_943                               |     5|
|405   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_944                               |     5|
|406   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_945                               |     5|
|407   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_946               |     6|
|408   |          \N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                     |ltlib_v1_0_0_match_684                                         |    29|
|409   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_933                                    |    28|
|410   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_934                                     |    28|
|411   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_935                               |     5|
|412   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_936                               |     5|
|413   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_937                               |     5|
|414   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_938                               |     5|
|415   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_939               |     6|
|416   |          \N_DDR_TC.N_DDR_TC_INST[30].U_TC                                                    |ltlib_v1_0_0_match_685                                         |    29|
|417   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_926                                    |    28|
|418   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_927                                     |    28|
|419   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_928                               |     5|
|420   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_929                               |     5|
|421   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_930                               |     5|
|422   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_931                               |     5|
|423   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_932               |     6|
|424   |          \N_DDR_TC.N_DDR_TC_INST[31].U_TC                                                    |ltlib_v1_0_0_match_686                                         |    29|
|425   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_919                                    |    28|
|426   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_920                                     |    28|
|427   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_921                               |     5|
|428   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_922                               |     5|
|429   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_923                               |     5|
|430   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_924                               |     5|
|431   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_925               |     6|
|432   |          \N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                     |ltlib_v1_0_0_match_687                                         |    29|
|433   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_912                                    |    28|
|434   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_913                                     |    28|
|435   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_914                               |     5|
|436   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_915                               |     5|
|437   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_916                               |     5|
|438   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_917                               |     5|
|439   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_918               |     6|
|440   |          \N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                     |ltlib_v1_0_0_match_688                                         |    29|
|441   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_905                                    |    28|
|442   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_906                                     |    28|
|443   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_907                               |     5|
|444   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_908                               |     5|
|445   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_909                               |     5|
|446   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_910                               |     5|
|447   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_911               |     6|
|448   |          \N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                     |ltlib_v1_0_0_match_689                                         |    29|
|449   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_898                                    |    28|
|450   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_899                                     |    28|
|451   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_900                               |     5|
|452   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_901                               |     5|
|453   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_902                               |     5|
|454   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_903                               |     5|
|455   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_904               |     6|
|456   |          \N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                     |ltlib_v1_0_0_match_690                                         |    29|
|457   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_891                                    |    28|
|458   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_892                                     |    28|
|459   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_893                               |     5|
|460   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_894                               |     5|
|461   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_895                               |     5|
|462   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_896                               |     5|
|463   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_897               |     6|
|464   |          \N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                     |ltlib_v1_0_0_match_691                                         |    29|
|465   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_884                                    |    28|
|466   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_885                                     |    28|
|467   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_886                               |     5|
|468   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_887                               |     5|
|469   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_888                               |     5|
|470   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_889                               |     5|
|471   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_890               |     6|
|472   |          \N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                     |ltlib_v1_0_0_match_692                                         |    29|
|473   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_877                                    |    28|
|474   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_878                                     |    28|
|475   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_879                               |     5|
|476   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_880                               |     5|
|477   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_881                               |     5|
|478   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_882                               |     5|
|479   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_883               |     6|
|480   |          \N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                     |ltlib_v1_0_0_match_693                                         |    29|
|481   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_870                                    |    28|
|482   |              DUT                                                                             |ltlib_v1_0_0_all_typeA_871                                     |    28|
|483   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_872                               |     5|
|484   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_873                               |     5|
|485   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_874                               |     5|
|486   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_875                               |     5|
|487   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_876               |     6|
|488   |          \STRG_QUAL.U_STRG_QUAL                                                              |ltlib_v1_0_0_match_694                                         |    69|
|489   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA                                        |    68|
|490   |              DUT                                                                             |ltlib_v1_0_0_all_typeA                                         |    28|
|491   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_865                               |     5|
|492   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_866                               |     5|
|493   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_867                               |     5|
|494   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_868                               |     5|
|495   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_869               |     6|
|496   |          U_TM                                                                                |ila_v6_2_10_ila_trig_match                                     |   786|
|497   |            \N_DDR_MODE.G_NMU[0].U_M                                                          |ltlib_v1_0_0_match__parameterized0                             |    11|
|498   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_862                    |    10|
|499   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_863                     |     8|
|500   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_864               |     6|
|501   |            \N_DDR_MODE.G_NMU[10].U_M                                                         |ltlib_v1_0_0_match__parameterized1                             |    88|
|502   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1_856                    |    87|
|503   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_857                     |    23|
|504   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_858                               |     5|
|505   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_859                               |     5|
|506   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_860                               |     5|
|507   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_861               |     6|
|508   |            \N_DDR_MODE.G_NMU[11].U_M                                                         |ltlib_v1_0_0_match__parameterized1_695                         |    24|
|509   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1_850                    |    23|
|510   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_851                     |    23|
|511   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_852                               |     5|
|512   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_853                               |     5|
|513   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_854                               |     5|
|514   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_855               |     6|
|515   |            \N_DDR_MODE.G_NMU[12].U_M                                                         |ltlib_v1_0_0_match__parameterized2                             |    15|
|516   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized2_847                    |    14|
|517   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_848                     |     8|
|518   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_849               |     6|
|519   |            \N_DDR_MODE.G_NMU[13].U_M                                                         |ltlib_v1_0_0_match__parameterized2_696                         |     9|
|520   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized2_844                    |     8|
|521   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_845                     |     8|
|522   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_846               |     6|
|523   |            \N_DDR_MODE.G_NMU[14].U_M                                                         |ltlib_v1_0_0_match__parameterized0_697                         |    11|
|524   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_841                    |    10|
|525   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_842                     |     8|
|526   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_843               |     6|
|527   |            \N_DDR_MODE.G_NMU[15].U_M                                                         |ltlib_v1_0_0_match__parameterized0_698                         |     9|
|528   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_838                    |     8|
|529   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_839                     |     8|
|530   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_840               |     6|
|531   |            \N_DDR_MODE.G_NMU[16].U_M                                                         |ltlib_v1_0_0_match__parameterized0_699                         |    11|
|532   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_835                    |    10|
|533   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_836                     |     8|
|534   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_837               |     6|
|535   |            \N_DDR_MODE.G_NMU[17].U_M                                                         |ltlib_v1_0_0_match__parameterized0_700                         |     9|
|536   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_832                    |     8|
|537   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_833                     |     8|
|538   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_834               |     6|
|539   |            \N_DDR_MODE.G_NMU[18].U_M                                                         |ltlib_v1_0_0_match__parameterized0_701                         |    11|
|540   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_829                    |    10|
|541   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_830                     |     8|
|542   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_831               |     6|
|543   |            \N_DDR_MODE.G_NMU[19].U_M                                                         |ltlib_v1_0_0_match__parameterized0_702                         |     9|
|544   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_826                    |     8|
|545   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_827                     |     8|
|546   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_828               |     6|
|547   |            \N_DDR_MODE.G_NMU[1].U_M                                                          |ltlib_v1_0_0_match__parameterized0_703                         |     9|
|548   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_823                    |     8|
|549   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_824                     |     8|
|550   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_825               |     6|
|551   |            \N_DDR_MODE.G_NMU[20].U_M                                                         |ltlib_v1_0_0_match__parameterized3                             |    13|
|552   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized3_820                    |    12|
|553   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_821                     |     8|
|554   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_822               |     6|
|555   |            \N_DDR_MODE.G_NMU[21].U_M                                                         |ltlib_v1_0_0_match__parameterized3_704                         |     9|
|556   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized3_817                    |     8|
|557   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_818                     |     8|
|558   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_819               |     6|
|559   |            \N_DDR_MODE.G_NMU[22].U_M                                                         |ltlib_v1_0_0_match__parameterized0_705                         |    11|
|560   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_814                    |    10|
|561   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_815                     |     8|
|562   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_816               |     6|
|563   |            \N_DDR_MODE.G_NMU[23].U_M                                                         |ltlib_v1_0_0_match__parameterized0_706                         |     9|
|564   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_811                    |     8|
|565   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_812                     |     8|
|566   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_813               |     6|
|567   |            \N_DDR_MODE.G_NMU[24].U_M                                                         |ltlib_v1_0_0_match__parameterized1_707                         |    88|
|568   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1_805                    |    87|
|569   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_806                     |    23|
|570   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_807                               |     5|
|571   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_808                               |     5|
|572   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_809                               |     5|
|573   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_810               |     6|
|574   |            \N_DDR_MODE.G_NMU[25].U_M                                                         |ltlib_v1_0_0_match__parameterized1_708                         |    24|
|575   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1_799                    |    23|
|576   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_800                     |    23|
|577   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_801                               |     5|
|578   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_802                               |     5|
|579   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_803                               |     5|
|580   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_804               |     6|
|581   |            \N_DDR_MODE.G_NMU[26].U_M                                                         |ltlib_v1_0_0_match__parameterized0_709                         |    11|
|582   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_796                    |    10|
|583   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_797                     |     8|
|584   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_798               |     6|
|585   |            \N_DDR_MODE.G_NMU[27].U_M                                                         |ltlib_v1_0_0_match__parameterized0_710                         |     9|
|586   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_793                    |     8|
|587   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_794                     |     8|
|588   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_795               |     6|
|589   |            \N_DDR_MODE.G_NMU[28].U_M                                                         |ltlib_v1_0_0_match__parameterized3_711                         |    13|
|590   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized3_790                    |    12|
|591   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_791                     |     8|
|592   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_792               |     6|
|593   |            \N_DDR_MODE.G_NMU[29].U_M                                                         |ltlib_v1_0_0_match__parameterized3_712                         |     9|
|594   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized3                        |     8|
|595   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_788                     |     8|
|596   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_789               |     6|
|597   |            \N_DDR_MODE.G_NMU[2].U_M                                                          |ltlib_v1_0_0_match__parameterized1_713                         |    88|
|598   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1_782                    |    87|
|599   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_783                     |    23|
|600   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_784                               |     5|
|601   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_785                               |     5|
|602   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_786                               |     5|
|603   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_787               |     6|
|604   |            \N_DDR_MODE.G_NMU[30].U_M                                                         |ltlib_v1_0_0_match__parameterized0_714                         |    11|
|605   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_779                    |    10|
|606   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_780                     |     8|
|607   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_781               |     6|
|608   |            \N_DDR_MODE.G_NMU[31].U_M                                                         |ltlib_v1_0_0_match__parameterized0_715                         |     9|
|609   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_776                    |     8|
|610   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_777                     |     8|
|611   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_778               |     6|
|612   |            \N_DDR_MODE.G_NMU[32].U_M                                                         |ltlib_v1_0_0_match__parameterized1_716                         |    88|
|613   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1_770                    |    87|
|614   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_771                     |    23|
|615   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_772                               |     5|
|616   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_773                               |     5|
|617   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_774                               |     5|
|618   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_775               |     6|
|619   |            \N_DDR_MODE.G_NMU[33].U_M                                                         |ltlib_v1_0_0_match__parameterized1_717                         |    24|
|620   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1_764                    |    23|
|621   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_765                     |    23|
|622   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_766                               |     5|
|623   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_767                               |     5|
|624   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_768                               |     5|
|625   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_769               |     6|
|626   |            \N_DDR_MODE.G_NMU[34].U_M                                                         |ltlib_v1_0_0_match__parameterized0_718                         |    11|
|627   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_761                    |    10|
|628   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_762                     |     8|
|629   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_763               |     6|
|630   |            \N_DDR_MODE.G_NMU[35].U_M                                                         |ltlib_v1_0_0_match__parameterized0_719                         |     9|
|631   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_758                    |     8|
|632   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_759                     |     8|
|633   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_760               |     6|
|634   |            \N_DDR_MODE.G_NMU[36].U_M                                                         |ltlib_v1_0_0_match__parameterized4                             |    17|
|635   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized4_755                    |    16|
|636   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_756                     |     8|
|637   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_757               |     6|
|638   |            \N_DDR_MODE.G_NMU[37].U_M                                                         |ltlib_v1_0_0_match__parameterized4_720                         |     9|
|639   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized4                        |     8|
|640   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_753                     |     8|
|641   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_754               |     6|
|642   |            \N_DDR_MODE.G_NMU[38].U_M                                                         |ltlib_v1_0_0_match__parameterized0_721                         |    11|
|643   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_750                    |    10|
|644   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_751                     |     8|
|645   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_752               |     6|
|646   |            \N_DDR_MODE.G_NMU[39].U_M                                                         |ltlib_v1_0_0_match__parameterized0_722                         |     9|
|647   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_747                    |     8|
|648   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_748                     |     8|
|649   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_749               |     6|
|650   |            \N_DDR_MODE.G_NMU[3].U_M                                                          |ltlib_v1_0_0_match__parameterized1_723                         |    24|
|651   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1                        |    23|
|652   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1                         |    23|
|653   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice                                   |     5|
|654   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_744                               |     5|
|655   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_745                               |     5|
|656   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_746               |     6|
|657   |            \N_DDR_MODE.G_NMU[4].U_M                                                          |ltlib_v1_0_0_match__parameterized2_724                         |    15|
|658   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized2_741                    |    14|
|659   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_742                     |     8|
|660   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_743               |     6|
|661   |            \N_DDR_MODE.G_NMU[5].U_M                                                          |ltlib_v1_0_0_match__parameterized2_725                         |     9|
|662   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized2                        |     8|
|663   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_739                     |     8|
|664   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_740               |     6|
|665   |            \N_DDR_MODE.G_NMU[6].U_M                                                          |ltlib_v1_0_0_match__parameterized0_726                         |    11|
|666   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_736                    |    10|
|667   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_737                     |     8|
|668   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_738               |     6|
|669   |            \N_DDR_MODE.G_NMU[7].U_M                                                          |ltlib_v1_0_0_match__parameterized0_727                         |     9|
|670   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_733                    |     8|
|671   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_734                     |     8|
|672   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_735               |     6|
|673   |            \N_DDR_MODE.G_NMU[8].U_M                                                          |ltlib_v1_0_0_match__parameterized0_728                         |    11|
|674   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_730                    |    10|
|675   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_731                     |     8|
|676   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_732               |     6|
|677   |            \N_DDR_MODE.G_NMU[9].U_M                                                          |ltlib_v1_0_0_match__parameterized0_729                         |     9|
|678   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0                        |     8|
|679   |                DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0                         |     8|
|680   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0                   |     6|
|681   |        xsdb_memory_read_inst                                                                 |ltlib_v1_0_0_generic_memrd                                     |   265|
|682   |  inetrrupt_gen                                                                               |timer_inetrrupt                                                |   112|
|683   |  mb_sys                                                                                      |mb_sys                                                         |  6656|
|684   |    axi_gpio_0                                                                                |mb_sys_axi_gpio_0_0                                            |   625|
|685   |      U0                                                                                      |axi_gpio                                                       |   625|
|686   |        AXI_LITE_IPIF_I                                                                       |axi_lite_ipif                                                  |   221|
|687   |          I_SLAVE_ATTACHMENT                                                                  |slave_attachment                                               |   221|
|688   |            I_DECODER                                                                         |address_decoder                                                |   139|
|689   |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                   |interrupt_control                                              |    20|
|690   |        gpio_core_1                                                                           |GPIO_Core                                                      |   343|
|691   |          \Dual.INPUT_DOUBLE_REGS4                                                            |cdc_sync__parameterized0                                       |     5|
|692   |          \Dual.INPUT_DOUBLE_REGS5                                                            |cdc_sync__parameterized1                                       |   128|
|693   |    axi_intc_0                                                                                |mb_sys_axi_intc_0_0                                            |   153|
|694   |      U0                                                                                      |axi_intc                                                       |   153|
|695   |        AXI_LITE_IPIF_I                                                                       |axi_lite_ipif__parameterized0                                  |   129|
|696   |          I_SLAVE_ATTACHMENT                                                                  |slave_attachment__parameterized0                               |   129|
|697   |            I_DECODER                                                                         |address_decoder__parameterized0                                |    67|
|698   |        INTC_CORE_I                                                                           |intc_core                                                      |    20|
|699   |    axi_quad_spi_0                                                                            |mb_sys_axi_quad_spi_0_0                                        |  1370|
|700   |      U0                                                                                      |axi_quad_spi                                                   |  1370|
|701   |        \NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                        |axi_quad_spi_top                                               |  1370|
|702   |          \QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                 |axi_lite_ipif__parameterized1                                  |   201|
|703   |            I_SLAVE_ATTACHMENT                                                                |slave_attachment__parameterized1                               |   201|
|704   |              I_DECODER                                                                       |address_decoder__parameterized1                                |   127|
|705   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized5                 |     1|
|706   |                \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized15                |     1|
|707   |                \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized16                |     1|
|708   |                \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized17                |     1|
|709   |                \MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized18                |     1|
|710   |                \MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized19                |     1|
|711   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized6                 |     1|
|712   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized7                 |     1|
|713   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized8                 |     1|
|714   |                \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized9                 |     1|
|715   |                \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized10                |     1|
|716   |                \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized11                |     1|
|717   |                \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized12                |     1|
|718   |                \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized13                |     1|
|719   |                \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized14                |     1|
|720   |                \MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized30                |     1|
|721   |                \MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized34                |     1|
|722   |                \MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized30_661            |     1|
|723   |                \MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized34_662            |     1|
|724   |          \QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                           |qspi_core_interface                                            |  1167|
|725   |            \FIFO_EXISTS.RX_FIFO_II                                                           |xpm_fifo_async                                                 |   318|
|726   |              \gnuram_async_fifo.xpm_fifo_base_inst                                           |xpm_fifo_base                                                  |   318|
|727   |                \gen_sdpram.xpm_memory_base_inst                                              |xpm_memory_base                                                |    35|
|728   |                \gen_cdc_pntr.wr_pntr_cdc_inst                                                |xpm_cdc_gray__6                                                |    18|
|729   |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                             |xpm_cdc_gray__parameterized0                                   |    33|
|730   |                \gen_cdc_pntr.rd_pntr_cdc_inst                                                |xpm_cdc_gray                                                   |    18|
|731   |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                             |xpm_cdc_gray__parameterized1                                   |    23|
|732   |                \gaf_wptr_p3.wrpp3_inst                                                       |xpm_counter_updn_649                                           |     8|
|733   |                \gen_cdc_pntr.rpw_gray_reg                                                    |xpm_fifo_reg_vec_650                                           |    12|
|734   |                \gen_cdc_pntr.rpw_gray_reg_dc                                                 |xpm_fifo_reg_vec__parameterized0_651                           |     9|
|735   |                \gen_cdc_pntr.wpr_gray_reg                                                    |xpm_fifo_reg_vec_652                                           |     9|
|736   |                \gen_cdc_pntr.wpr_gray_reg_dc                                                 |xpm_fifo_reg_vec__parameterized0_653                           |     7|
|737   |                \gen_fwft.rdpp1_inst                                                          |xpm_counter_updn__parameterized1_654                           |     8|
|738   |                rdp_inst                                                                      |xpm_counter_updn__parameterized2_655                           |    24|
|739   |                rdpp1_inst                                                                    |xpm_counter_updn__parameterized3_656                           |     8|
|740   |                rst_d1_inst                                                                   |xpm_fifo_reg_bit_657                                           |     2|
|741   |                wrp_inst                                                                      |xpm_counter_updn__parameterized2_658                           |    12|
|742   |                wrpp1_inst                                                                    |xpm_counter_updn__parameterized3_659                           |     8|
|743   |                wrpp2_inst                                                                    |xpm_counter_updn__parameterized0_660                           |     8|
|744   |                xpm_fifo_rst_inst                                                             |xpm_fifo_rst__xdcDup__1                                        |    41|
|745   |                  \gen_rst_ic.wrst_rd_inst                                                    |xpm_cdc_sync_rst__6                                            |     2|
|746   |                  \gen_rst_ic.rrst_wr_inst                                                    |xpm_cdc_sync_rst                                               |     2|
|747   |            CONTROL_REG_I                                                                     |qspi_cntrl_reg                                                 |    14|
|748   |            \FIFO_EXISTS.CLK_CROSS_I                                                          |cross_clk_sync_fifo_1                                          |   112|
|749   |              \LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                        |cdc_sync__parameterized2                                       |     5|
|750   |              \LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1                                       |cdc_sync__parameterized2_632                                   |     4|
|751   |              \LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                        |cdc_sync__parameterized2_633                                   |     6|
|752   |              \LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                        |cdc_sync__parameterized4                                       |     1|
|753   |              \LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                                      |cdc_sync__parameterized2_634                                   |     5|
|754   |              \LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                                       |cdc_sync__parameterized3                                       |     5|
|755   |              \LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                        |cdc_sync__parameterized3_635                                   |     4|
|756   |              \LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                  |cdc_sync__parameterized3_636                                   |     6|
|757   |              \LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                       |cdc_sync__parameterized3_637                                   |     4|
|758   |              \LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                       |cdc_sync__parameterized3_638                                   |     3|
|759   |              \LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                                         |cdc_sync__parameterized3_639                                   |     4|
|760   |              \LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                 |cdc_sync__parameterized3_640                                   |     3|
|761   |              \LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                                        |cdc_sync__parameterized3_641                                   |     3|
|762   |              \LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC  |cdc_sync__parameterized3_642                                   |     5|
|763   |              \LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC  |cdc_sync__parameterized3_643                                   |     3|
|764   |              \LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                      |cdc_sync__parameterized2_644                                   |     7|
|765   |              \LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                  |cdc_sync__parameterized3_645                                   |     3|
|766   |              \LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                          |cdc_sync__parameterized3_646                                   |     5|
|767   |              \LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                  |cdc_sync__parameterized2_647                                   |     9|
|768   |              \LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                    |cdc_sync__parameterized2_648                                   |     7|
|769   |            \FIFO_EXISTS.FIFO_IF_MODULE_I                                                     |qspi_fifo_ifmodule                                             |     8|
|770   |            \FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                     |cdc_sync__parameterized5                                       |     3|
|771   |            \FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                    |cdc_sync__parameterized5_627                                   |     3|
|772   |            \FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                 |counter_f                                                      |    10|
|773   |            \FIFO_EXISTS.TX_FIFO_II                                                           |async_fifo_fg                                                  |   332|
|774   |              \xpm_fifo_instance.xpm_fifo_async_inst                                          |xpm_fifo_async__parameterized1                                 |   320|
|775   |                \gnuram_async_fifo.xpm_fifo_base_inst                                         |xpm_fifo_base__parameterized0                                  |   320|
|776   |                  \gen_sdpram.xpm_memory_base_inst                                            |xpm_memory_base__1                                             |    35|
|777   |                  \gen_cdc_pntr.wr_pntr_cdc_inst                                              |xpm_cdc_gray__4                                                |    18|
|778   |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                           |xpm_cdc_gray__parameterized0__2                                |    33|
|779   |                  \gen_cdc_pntr.rd_pntr_cdc_inst                                              |xpm_cdc_gray__5                                                |    18|
|780   |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                           |xpm_cdc_gray__parameterized1__2                                |    23|
|781   |                  \gaf_wptr_p3.wrpp3_inst                                                     |xpm_counter_updn                                               |     8|
|782   |                  \gen_cdc_pntr.rpw_gray_reg                                                  |xpm_fifo_reg_vec                                               |    13|
|783   |                  \gen_cdc_pntr.rpw_gray_reg_dc                                               |xpm_fifo_reg_vec__parameterized0                               |     9|
|784   |                  \gen_cdc_pntr.wpr_gray_reg                                                  |xpm_fifo_reg_vec_628                                           |     9|
|785   |                  \gen_cdc_pntr.wpr_gray_reg_dc                                               |xpm_fifo_reg_vec__parameterized0_629                           |     7|
|786   |                  \gen_fwft.rdpp1_inst                                                        |xpm_counter_updn__parameterized1                               |     8|
|787   |                  rdp_inst                                                                    |xpm_counter_updn__parameterized2                               |    24|
|788   |                  rdpp1_inst                                                                  |xpm_counter_updn__parameterized3                               |     8|
|789   |                  rst_d1_inst                                                                 |xpm_fifo_reg_bit                                               |     3|
|790   |                  wrp_inst                                                                    |xpm_counter_updn__parameterized2_630                           |    12|
|791   |                  wrpp1_inst                                                                  |xpm_counter_updn__parameterized3_631                           |     8|
|792   |                  wrpp2_inst                                                                  |xpm_counter_updn__parameterized0                               |     8|
|793   |                  xpm_fifo_rst_inst                                                           |xpm_fifo_rst                                                   |    41|
|794   |                    \gen_rst_ic.wrst_rd_inst                                                  |xpm_cdc_sync_rst__4                                            |     2|
|795   |                    \gen_rst_ic.rrst_wr_inst                                                  |xpm_cdc_sync_rst__5                                            |     2|
|796   |            INTERRUPT_CONTROL_I                                                               |interrupt_control__parameterized0                              |    30|
|797   |            \LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                  |qspi_mode_0_module                                             |   228|
|798   |            RESET_SYNC_AXI_SPI_CLK_INST                                                       |reset_sync_module                                              |     4|
|799   |            SOFT_RESET_I                                                                      |soft_reset                                                     |    39|
|800   |            \STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                     |qspi_status_slave_sel_reg                                      |     3|
|801   |    axi_uartlite_0                                                                            |mb_sys_axi_uartlite_0_0                                        |   240|
|802   |      U0                                                                                      |axi_uartlite                                                   |   240|
|803   |        AXI_LITE_IPIF_I                                                                       |axi_lite_ipif__parameterized2_618                              |    70|
|804   |          I_SLAVE_ATTACHMENT                                                                  |slave_attachment__parameterized2_623                           |    70|
|805   |            I_DECODER                                                                         |address_decoder__parameterized2_624                            |    42|
|806   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized0_625             |     1|
|807   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized2_626             |     1|
|808   |        UARTLITE_CORE_I                                                                       |uartlite_core                                                  |   170|
|809   |          BAUD_RATE_I                                                                         |baudrate                                                       |    14|
|810   |          UARTLITE_RX_I                                                                       |uartlite_rx                                                    |    93|
|811   |            INPUT_DOUBLE_REGS3                                                                |cdc_sync__parameterized6                                       |     8|
|812   |            SRL_FIFO_I                                                                        |srl_fifo_f_619                                                 |    27|
|813   |              I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f_620                                             |    27|
|814   |                CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f_621                                      |    16|
|815   |                DYNSHREG_F_I                                                                  |dynshreg_f_622                                                 |     9|
|816   |          UARTLITE_TX_I                                                                       |uartlite_tx                                                    |    54|
|817   |            SRL_FIFO_I                                                                        |srl_fifo_f                                                     |    32|
|818   |              I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f                                                 |    32|
|819   |                CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f                                          |    18|
|820   |                DYNSHREG_F_I                                                                  |dynshreg_f                                                     |    13|
|821   |    mdm_1                                                                                     |mb_sys_mdm_1_0                                                 |   397|
|822   |      U0                                                                                      |MDM                                                            |   397|
|823   |        MDM_Core_I1                                                                           |MDM_Core                                                       |   323|
|824   |          JTAG_CONTROL_I                                                                      |JTAG_CONTROL                                                   |   268|
|825   |            \Use_BSCAN.FDC_I                                                                  |MB_FDC_1                                                       |    44|
|826   |            \Use_BSCAN.SYNC_FDRE                                                              |MB_FDRE_1                                                      |     4|
|827   |            \Use_Config_SRL16E.SRL16E_1                                                       |mdm_v3_2_17_MB_SRL16E                                          |     1|
|828   |            \Use_Config_SRL16E.SRL16E_2                                                       |mdm_v3_2_17_MB_SRL16E__parameterized0                          |     1|
|829   |            \Use_ID_SRL16E.SRL16E_ID_1                                                        |mdm_v3_2_17_MB_SRL16E__parameterized1                          |     1|
|830   |            \Use_ID_SRL16E.SRL16E_ID_2                                                        |mdm_v3_2_17_MB_SRL16E__parameterized2                          |     4|
|831   |            \Use_UART.Ext_BRK_FDRSE                                                           |mdm_v3_2_17_MB_FDRSE                                           |     2|
|832   |            \Use_UART.RX_FIFO_I                                                               |mdm_v3_2_17_SRL_FIFO                                           |    30|
|833   |              \Addr_Counters[0].FDRE_I                                                        |mdm_v3_2_17_MB_FDRE_602                                        |     2|
|834   |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                          |mdm_v3_2_17_MB_MUXCY_XORCY_603                                 |     2|
|835   |              \Addr_Counters[1].FDRE_I                                                        |mdm_v3_2_17_MB_FDRE_604                                        |     2|
|836   |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                          |mdm_v3_2_17_MB_MUXCY_XORCY_605                                 |     2|
|837   |              \Addr_Counters[2].FDRE_I                                                        |mdm_v3_2_17_MB_FDRE_606                                        |     7|
|838   |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                          |mdm_v3_2_17_MB_MUXCY_XORCY_607                                 |     2|
|839   |              \Addr_Counters[3].FDRE_I                                                        |mdm_v3_2_17_MB_FDRE_608                                        |     2|
|840   |              \Addr_Counters[3].No_MuxCY.XORCY_I                                              |mdm_v3_2_17_MB_XORCY_609                                       |     1|
|841   |              \FIFO_RAM[0].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_610                      |     1|
|842   |              \FIFO_RAM[1].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_611                      |     1|
|843   |              \FIFO_RAM[2].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_612                      |     1|
|844   |              \FIFO_RAM[3].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_613                      |     1|
|845   |              \FIFO_RAM[4].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_614                      |     1|
|846   |              \FIFO_RAM[5].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_615                      |     1|
|847   |              \FIFO_RAM[6].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_616                      |     1|
|848   |              \FIFO_RAM[7].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_617                      |     1|
|849   |            \Use_UART.TX_FIFO_I                                                               |mdm_v3_2_17_SRL_FIFO_588                                       |    36|
|850   |              \Addr_Counters[0].FDRE_I                                                        |mdm_v3_2_17_MB_FDRE_589                                        |     2|
|851   |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                          |mdm_v3_2_17_MB_MUXCY_XORCY                                     |     2|
|852   |              \Addr_Counters[1].FDRE_I                                                        |mdm_v3_2_17_MB_FDRE_590                                        |     2|
|853   |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                          |mdm_v3_2_17_MB_MUXCY_XORCY_591                                 |     2|
|854   |              \Addr_Counters[2].FDRE_I                                                        |mdm_v3_2_17_MB_FDRE_592                                        |     7|
|855   |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                          |mdm_v3_2_17_MB_MUXCY_XORCY_593                                 |     2|
|856   |              \Addr_Counters[3].FDRE_I                                                        |mdm_v3_2_17_MB_FDRE_594                                        |     2|
|857   |              \Addr_Counters[3].No_MuxCY.XORCY_I                                              |mdm_v3_2_17_MB_XORCY                                           |     1|
|858   |              \FIFO_RAM[0].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3                          |     2|
|859   |              \FIFO_RAM[1].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_595                      |     2|
|860   |              \FIFO_RAM[2].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_596                      |     2|
|861   |              \FIFO_RAM[3].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_597                      |     2|
|862   |              \FIFO_RAM[4].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_598                      |     1|
|863   |              \FIFO_RAM[5].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_599                      |     1|
|864   |              \FIFO_RAM[6].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_600                      |     1|
|865   |              \FIFO_RAM[7].D16.SRL16E_I                                                       |mdm_v3_2_17_MB_SRL16E__parameterized3_601                      |     2|
|866   |          \Use_Uart.TX_Buffer_Empty_FDRE                                                      |mdm_v3_2_17_MB_FDRE                                            |     1|
|867   |        \No_Dbg_Reg_Access.BUFG_DRCK                                                          |MB_BUFG                                                        |     1|
|868   |        \Use_AXI_IPIF.AXI_LITE_IPIF_I                                                         |axi_lite_ipif__parameterized2                                  |    62|
|869   |          I_SLAVE_ATTACHMENT                                                                  |slave_attachment__parameterized2                               |    62|
|870   |            I_DECODER                                                                         |address_decoder__parameterized2                                |    35|
|871   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized0                 |     1|
|872   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized2                 |     1|
|873   |        \Use_E2.BSCAN_I                                                                       |MB_BSCANE2                                                     |     9|
|874   |        \Use_E2.LUT1_I                                                                        |mdm_v3_2_17_MB_LUT1                                            |     1|
|875   |    microblaze_0                                                                              |mb_sys_microblaze_0_0                                          |  3119|
|876   |      U0                                                                                      |MicroBlaze                                                     |  3119|
|877   |        MicroBlaze_Core_I                                                                     |MicroBlaze_Core                                                |  2750|
|878   |          \Performance.Core                                                                   |MicroBlaze_GTi                                                 |  2741|
|879   |            Data_Flow_I                                                                       |Data_Flow_gti                                                  |   677|
|880   |              ALU_I                                                                           |ALU                                                            |   100|
|881   |                \Use_Carry_Decoding.CarryIn_MUXCY                                             |microblaze_v11_0_2_MB_MUXCY_494                                |     1|
|882   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                            |ALU_Bit__parameterized2                                        |     6|
|883   |                  \Last_Bit.I_ALU_LUT_2                                                       |MB_LUT4                                                        |     1|
|884   |                  \Last_Bit.I_ALU_LUT_V5                                                      |microblaze_v11_0_2_MB_LUT6__parameterized5                     |     1|
|885   |                  \Last_Bit.MULT_AND_I                                                        |MB_MULT_AND                                                    |     1|
|886   |                  \Last_Bit.MUXCY_XOR_I                                                       |microblaze_v11_0_2_MB_MUXCY_XORCY_586                          |     2|
|887   |                  \Last_Bit.Pre_MUXCY_I                                                       |microblaze_v11_0_2_MB_MUXCY_587                                |     1|
|888   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                           |ALU_Bit                                                        |     3|
|889   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_584                                                  |     1|
|890   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_585                          |     2|
|891   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                           |ALU_Bit_495                                                    |     3|
|892   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_582                                                  |     1|
|893   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_583                          |     2|
|894   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                           |ALU_Bit_496                                                    |     3|
|895   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_580                                                  |     1|
|896   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_581                          |     2|
|897   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                           |ALU_Bit_497                                                    |     3|
|898   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_578                                                  |     1|
|899   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_579                          |     2|
|900   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                           |ALU_Bit_498                                                    |     3|
|901   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_576                                                  |     1|
|902   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_577                          |     2|
|903   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                           |ALU_Bit_499                                                    |     3|
|904   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_574                                                  |     1|
|905   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_575                          |     2|
|906   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                           |ALU_Bit_500                                                    |     3|
|907   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_572                                                  |     1|
|908   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_573                          |     2|
|909   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                           |ALU_Bit_501                                                    |     3|
|910   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_570                                                  |     1|
|911   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_571                          |     2|
|912   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                           |ALU_Bit_502                                                    |     3|
|913   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_568                                                  |     1|
|914   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_569                          |     2|
|915   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                           |ALU_Bit_503                                                    |     3|
|916   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_566                                                  |     1|
|917   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_567                          |     2|
|918   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                            |ALU_Bit_504                                                    |     3|
|919   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_564                                                  |     1|
|920   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_565                          |     2|
|921   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                           |ALU_Bit_505                                                    |     3|
|922   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_562                                                  |     1|
|923   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_563                          |     2|
|924   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                           |ALU_Bit_506                                                    |     3|
|925   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_560                                                  |     1|
|926   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_561                          |     2|
|927   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                           |ALU_Bit_507                                                    |     3|
|928   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_558                                                  |     1|
|929   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_559                          |     2|
|930   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                           |ALU_Bit_508                                                    |     3|
|931   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_556                                                  |     1|
|932   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_557                          |     2|
|933   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                           |ALU_Bit_509                                                    |     3|
|934   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_554                                                  |     1|
|935   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_555                          |     2|
|936   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                           |ALU_Bit_510                                                    |     3|
|937   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_552                                                  |     1|
|938   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_553                          |     2|
|939   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                           |ALU_Bit_511                                                    |     3|
|940   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_550                                                  |     1|
|941   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_551                          |     2|
|942   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                           |ALU_Bit_512                                                    |     3|
|943   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_548                                                  |     1|
|944   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_549                          |     2|
|945   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                           |ALU_Bit_513                                                    |     3|
|946   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_546                                                  |     1|
|947   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_547                          |     2|
|948   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                           |ALU_Bit_514                                                    |     3|
|949   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_544                                                  |     1|
|950   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_545                          |     2|
|951   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                            |ALU_Bit_515                                                    |     3|
|952   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_542                                                  |     1|
|953   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_543                          |     2|
|954   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                           |ALU_Bit_516                                                    |     3|
|955   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_540                                                  |     1|
|956   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_541                          |     2|
|957   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                           |ALU_Bit_517                                                    |     3|
|958   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_538                                                  |     1|
|959   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_539                          |     2|
|960   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                            |ALU_Bit_518                                                    |     3|
|961   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_536                                                  |     1|
|962   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_537                          |     2|
|963   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                            |ALU_Bit_519                                                    |     3|
|964   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_534                                                  |     1|
|965   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_535                          |     2|
|966   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                            |ALU_Bit_520                                                    |     3|
|967   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_532                                                  |     1|
|968   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_533                          |     2|
|969   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                            |ALU_Bit_521                                                    |     3|
|970   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_530                                                  |     1|
|971   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_531                          |     2|
|972   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                            |ALU_Bit_522                                                    |     3|
|973   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_528                                                  |     1|
|974   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_529                          |     2|
|975   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                            |ALU_Bit_523                                                    |     3|
|976   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2_526                                                  |     1|
|977   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_527                          |     2|
|978   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                            |ALU_Bit_524                                                    |     3|
|979   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                  |MB_LUT6_2                                                      |     1|
|980   |                  \Not_Last_Bit.MUXCY_XOR_I                                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_525                          |     2|
|981   |              Byte_Doublet_Handle_gti_I                                                       |Byte_Doublet_Handle_gti                                        |    46|
|982   |              Data_Flow_Logic_I                                                               |Data_Flow_Logic                                                |    92|
|983   |                \Gen_Bits[0].MEM_EX_Result_Inst                                               |microblaze_v11_0_2_MB_FDRE_462                                 |     1|
|984   |                \Gen_Bits[10].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_463                                 |     2|
|985   |                \Gen_Bits[11].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_464                                 |     2|
|986   |                \Gen_Bits[12].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_465                                 |     2|
|987   |                \Gen_Bits[13].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_466                                 |     2|
|988   |                \Gen_Bits[14].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_467                                 |     2|
|989   |                \Gen_Bits[15].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_468                                 |     2|
|990   |                \Gen_Bits[16].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_469                                 |     2|
|991   |                \Gen_Bits[17].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_470                                 |     2|
|992   |                \Gen_Bits[18].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_471                                 |     2|
|993   |                \Gen_Bits[19].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_472                                 |     2|
|994   |                \Gen_Bits[1].MEM_EX_Result_Inst                                               |microblaze_v11_0_2_MB_FDRE_473                                 |     2|
|995   |                \Gen_Bits[20].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_474                                 |     2|
|996   |                \Gen_Bits[21].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_475                                 |     2|
|997   |                \Gen_Bits[22].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_476                                 |     2|
|998   |                \Gen_Bits[23].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_477                                 |     2|
|999   |                \Gen_Bits[24].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_478                                 |     2|
|1000  |                \Gen_Bits[25].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_479                                 |     2|
|1001  |                \Gen_Bits[26].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_480                                 |     2|
|1002  |                \Gen_Bits[27].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_481                                 |     2|
|1003  |                \Gen_Bits[28].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_482                                 |     1|
|1004  |                \Gen_Bits[29].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_483                                 |     1|
|1005  |                \Gen_Bits[2].MEM_EX_Result_Inst                                               |microblaze_v11_0_2_MB_FDRE_484                                 |     2|
|1006  |                \Gen_Bits[30].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_485                                 |     1|
|1007  |                \Gen_Bits[31].MEM_EX_Result_Inst                                              |microblaze_v11_0_2_MB_FDRE_486                                 |     2|
|1008  |                \Gen_Bits[3].MEM_EX_Result_Inst                                               |microblaze_v11_0_2_MB_FDRE_487                                 |     2|
|1009  |                \Gen_Bits[4].MEM_EX_Result_Inst                                               |microblaze_v11_0_2_MB_FDRE_488                                 |     2|
|1010  |                \Gen_Bits[5].MEM_EX_Result_Inst                                               |microblaze_v11_0_2_MB_FDRE_489                                 |     2|
|1011  |                \Gen_Bits[6].MEM_EX_Result_Inst                                               |microblaze_v11_0_2_MB_FDRE_490                                 |     2|
|1012  |                \Gen_Bits[7].MEM_EX_Result_Inst                                               |microblaze_v11_0_2_MB_FDRE_491                                 |     2|
|1013  |                \Gen_Bits[8].MEM_EX_Result_Inst                                               |microblaze_v11_0_2_MB_FDRE_492                                 |     2|
|1014  |                \Gen_Bits[9].MEM_EX_Result_Inst                                               |microblaze_v11_0_2_MB_FDRE_493                                 |     2|
|1015  |              Operand_Select_I                                                                |Operand_Select_gti                                             |   230|
|1016  |                \Gen_Bit[0].MUXF7_I1                                                          |microblaze_v11_0_2_MB_MUXF7_430                                |     2|
|1017  |                \Gen_Bit[10].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_431                                |     2|
|1018  |                \Gen_Bit[11].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_432                                |     2|
|1019  |                \Gen_Bit[12].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_433                                |     2|
|1020  |                \Gen_Bit[13].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_434                                |     2|
|1021  |                \Gen_Bit[14].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_435                                |     2|
|1022  |                \Gen_Bit[15].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_436                                |     2|
|1023  |                \Gen_Bit[16].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_437                                |     2|
|1024  |                \Gen_Bit[17].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_438                                |     2|
|1025  |                \Gen_Bit[18].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_439                                |     2|
|1026  |                \Gen_Bit[19].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_440                                |     2|
|1027  |                \Gen_Bit[1].MUXF7_I1                                                          |microblaze_v11_0_2_MB_MUXF7_441                                |     2|
|1028  |                \Gen_Bit[20].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_442                                |     2|
|1029  |                \Gen_Bit[21].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_443                                |     2|
|1030  |                \Gen_Bit[22].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_444                                |     2|
|1031  |                \Gen_Bit[23].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_445                                |     2|
|1032  |                \Gen_Bit[24].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_446                                |     2|
|1033  |                \Gen_Bit[25].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_447                                |     2|
|1034  |                \Gen_Bit[26].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_448                                |     2|
|1035  |                \Gen_Bit[27].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_449                                |     2|
|1036  |                \Gen_Bit[28].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_450                                |     2|
|1037  |                \Gen_Bit[29].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_451                                |     2|
|1038  |                \Gen_Bit[2].MUXF7_I1                                                          |microblaze_v11_0_2_MB_MUXF7_452                                |     2|
|1039  |                \Gen_Bit[30].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_453                                |     2|
|1040  |                \Gen_Bit[31].MUXF7_I1                                                         |microblaze_v11_0_2_MB_MUXF7_454                                |     2|
|1041  |                \Gen_Bit[3].MUXF7_I1                                                          |microblaze_v11_0_2_MB_MUXF7_455                                |     2|
|1042  |                \Gen_Bit[4].MUXF7_I1                                                          |microblaze_v11_0_2_MB_MUXF7_456                                |     2|
|1043  |                \Gen_Bit[5].MUXF7_I1                                                          |microblaze_v11_0_2_MB_MUXF7_457                                |     2|
|1044  |                \Gen_Bit[6].MUXF7_I1                                                          |microblaze_v11_0_2_MB_MUXF7_458                                |     2|
|1045  |                \Gen_Bit[7].MUXF7_I1                                                          |microblaze_v11_0_2_MB_MUXF7_459                                |     2|
|1046  |                \Gen_Bit[8].MUXF7_I1                                                          |microblaze_v11_0_2_MB_MUXF7_460                                |     2|
|1047  |                \Gen_Bit[9].MUXF7_I1                                                          |microblaze_v11_0_2_MB_MUXF7_461                                |     2|
|1048  |              Register_File_I                                                                 |Register_File_gti                                              |    16|
|1049  |                \Using_LUT6.All_RAM32M[0].ram32m_i                                            |MB_RAM32M                                                      |     1|
|1050  |                \Using_LUT6.All_RAM32M[10].ram32m_i                                           |MB_RAM32M_415                                                  |     1|
|1051  |                \Using_LUT6.All_RAM32M[11].ram32m_i                                           |MB_RAM32M_416                                                  |     1|
|1052  |                \Using_LUT6.All_RAM32M[12].ram32m_i                                           |MB_RAM32M_417                                                  |     1|
|1053  |                \Using_LUT6.All_RAM32M[13].ram32m_i                                           |MB_RAM32M_418                                                  |     1|
|1054  |                \Using_LUT6.All_RAM32M[14].ram32m_i                                           |MB_RAM32M_419                                                  |     1|
|1055  |                \Using_LUT6.All_RAM32M[15].ram32m_i                                           |MB_RAM32M_420                                                  |     1|
|1056  |                \Using_LUT6.All_RAM32M[1].ram32m_i                                            |MB_RAM32M_421                                                  |     1|
|1057  |                \Using_LUT6.All_RAM32M[2].ram32m_i                                            |MB_RAM32M_422                                                  |     1|
|1058  |                \Using_LUT6.All_RAM32M[3].ram32m_i                                            |MB_RAM32M_423                                                  |     1|
|1059  |                \Using_LUT6.All_RAM32M[4].ram32m_i                                            |MB_RAM32M_424                                                  |     1|
|1060  |                \Using_LUT6.All_RAM32M[5].ram32m_i                                            |MB_RAM32M_425                                                  |     1|
|1061  |                \Using_LUT6.All_RAM32M[6].ram32m_i                                            |MB_RAM32M_426                                                  |     1|
|1062  |                \Using_LUT6.All_RAM32M[7].ram32m_i                                            |MB_RAM32M_427                                                  |     1|
|1063  |                \Using_LUT6.All_RAM32M[8].ram32m_i                                            |MB_RAM32M_428                                                  |     1|
|1064  |                \Using_LUT6.All_RAM32M[9].ram32m_i                                            |MB_RAM32M_429                                                  |     1|
|1065  |              Shift_Logic_Module_I                                                            |Shift_Logic_Module_gti                                         |     0|
|1066  |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                            |microblaze_v11_0_2_MB_MUXCY_302                                |     1|
|1067  |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                              |microblaze_v11_0_2_MB_MUXCY_303                                |     1|
|1068  |              \Using_DAXI_ALU_Carry.direct_lut_INST                                           |MB_LUT6_2__parameterized1                                      |     1|
|1069  |              Zero_Detect_I                                                                   |Zero_Detect_gti                                                |    12|
|1070  |                Part_Of_Zero_Carry_Start                                                      |microblaze_v11_0_2_MB_MUXCY_408                                |     1|
|1071  |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                      |microblaze_v11_0_2_MB_MUXCY_409                                |     1|
|1072  |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                      |microblaze_v11_0_2_MB_MUXCY_410                                |     1|
|1073  |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                      |microblaze_v11_0_2_MB_MUXCY_411                                |     1|
|1074  |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                      |microblaze_v11_0_2_MB_MUXCY_412                                |     1|
|1075  |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                      |microblaze_v11_0_2_MB_MUXCY_413                                |     1|
|1076  |                \Zero_Detecting[6].I_Part_Of_Zero_Detect                                      |microblaze_v11_0_2_MB_MUXCY_414                                |     1|
|1077  |              exception_registers_I1                                                          |exception_registers_gti                                        |   160|
|1078  |                CarryIn_MUXCY                                                                 |microblaze_v11_0_2_MB_MUXCY_312                                |     1|
|1079  |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                |MB_LUT6_2__parameterized5                                      |     1|
|1080  |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_313                          |     1|
|1081  |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDRE                                   |microblaze_v11_0_2_MB_FDRE_314                                 |     1|
|1082  |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_315                                  |     1|
|1083  |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_316                          |     2|
|1084  |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_317                                 |     1|
|1085  |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_318                                  |     1|
|1086  |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_319                          |     2|
|1087  |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_320                                 |     1|
|1088  |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_321                                  |     1|
|1089  |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_322                          |     2|
|1090  |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_323                                 |     1|
|1091  |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_324                                  |     1|
|1092  |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_325                          |     2|
|1093  |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_326                                 |     1|
|1094  |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_327                                  |     1|
|1095  |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_328                          |     2|
|1096  |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_329                                 |     1|
|1097  |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_330                                  |     1|
|1098  |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_331                          |     2|
|1099  |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_332                                 |     1|
|1100  |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_333                                  |     1|
|1101  |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_334                          |     4|
|1102  |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_335                                 |     1|
|1103  |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_336                                  |     1|
|1104  |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_337                          |     4|
|1105  |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_338                                 |     1|
|1106  |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_339                                  |     1|
|1107  |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_340                          |     4|
|1108  |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_341                                 |     1|
|1109  |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_342                                  |     1|
|1110  |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_343                          |     4|
|1111  |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_344                                 |     1|
|1112  |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                |MB_LUT6_2__parameterized5_345                                  |     1|
|1113  |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_346                          |     2|
|1114  |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDRE                                   |microblaze_v11_0_2_MB_FDRE_347                                 |     1|
|1115  |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_348                                  |     1|
|1116  |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_349                          |     4|
|1117  |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_350                                 |     1|
|1118  |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_351                                  |     1|
|1119  |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_352                          |     4|
|1120  |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_353                                 |     1|
|1121  |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_354                                  |     1|
|1122  |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_355                          |     4|
|1123  |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_356                                 |     1|
|1124  |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_357                                  |     1|
|1125  |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_358                          |     4|
|1126  |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_359                                 |     1|
|1127  |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_360                                  |     1|
|1128  |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_361                          |     4|
|1129  |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_362                                 |     1|
|1130  |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_363                                  |     1|
|1131  |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_364                          |     4|
|1132  |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_365                                 |     1|
|1133  |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_366                                  |     1|
|1134  |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_367                          |     4|
|1135  |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_368                                 |     1|
|1136  |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_369                                  |     1|
|1137  |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_370                          |     4|
|1138  |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_371                                 |     1|
|1139  |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_372                                  |     1|
|1140  |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_373                          |     4|
|1141  |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_374                                 |     1|
|1142  |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_375                                  |     1|
|1143  |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_376                          |     4|
|1144  |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_377                                 |     1|
|1145  |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                |MB_LUT6_2__parameterized5_378                                  |     1|
|1146  |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_379                          |     2|
|1147  |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE                                   |microblaze_v11_0_2_MB_FDRE_380                                 |     1|
|1148  |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_381                                  |     1|
|1149  |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_382                          |     4|
|1150  |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_383                                 |     1|
|1151  |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                               |MB_LUT6_2__parameterized5_384                                  |     1|
|1152  |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                 |microblaze_v11_0_2_MB_MUXCY_XORCY_385                          |     4|
|1153  |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDRE                                  |microblaze_v11_0_2_MB_FDRE_386                                 |     1|
|1154  |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                |MB_LUT6_2__parameterized5_387                                  |     1|
|1155  |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_388                          |     2|
|1156  |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDRE                                   |microblaze_v11_0_2_MB_FDRE_389                                 |     1|
|1157  |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                |MB_LUT6_2__parameterized5_390                                  |     1|
|1158  |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_391                          |     2|
|1159  |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDRE                                   |microblaze_v11_0_2_MB_FDRE_392                                 |     1|
|1160  |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                |MB_LUT6_2__parameterized5_393                                  |     1|
|1161  |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_394                          |     2|
|1162  |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDRE                                   |microblaze_v11_0_2_MB_FDRE_395                                 |     1|
|1163  |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                |MB_LUT6_2__parameterized5_396                                  |     1|
|1164  |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_397                          |     2|
|1165  |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDRE                                   |microblaze_v11_0_2_MB_FDRE_398                                 |     1|
|1166  |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                |MB_LUT6_2__parameterized5_399                                  |     1|
|1167  |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_400                          |     2|
|1168  |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDRE                                   |microblaze_v11_0_2_MB_FDRE_401                                 |     1|
|1169  |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                |MB_LUT6_2__parameterized5_402                                  |     1|
|1170  |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_403                          |     2|
|1171  |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDRE                                   |microblaze_v11_0_2_MB_FDRE_404                                 |     1|
|1172  |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                |MB_LUT6_2__parameterized5_405                                  |     1|
|1173  |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_406                          |     2|
|1174  |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDRE                                   |microblaze_v11_0_2_MB_FDRE_407                                 |     1|
|1175  |              msr_reg_i                                                                       |msr_reg_gti                                                    |    18|
|1176  |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                             |MB_FDR_304                                                     |     3|
|1177  |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                             |MB_FDR_305                                                     |     4|
|1178  |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                             |MB_FDR_306                                                     |     3|
|1179  |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                        |MB_FDR_307                                                     |     1|
|1180  |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                        |MB_FDR_308                                                     |     1|
|1181  |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                        |MB_FDR_309                                                     |     1|
|1182  |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                        |MB_FDR_310                                                     |     1|
|1183  |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                        |MB_FDR_311                                                     |     1|
|1184  |            Decode_I                                                                          |Decode_gti                                                     |  1424|
|1185  |              PC_Module_I                                                                     |PC_Module_gti                                                  |   315|
|1186  |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                    |MB_FDR_209                                                     |     2|
|1187  |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                     |microblaze_v11_0_2_MB_MUXF7_210                                |     2|
|1188  |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                   |MB_FDR_211                                                     |     2|
|1189  |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_212                                |     2|
|1190  |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                   |MB_FDR_213                                                     |     2|
|1191  |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_214                                |     2|
|1192  |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                   |MB_FDR_215                                                     |     2|
|1193  |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_216                                |     2|
|1194  |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                   |MB_FDR_217                                                     |     2|
|1195  |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_218                                |     2|
|1196  |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                   |MB_FDR_219                                                     |     2|
|1197  |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_220                                |     2|
|1198  |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                   |MB_FDR_221                                                     |     2|
|1199  |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_222                                |     2|
|1200  |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                   |MB_FDR_223                                                     |     2|
|1201  |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_224                                |     2|
|1202  |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                   |MB_FDR_225                                                     |     2|
|1203  |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_226                                |     2|
|1204  |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                   |MB_FDR_227                                                     |     2|
|1205  |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_228                                |     2|
|1206  |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                   |MB_FDR_229                                                     |     2|
|1207  |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_230                                |     2|
|1208  |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                    |MB_FDR_231                                                     |     2|
|1209  |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                     |microblaze_v11_0_2_MB_MUXF7_232                                |     2|
|1210  |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                   |MB_FDR_233                                                     |     2|
|1211  |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_234                                |     2|
|1212  |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                   |MB_FDR_235                                                     |     2|
|1213  |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_236                                |     2|
|1214  |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                   |MB_FDR_237                                                     |     2|
|1215  |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_238                                |     2|
|1216  |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                   |MB_FDR_239                                                     |     2|
|1217  |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_240                                |     2|
|1218  |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                   |MB_FDR_241                                                     |     2|
|1219  |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_242                                |     2|
|1220  |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                   |MB_FDR_243                                                     |     2|
|1221  |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_244                                |     2|
|1222  |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                   |MB_FDR_245                                                     |     2|
|1223  |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_246                                |     2|
|1224  |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                   |MB_FDR_247                                                     |     2|
|1225  |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_248                                |     2|
|1226  |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                   |MB_FDR_249                                                     |     2|
|1227  |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_250                                |     2|
|1228  |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                   |MB_FDR_251                                                     |     2|
|1229  |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_252                                |     2|
|1230  |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                    |MB_FDR_253                                                     |     2|
|1231  |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                     |microblaze_v11_0_2_MB_MUXF7_254                                |     2|
|1232  |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                   |MB_FDR_255                                                     |     2|
|1233  |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_256                                |     2|
|1234  |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                   |MB_FDR_257                                                     |     2|
|1235  |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                    |microblaze_v11_0_2_MB_MUXF7_258                                |     2|
|1236  |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                    |MB_FDR_259                                                     |     2|
|1237  |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                     |microblaze_v11_0_2_MB_MUXF7_260                                |     2|
|1238  |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                    |MB_FDR_261                                                     |     2|
|1239  |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                     |microblaze_v11_0_2_MB_MUXF7_262                                |     2|
|1240  |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                    |MB_FDR_263                                                     |     2|
|1241  |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                     |microblaze_v11_0_2_MB_MUXF7_264                                |     2|
|1242  |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                    |MB_FDR_265                                                     |     2|
|1243  |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                     |microblaze_v11_0_2_MB_MUXF7_266                                |     2|
|1244  |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                    |MB_FDR_267                                                     |     2|
|1245  |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                     |microblaze_v11_0_2_MB_MUXF7_268                                |     2|
|1246  |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                    |MB_FDR_269                                                     |     2|
|1247  |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                     |microblaze_v11_0_2_MB_MUXF7_270                                |     2|
|1248  |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                    |MB_FDR_271                                                     |     2|
|1249  |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                     |microblaze_v11_0_2_MB_MUXF7_272                                |     2|
|1250  |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                            |microblaze_v11_0_2_MB_MUXCY_XORCY                              |     1|
|1251  |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_273                          |     2|
|1252  |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_274                          |     2|
|1253  |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_275                          |     2|
|1254  |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_276                          |     2|
|1255  |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_277                          |     2|
|1256  |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_278                          |     2|
|1257  |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_279                          |     2|
|1258  |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_280                          |     2|
|1259  |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_281                          |     2|
|1260  |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_282                          |     2|
|1261  |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                            |microblaze_v11_0_2_MB_MUXCY_XORCY_283                          |     2|
|1262  |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_284                          |     2|
|1263  |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_285                          |     2|
|1264  |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_286                          |     2|
|1265  |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_287                          |     2|
|1266  |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_288                          |     2|
|1267  |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_289                          |     2|
|1268  |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_290                          |     2|
|1269  |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_291                          |     2|
|1270  |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_292                          |     2|
|1271  |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                           |microblaze_v11_0_2_MB_MUXCY_XORCY_293                          |     2|
|1272  |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                            |microblaze_v11_0_2_MB_MUXCY_XORCY_294                          |     2|
|1273  |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                            |microblaze_v11_0_2_MB_MUXCY_XORCY_295                          |     2|
|1274  |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                            |microblaze_v11_0_2_MB_MUXCY_XORCY_296                          |     2|
|1275  |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                            |microblaze_v11_0_2_MB_MUXCY_XORCY_297                          |     2|
|1276  |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                            |microblaze_v11_0_2_MB_MUXCY_XORCY_298                          |     2|
|1277  |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                            |microblaze_v11_0_2_MB_MUXCY_XORCY_299                          |     2|
|1278  |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                            |microblaze_v11_0_2_MB_MUXCY_XORCY_300                          |     2|
|1279  |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                            |microblaze_v11_0_2_MB_MUXCY_XORCY_301                          |     2|
|1280  |              PreFetch_Buffer_I1                                                              |PreFetch_Buffer_gti                                            |   507|
|1281  |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                           |MB_FDR_115                                                     |     1|
|1282  |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                       |microblaze_v11_0_2_MB_LUT6                                     |     1|
|1283  |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                           |MB_FDR_116                                                     |     7|
|1284  |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                       |microblaze_v11_0_2_MB_LUT6_117                                 |     1|
|1285  |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                           |MB_FDR_118                                                     |     1|
|1286  |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                       |microblaze_v11_0_2_MB_LUT6_119                                 |     1|
|1287  |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                           |MB_FDR_120                                                     |    43|
|1288  |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                       |microblaze_v11_0_2_MB_LUT6_121                                 |     1|
|1289  |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6              |microblaze_v11_0_2_MB_LUT6__parameterized0                     |     1|
|1290  |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7                                    |     1|
|1291  |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                    |MB_FDR_122                                                     |     4|
|1292  |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                  |microblaze_v11_0_2_MB_MUXF7_123                                |     2|
|1293  |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                   |MB_FDR_124                                                     |     4|
|1294  |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_125                                |     1|
|1295  |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                   |MB_FDR_126                                                     |     2|
|1296  |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_127                                |     1|
|1297  |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                   |MB_FDR_128                                                     |     1|
|1298  |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_129                                |     1|
|1299  |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                   |MB_FDR_130                                                     |     1|
|1300  |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_131                                |     1|
|1301  |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                   |MB_FDR_132                                                     |     2|
|1302  |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_133                                |     1|
|1303  |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                   |MB_FDR_134                                                     |     1|
|1304  |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_135                                |     1|
|1305  |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                   |MB_FDR_136                                                     |     1|
|1306  |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_137                                |     1|
|1307  |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                   |MB_FDR_138                                                     |     2|
|1308  |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_139                                |     1|
|1309  |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                   |MB_FDR_140                                                     |     1|
|1310  |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_141                                |     1|
|1311  |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                   |MB_FDR_142                                                     |     1|
|1312  |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_143                                |     1|
|1313  |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                    |MB_FDR_144                                                     |    55|
|1314  |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                  |microblaze_v11_0_2_MB_MUXF7_145                                |     1|
|1315  |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                   |MB_FDR_146                                                     |     3|
|1316  |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_147                                |     1|
|1317  |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                   |MB_FDR_148                                                     |     2|
|1318  |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_149                                |     1|
|1319  |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                   |MB_FDR_150                                                     |     2|
|1320  |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_151                                |     1|
|1321  |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                   |MB_FDR_152                                                     |     1|
|1322  |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_153                                |     1|
|1323  |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                   |MB_FDR_154                                                     |     2|
|1324  |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_155                                |     1|
|1325  |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                   |MB_FDR_156                                                     |     1|
|1326  |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_157                                |     1|
|1327  |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                   |MB_FDR_158                                                     |     2|
|1328  |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_159                                |     1|
|1329  |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                   |MB_FDR_160                                                     |     4|
|1330  |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_161                                |     1|
|1331  |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                   |MB_FDR_162                                                     |     2|
|1332  |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_163                                |     1|
|1333  |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                   |MB_FDR_164                                                     |     1|
|1334  |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_165                                |     1|
|1335  |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                    |MB_FDR_166                                                     |     5|
|1336  |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                  |microblaze_v11_0_2_MB_MUXF7_167                                |     1|
|1337  |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                   |MB_FDR_168                                                     |     2|
|1338  |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_169                                |     1|
|1339  |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                   |MB_FDR_170                                                     |     1|
|1340  |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_171                                |     1|
|1341  |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                   |MB_FDR_172                                                     |     4|
|1342  |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_173                                |     1|
|1343  |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                   |MB_FDR_174                                                     |    38|
|1344  |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_175                                |     1|
|1345  |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                   |MB_FDR_176                                                     |     1|
|1346  |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_177                                |     1|
|1347  |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                   |MB_FDR_178                                                     |     1|
|1348  |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_179                                |     1|
|1349  |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                   |MB_FDR_180                                                     |     1|
|1350  |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_181                                |     1|
|1351  |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                   |MB_FDR_182                                                     |     4|
|1352  |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_183                                |     1|
|1353  |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                   |MB_FDR_184                                                     |    38|
|1354  |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_185                                |     1|
|1355  |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                   |MB_FDR_186                                                     |     1|
|1356  |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_187                                |     1|
|1357  |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                    |MB_FDR_188                                                     |    13|
|1358  |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                  |microblaze_v11_0_2_MB_MUXF7_189                                |     1|
|1359  |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                   |MB_FDR_190                                                     |     1|
|1360  |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_191                                |     1|
|1361  |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                   |MB_FDR_192                                                     |     1|
|1362  |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_193                                |     1|
|1363  |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                   |MB_FDR_194                                                     |     4|
|1364  |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                 |microblaze_v11_0_2_MB_MUXF7_195                                |     1|
|1365  |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                    |MB_FDR_196                                                     |    51|
|1366  |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                  |microblaze_v11_0_2_MB_MUXF7_197                                |     1|
|1367  |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                    |MB_FDR_198                                                     |     4|
|1368  |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                  |microblaze_v11_0_2_MB_MUXF7_199                                |     1|
|1369  |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                    |MB_FDR_200                                                     |    38|
|1370  |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                  |microblaze_v11_0_2_MB_MUXF7_201                                |     1|
|1371  |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                    |MB_FDR_202                                                     |     2|
|1372  |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                  |microblaze_v11_0_2_MB_MUXF7_203                                |     1|
|1373  |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                    |MB_FDR_204                                                     |     2|
|1374  |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                  |microblaze_v11_0_2_MB_MUXF7_205                                |     1|
|1375  |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                    |MB_FDR_206                                                     |     1|
|1376  |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                  |microblaze_v11_0_2_MB_MUXF7_207                                |     1|
|1377  |                Last_Sel_DFF                                                                  |MB_FDS                                                         |    44|
|1378  |                Mux_Select_Empty_LUT6                                                         |microblaze_v11_0_2_MB_LUT6__parameterized1                     |     1|
|1379  |                Mux_Select_OF_Valid_LUT6                                                      |microblaze_v11_0_2_MB_LUT6__parameterized2                     |     2|
|1380  |                OF_Valid_DFF                                                                  |MB_FDR_208                                                     |     6|
|1381  |              \Use_MuxCy[10].OF_Piperun_Stage                                                 |microblaze_v11_0_2_carry_and                                   |     1|
|1382  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_114                                |     1|
|1383  |              \Use_MuxCy[11].OF_Piperun_Stage                                                 |microblaze_v11_0_2_carry_and_59                                |     7|
|1384  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_113                                |     7|
|1385  |              \Use_MuxCy[1].OF_Piperun_Stage                                                  |microblaze_v11_0_2_carry_and_60                                |     1|
|1386  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_112                                |     1|
|1387  |              \Use_MuxCy[2].OF_Piperun_Stage                                                  |microblaze_v11_0_2_carry_and_61                                |     2|
|1388  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_111                                |     2|
|1389  |              \Use_MuxCy[3].OF_Piperun_Stage                                                  |microblaze_v11_0_2_carry_and_62                                |     9|
|1390  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_110                                |     9|
|1391  |              \Use_MuxCy[4].OF_Piperun_Stage                                                  |microblaze_v11_0_2_carry_and_63                                |     1|
|1392  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_109                                |     1|
|1393  |              \Use_MuxCy[5].OF_Piperun_Stage                                                  |microblaze_v11_0_2_carry_and_64                                |     1|
|1394  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_108                                |     1|
|1395  |              \Use_MuxCy[6].OF_Piperun_Stage                                                  |microblaze_v11_0_2_carry_and_65                                |     1|
|1396  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_107                                |     1|
|1397  |              \Use_MuxCy[7].OF_Piperun_Stage                                                  |microblaze_v11_0_2_carry_and_66                                |     1|
|1398  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_106                                |     1|
|1399  |              \Use_MuxCy[8].OF_Piperun_Stage                                                  |microblaze_v11_0_2_carry_and_67                                |     1|
|1400  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_105                                |     1|
|1401  |              \Use_MuxCy[9].OF_Piperun_Stage                                                  |microblaze_v11_0_2_carry_and_68                                |     1|
|1402  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_104                                |     1|
|1403  |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE                                     |     3|
|1404  |              \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_69                                  |     3|
|1405  |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_70                                  |     2|
|1406  |              \Using_FPGA_2.ex_byte_access_i_Inst                                             |microblaze_v11_0_2_MB_FDRE_71                                  |    25|
|1407  |              \Using_FPGA_2.ex_doublet_access_i_Inst                                          |microblaze_v11_0_2_MB_FDRE_72                                  |     1|
|1408  |              \Using_FPGA_2.ex_is_load_instr_Inst                                             |microblaze_v11_0_2_MB_FDRE_73                                  |     5|
|1409  |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                              |microblaze_v11_0_2_MB_FDRE_74                                  |     3|
|1410  |              \Using_FPGA_2.ex_is_swx_instr_Inst                                              |microblaze_v11_0_2_MB_FDRE_75                                  |     6|
|1411  |              \Using_FPGA_2.ex_load_store_instr_Inst                                          |microblaze_v11_0_2_MB_FDRE_76                                  |     5|
|1412  |              \Using_FPGA_2.ex_reverse_mem_access_inst                                        |microblaze_v11_0_2_MB_FDRE_77                                  |     1|
|1413  |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                       |microblaze_v11_0_2_MB_FDRE_78                                  |     6|
|1414  |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                        |MB_FDR                                                         |     3|
|1415  |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                               |microblaze_v11_0_2_MB_LUT6__parameterized3                     |     1|
|1416  |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                               |microblaze_v11_0_2_MB_LUT6__parameterized4                     |     2|
|1417  |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                               |microblaze_v11_0_2_MB_LUT6__parameterized3_79                  |     1|
|1418  |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                               |microblaze_v11_0_2_MB_LUT6__parameterized4_80                  |     1|
|1419  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                               |microblaze_v11_0_2_MB_LUT6__parameterized3_81                  |     1|
|1420  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                               |microblaze_v11_0_2_MB_LUT6__parameterized4_82                  |     2|
|1421  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                              |microblaze_v11_0_2_MB_LUT6__parameterized3_83                  |     1|
|1422  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                              |microblaze_v11_0_2_MB_LUT6__parameterized4_84                  |     2|
|1423  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                              |microblaze_v11_0_2_MB_LUT6__parameterized3_85                  |     1|
|1424  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                              |microblaze_v11_0_2_MB_LUT6__parameterized4_86                  |     1|
|1425  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                              |microblaze_v11_0_2_MB_LUT6__parameterized3_87                  |     1|
|1426  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                              |microblaze_v11_0_2_MB_LUT6__parameterized4_88                  |     2|
|1427  |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                               |microblaze_v11_0_2_carry_and_89                                |     1|
|1428  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_103                                |     1|
|1429  |              if_pc_incr_carry_and_0                                                          |microblaze_v11_0_2_carry_and_90                                |     2|
|1430  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_102                                |     2|
|1431  |              if_pc_incr_carry_and_3                                                          |microblaze_v11_0_2_carry_and_91                                |     1|
|1432  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_101                                |     1|
|1433  |              jump_logic_I1                                                                   |jump_logic                                                     |    61|
|1434  |                MUXCY_JUMP_CARRY                                                              |microblaze_v11_0_2_MB_MUXCY_95                                 |     1|
|1435  |                MUXCY_JUMP_CARRY2                                                             |microblaze_v11_0_2_MB_MUXCY_96                                 |     3|
|1436  |                MUXCY_JUMP_CARRY3                                                             |microblaze_v11_0_2_MB_MUXCY_97                                 |     2|
|1437  |                MUXCY_JUMP_CARRY4                                                             |microblaze_v11_0_2_MB_MUXCY_98                                 |     1|
|1438  |                MUXCY_JUMP_CARRY5                                                             |microblaze_v11_0_2_MB_MUXCY_99                                 |     1|
|1439  |                MUXCY_JUMP_CARRY6                                                             |microblaze_v11_0_2_MB_MUXCY_100                                |    42|
|1440  |              mem_PipeRun_carry_and                                                           |microblaze_v11_0_2_carry_and_92                                |     8|
|1441  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_94                                 |     8|
|1442  |              mem_wait_on_ready_N_carry_or                                                    |microblaze_v11_0_2_carry_or                                    |     2|
|1443  |                MUXCY_I                                                                       |microblaze_v11_0_2_MB_MUXCY_93                                 |     2|
|1444  |            \Use_DBUS.DAXI_Interface_I1                                                       |DAXI_interface                                                 |   105|
|1445  |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                         |MB_AND2B1L                                                     |     1|
|1446  |            \Use_Debug_Logic.Master_Core.Debug_Perf                                           |Debug                                                          |   412|
|1447  |              \Serial_Dbg_Intf.SRL16E_1                                                       |microblaze_v11_0_2_MB_SRL16E                                   |     1|
|1448  |              \Serial_Dbg_Intf.SRL16E_2                                                       |microblaze_v11_0_2_MB_SRL16E__parameterized0                   |     1|
|1449  |              \Serial_Dbg_Intf.SRL16E_3                                                       |microblaze_v11_0_2_MB_SRL16E__parameterized3                   |     1|
|1450  |              \Serial_Dbg_Intf.SRL16E_4                                                       |microblaze_v11_0_2_MB_SRL16E__parameterized4                   |     6|
|1451  |              \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                          |microblaze_v11_0_2_MB_SRL16E__parameterized0_18                |     1|
|1452  |              \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                          |microblaze_v11_0_2_MB_SRL16E__parameterized0_19                |     1|
|1453  |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                          |microblaze_v11_0_2_MB_SRL16E__parameterized1                   |     1|
|1454  |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                          |microblaze_v11_0_2_MB_SRL16E__parameterized2                   |     3|
|1455  |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                          |microblaze_v11_0_2_MB_SRL16E__parameterized0_20                |     1|
|1456  |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                          |microblaze_v11_0_2_MB_SRL16E__parameterized0_21                |     1|
|1457  |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                          |microblaze_v11_0_2_MB_SRL16E__parameterized1_22                |     1|
|1458  |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                          |microblaze_v11_0_2_MB_SRL16E__parameterized2_23                |     2|
|1459  |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                          |microblaze_v11_0_2_MB_SRL16E__parameterized0_24                |     1|
|1460  |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                          |microblaze_v11_0_2_MB_SRL16E__parameterized0_25                |     1|
|1461  |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                               |mb_sync_bit__parameterized4                                    |     1|
|1462  |              \Serial_Dbg_Intf.sync_dbg_hit                                                   |mb_sync_vec                                                    |     2|
|1463  |                \sync_bits[0].sync_bit                                                        |mb_sync_bit__parameterized4_58                                 |     2|
|1464  |              \Serial_Dbg_Intf.sync_dbg_wakeup                                                |mb_sync_bit__parameterized1_26                                 |     2|
|1465  |              \Serial_Dbg_Intf.sync_pause                                                     |mb_sync_bit__parameterized4_27                                 |     1|
|1466  |              \Serial_Dbg_Intf.sync_running_clock                                             |mb_sync_bit__parameterized4_28                                 |     1|
|1467  |              \Serial_Dbg_Intf.sync_sample                                                    |mb_sync_vec__parameterized1                                    |    30|
|1468  |                \sync_bits[0].sync_bit                                                        |mb_sync_bit_48                                                 |     3|
|1469  |                \sync_bits[1].sync_bit                                                        |mb_sync_bit_49                                                 |     3|
|1470  |                \sync_bits[2].sync_bit                                                        |mb_sync_bit_50                                                 |     3|
|1471  |                \sync_bits[3].sync_bit                                                        |mb_sync_bit_51                                                 |     3|
|1472  |                \sync_bits[4].sync_bit                                                        |mb_sync_bit_52                                                 |     3|
|1473  |                \sync_bits[5].sync_bit                                                        |mb_sync_bit_53                                                 |     5|
|1474  |                \sync_bits[6].sync_bit                                                        |mb_sync_bit_54                                                 |     3|
|1475  |                \sync_bits[7].sync_bit                                                        |mb_sync_bit_55                                                 |     3|
|1476  |                \sync_bits[8].sync_bit                                                        |mb_sync_bit_56                                                 |     2|
|1477  |                \sync_bits[9].sync_bit                                                        |mb_sync_bit_57                                                 |     2|
|1478  |              \Serial_Dbg_Intf.sync_sleep                                                     |mb_sync_bit__parameterized4_29                                 |     1|
|1479  |              \Serial_Dbg_Intf.sync_stop_CPU                                                  |mb_sync_bit__parameterized4_30                                 |     1|
|1480  |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I           |address_hit                                                    |    23|
|1481  |                \Compare[0].MUXCY_I                                                           |microblaze_v11_0_2_MB_MUXCY                                    |     1|
|1482  |                \Compare[0].SRLC16E_I                                                         |MB_SRLC16E                                                     |     4|
|1483  |                \Compare[1].MUXCY_I                                                           |microblaze_v11_0_2_MB_MUXCY_33                                 |     1|
|1484  |                \Compare[1].SRLC16E_I                                                         |MB_SRLC16E_34                                                  |     1|
|1485  |                \Compare[2].MUXCY_I                                                           |microblaze_v11_0_2_MB_MUXCY_35                                 |     1|
|1486  |                \Compare[2].SRLC16E_I                                                         |MB_SRLC16E_36                                                  |     1|
|1487  |                \Compare[3].MUXCY_I                                                           |microblaze_v11_0_2_MB_MUXCY_37                                 |     1|
|1488  |                \Compare[3].SRLC16E_I                                                         |MB_SRLC16E_38                                                  |     1|
|1489  |                \Compare[4].MUXCY_I                                                           |microblaze_v11_0_2_MB_MUXCY_39                                 |     1|
|1490  |                \Compare[4].SRLC16E_I                                                         |MB_SRLC16E_40                                                  |     1|
|1491  |                \Compare[5].MUXCY_I                                                           |microblaze_v11_0_2_MB_MUXCY_41                                 |     1|
|1492  |                \Compare[5].SRLC16E_I                                                         |MB_SRLC16E_42                                                  |     1|
|1493  |                \Compare[6].MUXCY_I                                                           |microblaze_v11_0_2_MB_MUXCY_43                                 |     1|
|1494  |                \Compare[6].SRLC16E_I                                                         |MB_SRLC16E_44                                                  |     1|
|1495  |                \Compare[7].MUXCY_I                                                           |microblaze_v11_0_2_MB_MUXCY_45                                 |     1|
|1496  |                \Compare[7].SRLC16E_I                                                         |MB_SRLC16E_46                                                  |     1|
|1497  |                \The_First_BreakPoints.MUXCY_Post                                             |microblaze_v11_0_2_MB_MUXCY_47                                 |     4|
|1498  |              sync_trig_ack_in_0                                                              |mb_sync_bit__parameterized1_31                                 |     2|
|1499  |              sync_trig_out_0                                                                 |mb_sync_bit__parameterized1_32                                 |     4|
|1500  |            instr_mux_I                                                                       |instr_mux                                                      |    18|
|1501  |              \Mux_LD.LD_inst                                                                 |mux_bus                                                        |    18|
|1502  |                \Mux_Loop[0].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized3                                      |     3|
|1503  |                \Mux_Loop[10].I_MUX_LUT6                                                      |MB_LUT6_2__parameterized3_3                                    |     1|
|1504  |                \Mux_Loop[11].I_MUX_LUT6                                                      |MB_LUT6_2__parameterized3_4                                    |     1|
|1505  |                \Mux_Loop[12].I_MUX_LUT6                                                      |MB_LUT6_2__parameterized3_5                                    |     1|
|1506  |                \Mux_Loop[13].I_MUX_LUT6                                                      |MB_LUT6_2__parameterized3_6                                    |     1|
|1507  |                \Mux_Loop[14].I_MUX_LUT6                                                      |MB_LUT6_2__parameterized3_7                                    |     1|
|1508  |                \Mux_Loop[15].I_MUX_LUT6                                                      |MB_LUT6_2__parameterized3_8                                    |     1|
|1509  |                \Mux_Loop[1].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized3_9                                    |     1|
|1510  |                \Mux_Loop[2].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized3_10                                   |     1|
|1511  |                \Mux_Loop[3].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized3_11                                   |     1|
|1512  |                \Mux_Loop[4].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized3_12                                   |     1|
|1513  |                \Mux_Loop[5].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized3_13                                   |     1|
|1514  |                \Mux_Loop[6].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized3_14                                   |     1|
|1515  |                \Mux_Loop[7].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized3_15                                   |     1|
|1516  |                \Mux_Loop[8].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized3_16                                   |     1|
|1517  |                \Mux_Loop[9].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized3_17                                   |     1|
|1518  |          Reset_DFF                                                                           |mb_sync_bit                                                    |     2|
|1519  |          \Using_Async_Interrupt.Interrupt_DFF                                                |mb_sync_bit__parameterized1                                    |     1|
|1520  |          \Using_Async_Wakeup_0.Wakeup_DFF                                                    |mb_sync_bit_1                                                  |     2|
|1521  |          \Using_Async_Wakeup_1.Wakeup_DFF                                                    |mb_sync_bit_2                                                  |     2|
|1522  |    microblaze_0_axi_periph                                                                   |mb_sys_microblaze_0_axi_periph_0                               |   427|
|1523  |      xbar                                                                                    |mb_sys_xbar_0                                                  |   427|
|1524  |        inst                                                                                  |axi_crossbar_v2_1_21_axi_crossbar                              |   427|
|1525  |          \gen_sasd.crossbar_sasd_0                                                           |axi_crossbar_v2_1_21_crossbar_sasd                             |   427|
|1526  |            addr_arbiter_inst                                                                 |axi_crossbar_v2_1_21_addr_arbiter_sasd                         |   161|
|1527  |            \gen_decerr.decerr_slave_inst                                                     |axi_crossbar_v2_1_21_decerr_slave                              |    12|
|1528  |            reg_slice_r                                                                       |axi_register_slice_v2_1_20_axic_register_slice__parameterized7 |   219|
|1529  |            splitter_ar                                                                       |axi_crossbar_v2_1_21_splitter__parameterized0                  |     6|
|1530  |            splitter_aw                                                                       |axi_crossbar_v2_1_21_splitter                                  |    12|
|1531  |    rst_clk_wiz_0_100M                                                                        |mb_sys_rst_clk_wiz_0_100M_0                                    |    66|
|1532  |      U0                                                                                      |proc_sys_reset                                                 |    66|
|1533  |        EXT_LPF                                                                               |lpf                                                            |    23|
|1534  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync                                                       |     6|
|1535  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_0                                                     |     6|
|1536  |        SEQ                                                                                   |sequence_psr                                                   |    38|
|1537  |          SEQ_COUNTER                                                                         |upcnt_n                                                        |    13|
|1538  |    util_vector_logic_0                                                                       |mb_sys_util_vector_logic_0_0                                   |     1|
|1539  |    microblaze_0_local_memory                                                                 |microblaze_0_local_memory_imp_10XMFLT                          |   258|
|1540  |      dlmb_bram_if_cntlr                                                                      |mb_sys_dlmb_bram_if_cntlr_0                                    |     8|
|1541  |        U0                                                                                    |lmb_bram_if_cntlr                                              |     8|
|1542  |      dlmb_v10                                                                                |mb_sys_dlmb_v10_0                                              |     1|
|1543  |        U0                                                                                    |lmb_v10                                                        |     1|
|1544  |      ilmb_bram_if_cntlr                                                                      |mb_sys_ilmb_bram_if_cntlr_0                                    |     7|
|1545  |        U0                                                                                    |lmb_bram_if_cntlr__parameterized1                              |     7|
|1546  |      ilmb_v10                                                                                |mb_sys_ilmb_v10_0                                              |     1|
|1547  |        U0                                                                                    |lmb_v10__1                                                     |     1|
|1548  |      lmb_bram                                                                                |mb_sys_lmb_bram_0                                              |   241|
|1549  |        U0                                                                                    |blk_mem_gen_v8_4_4                                             |   241|
|1550  |          inst_blk_mem_gen                                                                    |blk_mem_gen_v8_4_4_synth                                       |   241|
|1551  |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                            |blk_mem_gen_v8_4_4_blk_mem_gen_top                             |   241|
|1552  |              \valid.cstr                                                                     |blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr                    |   241|
|1553  |                \has_mux_a.A                                                                  |blk_mem_gen_v8_4_4_blk_mem_gen_mux                             |    33|
|1554  |                \has_mux_b.B                                                                  |blk_mem_gen_v8_4_4_blk_mem_gen_mux__parameterized0             |    34|
|1555  |                \ramloop[0].ram.r                                                             |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width                      |     2|
|1556  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper                    |     2|
|1557  |                \ramloop[10].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized9      |     2|
|1558  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized9    |     2|
|1559  |                \ramloop[11].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized10     |     2|
|1560  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized10   |     2|
|1561  |                \ramloop[12].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized11     |     2|
|1562  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized11   |     2|
|1563  |                \ramloop[13].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized12     |     2|
|1564  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized12   |     2|
|1565  |                \ramloop[14].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized13     |     2|
|1566  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized13   |     2|
|1567  |                \ramloop[15].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized14     |     2|
|1568  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized14   |     2|
|1569  |                \ramloop[16].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized15     |     2|
|1570  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized15   |     2|
|1571  |                \ramloop[17].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized16     |     2|
|1572  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized16   |     2|
|1573  |                \ramloop[18].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized17     |     2|
|1574  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized17   |     2|
|1575  |                \ramloop[19].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized18     |     2|
|1576  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized18   |     2|
|1577  |                \ramloop[1].ram.r                                                             |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0      |     2|
|1578  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0    |     2|
|1579  |                \ramloop[20].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized19     |     2|
|1580  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized19   |     2|
|1581  |                \ramloop[21].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized20     |     2|
|1582  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized20   |     2|
|1583  |                \ramloop[22].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized21     |     2|
|1584  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized21   |     2|
|1585  |                \ramloop[23].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized22     |     2|
|1586  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized22   |     2|
|1587  |                \ramloop[24].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized23     |     2|
|1588  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized23   |     2|
|1589  |                \ramloop[25].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized24     |     2|
|1590  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized24   |     2|
|1591  |                \ramloop[26].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized25     |     2|
|1592  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized25   |     2|
|1593  |                \ramloop[27].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized26     |     2|
|1594  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized26   |     2|
|1595  |                \ramloop[28].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized27     |     2|
|1596  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized27   |     2|
|1597  |                \ramloop[29].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized28     |     2|
|1598  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized28   |     2|
|1599  |                \ramloop[2].ram.r                                                             |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1      |     2|
|1600  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1    |     2|
|1601  |                \ramloop[30].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized29     |     2|
|1602  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized29   |     2|
|1603  |                \ramloop[31].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized30     |     2|
|1604  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized30   |     2|
|1605  |                \ramloop[32].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized31     |     2|
|1606  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized31   |     2|
|1607  |                \ramloop[33].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized32     |     2|
|1608  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized32   |     2|
|1609  |                \ramloop[34].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized33     |     2|
|1610  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized33   |     2|
|1611  |                \ramloop[35].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized34     |     2|
|1612  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized34   |     2|
|1613  |                \ramloop[36].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized35     |     2|
|1614  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized35   |     2|
|1615  |                \ramloop[37].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized36     |     2|
|1616  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized36   |     2|
|1617  |                \ramloop[38].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized37     |     2|
|1618  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized37   |     2|
|1619  |                \ramloop[39].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized38     |     2|
|1620  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized38   |     2|
|1621  |                \ramloop[3].ram.r                                                             |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2      |     2|
|1622  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2    |     2|
|1623  |                \ramloop[40].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized39     |     2|
|1624  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized39   |     2|
|1625  |                \ramloop[41].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized40     |     2|
|1626  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized40   |     2|
|1627  |                \ramloop[42].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized41     |     2|
|1628  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized41   |     2|
|1629  |                \ramloop[43].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized42     |     2|
|1630  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized42   |     2|
|1631  |                \ramloop[44].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized43     |     2|
|1632  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized43   |     2|
|1633  |                \ramloop[45].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized44     |     2|
|1634  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized44   |     2|
|1635  |                \ramloop[46].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized45     |     2|
|1636  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized45   |     2|
|1637  |                \ramloop[47].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized46     |     2|
|1638  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized46   |     2|
|1639  |                \ramloop[48].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized47     |     2|
|1640  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized47   |     2|
|1641  |                \ramloop[49].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized48     |     2|
|1642  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized48   |     2|
|1643  |                \ramloop[4].ram.r                                                             |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3      |     2|
|1644  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3    |     2|
|1645  |                \ramloop[50].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized49     |     2|
|1646  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized49   |     2|
|1647  |                \ramloop[51].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized50     |     2|
|1648  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized50   |     2|
|1649  |                \ramloop[52].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized51     |     2|
|1650  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized51   |     2|
|1651  |                \ramloop[53].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized52     |     2|
|1652  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized52   |     2|
|1653  |                \ramloop[54].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized53     |     2|
|1654  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized53   |     2|
|1655  |                \ramloop[55].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized54     |     2|
|1656  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized54   |     2|
|1657  |                \ramloop[56].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized55     |     2|
|1658  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized55   |     2|
|1659  |                \ramloop[57].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized56     |     2|
|1660  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized56   |     2|
|1661  |                \ramloop[58].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized57     |     2|
|1662  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized57   |     2|
|1663  |                \ramloop[59].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized58     |     2|
|1664  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized58   |     2|
|1665  |                \ramloop[5].ram.r                                                             |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4      |     2|
|1666  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized4    |     2|
|1667  |                \ramloop[60].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized59     |     2|
|1668  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized59   |     2|
|1669  |                \ramloop[61].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized60     |     2|
|1670  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized60   |     2|
|1671  |                \ramloop[62].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized61     |    44|
|1672  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized61   |    30|
|1673  |                \ramloop[63].ram.r                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized62     |     6|
|1674  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized62   |     2|
|1675  |                \ramloop[6].ram.r                                                             |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized5      |     2|
|1676  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized5    |     2|
|1677  |                \ramloop[7].ram.r                                                             |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized6      |     2|
|1678  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized6    |     2|
|1679  |                \ramloop[8].ram.r                                                             |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized7      |     2|
|1680  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized7    |     2|
|1681  |                \ramloop[9].ram.r                                                             |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized8      |     2|
|1682  |                  \prim_noinit.ram                                                            |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized8    |     2|
|1683  |  clk_rst_gen                                                                                 |clk_rst_gen                                                    |    12|
|1684  |    clk_gen                                                                                   |clk_gen                                                        |     7|
|1685  |      inst                                                                                    |clk_gen_clk_wiz                                                |     7|
|1686  |    rst_100_gen                                                                               |sync_rst_gen                                                   |     5|
|1687  |  uart_rx                                                                                     |uart_rx                                                        |    88|
|1688  |  uart_tx                                                                                     |uart_tx                                                        |    72|
+------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:21 ; elapsed = 00:04:00 . Memory (MB): peak = 1953.223 ; gain = 1083.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:03:41 . Memory (MB): peak = 1953.223 ; gain = 1083.953
Synthesis Optimization Complete : Time (s): cpu = 00:03:21 ; elapsed = 00:04:00 . Memory (MB): peak = 1953.223 ; gain = 1083.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.525 . Memory (MB): peak = 1953.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2521 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_temp UUID: ac7ddb11-3644-50bd-a398-8dcf608e1e8d 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1953.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1524 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 940 instances
  CFGLUT5 => SRLC32E: 76 instances
  FD => FDRE: 8 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 318 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 22 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1216 Infos, 306 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:35 ; elapsed = 00:04:16 . Memory (MB): peak = 1953.223 ; gain = 1465.410
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1953.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul  8 16:55:42 2023...
[Sat Jul  8 16:55:44 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:31 . Memory (MB): peak = 517.926 ; gain = 0.000
# source $tclDir/exportPlatform.tcl
## set topName [get_property top [current_fileset]] 
## puts "__________| Vivido Project Top Hierarchy Module Name is: $topName |__________"
__________| Vivido Project Top Hierarchy Module Name is: top |__________
## write_hw_platform -fixed -force -file $vitisDir/$topName.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/ZWT/temp/ps_test/map/vitis/top.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/ZWT/temp/ps_test/map/vitis/top.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 588.414 ; gain = 70.488
# source $tclDir/runGenerateBit.tcl
## proc runToGenerateBit {} {
##     launch_runs impl_1 -to_step write_bitstream -jobs 12 
##     wait_on_run impl_1
## }
## set implStatus [get_property status [get_runs impl_1]]
## puts "__________| Implementation Status is:$implStatus |__________"
__________| Implementation Status is:Not started |__________
## if {[string equal $implStatus "write_bitstream Complete!"]} {
##     if {[get_property NEEDS_REFRESH [get_runs impl_1]]} {
##         runToGenerateBit
##     } else { 
##         puts "__________| write_bitstream Complete and Don't need refresh! |__________" 
##     }
## } else {
##     runToGenerateBit 
## }
[Sat Jul  8 16:55:57 2023] Launched impl_1...
Run output will be captured here: D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/runme.log
[Sat Jul  8 16:55:57 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7z035ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z035ffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.465 . Memory (MB): peak = 940.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1908 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/ila_temp/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_temp/inst'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/ila_temp/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_temp/inst'
Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/ila_temp/ila_v6_2/constraints/ila.xdc] for cell 'ila_temp/inst'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/ila_temp/ila_v6_2/constraints/ila.xdc] for cell 'ila_temp/inst'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/mb_sys_axi_gpio_0_0_board.xdc] for cell 'mb_sys/axi_gpio_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/mb_sys_axi_gpio_0_0_board.xdc] for cell 'mb_sys/axi_gpio_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/mb_sys_axi_gpio_0_0.xdc] for cell 'mb_sys/axi_gpio_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_gpio_0_0/mb_sys_axi_gpio_0_0.xdc] for cell 'mb_sys/axi_gpio_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/mb_sys_axi_intc_0_0.xdc] for cell 'mb_sys/axi_intc_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/mb_sys_axi_intc_0_0.xdc] for cell 'mb_sys/axi_intc_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0_board.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0_board.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/mb_sys_axi_uartlite_0_0_board.xdc] for cell 'mb_sys/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/mb_sys_axi_uartlite_0_0_board.xdc] for cell 'mb_sys/axi_uartlite_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/mb_sys_axi_uartlite_0_0.xdc] for cell 'mb_sys/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_uartlite_0_0/mb_sys_axi_uartlite_0_0.xdc] for cell 'mb_sys/axi_uartlite_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_mdm_1_0/mb_sys_mdm_1_0.xdc] for cell 'mb_sys/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_mdm_1_0/mb_sys_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.148 ; gain = 627.977
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_mdm_1_0/mb_sys_mdm_1_0.xdc] for cell 'mb_sys/mdm_1/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_microblaze_0_0/mb_sys_microblaze_0_0.xdc] for cell 'mb_sys/microblaze_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_microblaze_0_0/mb_sys_microblaze_0_0.xdc] for cell 'mb_sys/microblaze_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_dlmb_v10_0/mb_sys_dlmb_v10_0.xdc] for cell 'mb_sys/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_dlmb_v10_0/mb_sys_dlmb_v10_0.xdc] for cell 'mb_sys/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_ilmb_v10_0/mb_sys_ilmb_v10_0.xdc] for cell 'mb_sys/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_ilmb_v10_0/mb_sys_ilmb_v10_0.xdc] for cell 'mb_sys/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/mb_sys_rst_clk_wiz_0_100M_0_board.xdc] for cell 'mb_sys/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/mb_sys_rst_clk_wiz_0_100M_0_board.xdc] for cell 'mb_sys/rst_clk_wiz_0_100M/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/mb_sys_rst_clk_wiz_0_100M_0.xdc] for cell 'mb_sys/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_rst_clk_wiz_0_100M_0/mb_sys_rst_clk_wiz_0_100M_0.xdc] for cell 'mb_sys/rst_clk_wiz_0_100M/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0.xdc] for cell 'zynq/processing_system7_0/inst'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0.xdc] for cell 'zynq/processing_system7_0/inst'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/zynq_proc_sys_reset_0_0_board.xdc] for cell 'zynq/ps_to_pl/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/zynq_proc_sys_reset_0_0_board.xdc] for cell 'zynq/ps_to_pl/proc_sys_reset_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/zynq_proc_sys_reset_0_0.xdc] for cell 'zynq/ps_to_pl/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/zynq/ip/zynq_proc_sys_reset_0_0/zynq_proc_sys_reset_0_0.xdc] for cell 'zynq/ps_to_pl/proc_sys_reset_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_rst_gen/clk_gen/inst'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_rst_gen/clk_gen/inst'
Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen.xdc] for cell 'clk_rst_gen/clk_gen/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen.xdc:57]
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/ip/clk_gen/clk_gen.xdc] for cell 'clk_rst_gen/clk_gen/inst'
Parsing XDC File [D:/ZWT/temp/ps_test/src/constrs/physical.xdc]
Finished Parsing XDC File [D:/ZWT/temp/ps_test/src/constrs/physical.xdc]
Parsing XDC File [D:/ZWT/temp/ps_test/src/constrs/timing.xdc]
WARNING: [Constraints 18-619] A clock with name 'ext_clk_in' already exists, overwriting the previous clock with the same name. [D:/ZWT/temp/ps_test/src/constrs/timing.xdc:1]
Finished Parsing XDC File [D:/ZWT/temp/ps_test/src/constrs/timing.xdc]
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/mb_sys_axi_intc_0_0_clocks.xdc] for cell 'mb_sys/axi_intc_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_intc_0_0/mb_sys_axi_intc_0_0_clocks.xdc] for cell 'mb_sys/axi_intc_0/U0'
Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_axi_quad_spi_0_0/mb_sys_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_sys/axi_quad_spi_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/ZWT/temp/ps_test/src/bd/mb_sys/ip/mb_sys_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1760.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1074 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 940 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 22 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

10 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1760.148 ; gain = 1260.445
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.487 . Memory (MB): peak = 1760.148 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ce12115e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.600 . Memory (MB): peak = 1760.148 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "a7024fb8d88fd5c0".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1952.918 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 173e8ba72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1952.918 ; gain = 44.680

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1da09d144

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1952.918 ; gain = 44.680
INFO: [Opt 31-389] Phase Retarget created 161 cells and removed 289 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 25a8a630c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1952.918 ; gain = 44.680
INFO: [Opt 31-389] Phase Constant propagation created 72 cells and removed 387 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 293246def

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.918 ; gain = 44.680
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1610 cells
INFO: [Opt 31-1021] In phase Sweep, 1013 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 293246def

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.918 ; gain = 44.680
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 293246def

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.918 ; gain = 44.680
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 293246def

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.918 ; gain = 44.680
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             161  |             289  |                                             69  |
|  Constant propagation         |              72  |             387  |                                             52  |
|  Sweep                        |               0  |            1610  |                                           1013  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             62  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1952.918 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 150bb1422

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1952.918 ; gain = 44.680

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.712 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 133 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 266
Ending PowerOpt Patch Enables Task | Checksum: 1bb8a9c24

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.552 . Memory (MB): peak = 2425.953 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1bb8a9c24

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2425.953 ; gain = 473.035

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bb8a9c24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.953 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2425.953 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13afa3740

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2425.953 ; gain = 665.805
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2425.953 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fdf5f432

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2425.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5c7ddbaa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: df325505

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: df325505

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2425.953 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: df325505

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 114bc7472

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 416 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 163 nets or cells. Created 0 new cell, deleted 163 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2425.953 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            163  |                   163  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            163  |                   163  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1e5dc6718

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2425.953 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 18fb58168

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2425.953 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18fb58168

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cc2adf9a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2809a25

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13c4856d6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a67eaaa6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17e2249cd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 148333cd1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 183ec98d3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2425.953 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 183ec98d3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c24ca2bd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c24ca2bd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.583. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12b571384

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2425.953 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12b571384

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12b571384

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12b571384

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2425.953 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: ccd7ebab

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2425.953 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ccd7ebab

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2425.953 ; gain = 0.000
Ending Placer Task | Checksum: 8da922df

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2425.953 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2425.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6a78ee2c ConstDB: 0 ShapeSum: 233034b3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10f050daa

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2425.953 ; gain = 0.000
Post Restoration Checksum: NetGraph: 85416125 NumContArr: 89c3ac85 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10f050daa

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2425.953 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10f050daa

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2440.898 ; gain = 14.945

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10f050daa

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2440.898 ; gain = 14.945
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1410b5f9e

Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2538.043 ; gain = 112.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.495  | TNS=0.000  | WHS=-0.235 | THS=-684.414|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: edb1a331

Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 2538.043 ; gain = 112.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.495  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 12cbe506b

Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 2538.043 ; gain = 112.090
Phase 2 Router Initialization | Checksum: 87cd50a7

Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 2538.043 ; gain = 112.090

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14381
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14381
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e8946e4f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:23 . Memory (MB): peak = 2737.883 ; gain = 311.930

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1291
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.975  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 7f3454c6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 2737.883 ; gain = 311.930
Phase 4 Rip-up And Reroute | Checksum: 7f3454c6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 2737.883 ; gain = 311.930

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 7f3454c6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 2737.883 ; gain = 311.930

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 7f3454c6

Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 2737.883 ; gain = 311.930
Phase 5 Delay and Skew Optimization | Checksum: 7f3454c6

Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 2737.883 ; gain = 311.930

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 126e781ba

Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 2737.883 ; gain = 311.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.987  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 164a19c5f

Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 2737.883 ; gain = 311.930
Phase 6 Post Hold Fix | Checksum: 164a19c5f

Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 2737.883 ; gain = 311.930

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.00666 %
  Global Horizontal Routing Utilization  = 1.2042 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f91255af

Time (s): cpu = 00:01:30 ; elapsed = 00:01:28 . Memory (MB): peak = 2737.883 ; gain = 311.930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f91255af

Time (s): cpu = 00:01:30 ; elapsed = 00:01:29 . Memory (MB): peak = 2737.883 ; gain = 311.930

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a3b2e04d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:30 . Memory (MB): peak = 2737.883 ; gain = 311.930

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.987  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a3b2e04d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:30 . Memory (MB): peak = 2737.883 ; gain = 311.930
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:30 . Memory (MB): peak = 2737.883 ; gain = 311.930

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:31 . Memory (MB): peak = 2737.883 ; gain = 311.930
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2737.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 12 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
118 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 12 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 12 CPUs
INFO: [Memdata 28-167] Found XPM memory block mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_sys/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 12 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila_temp/inst/trig_in_reg, ila_temp/inst/trig_out_ack_reg... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jul  8 17:00:37 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3070.418 ; gain = 332.535
INFO: [Common 17-206] Exiting Vivado at Sat Jul  8 17:00:37 2023...
[Sat Jul  8 17:00:38 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:41 . Memory (MB): peak = 588.414 ; gain = 0.000
# source $tclDir/backupBit.tcl
## proc backupFiles {sourcePath DestPath args} {
##     set files [glob -nocomplain -directory $sourcePath/ *]
##     foreach i_file $files {
##         if {[file isfile $i_file]} {
##             set fileExtName [file extension $i_file] 
##             foreach i_args $args {
##                 if {$fileExtName == $i_args} {
##                     puts "__________| Object File Name is:$i_file |__________" 
##                     file copy -force $i_file $DestPath
##                 }
##             }
##         } 
##     }
## }
## set implStatus [get_property status [get_runs impl_1]]
## puts "__________| Implementation Status is:$implStatus |__________" 
__________| Implementation Status is:write_bitstream Complete! |__________
## if {[string equal $implStatus "write_bitstream Complete!"]} {
##     backupFiles $bitDir $bitBackupDir ".bit" ".ltx" 
##     backupFiles $bitDir $vitisDir ".bit"
## } 
__________| Object File Name is:D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/debug_nets.ltx |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/top.bit |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/top.ltx |__________
__________| Object File Name is:D:/ZWT/temp/ps_test/map/ps_test/ps_test.runs/impl_1/top.bit |__________
# start_gui
update_compile_order -fileset sources_1
