// Seed: 1462611572
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_3, id_4;
  assign module_1.type_35 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    id_22,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output tri id_5,
    output supply1 id_6,
    output tri id_7,
    input supply0 id_8,
    input uwire id_9,
    output uwire id_10,
    output supply0 id_11,
    input wor id_12,
    input wand id_13,
    input wor id_14,
    input tri0 id_15,
    output tri id_16,
    output supply1 id_17,
    input tri0 id_18,
    output wor id_19,
    output tri1 id_20
);
  supply0 id_23 = 1 | 1;
  wire id_24;
  initial id_7 = 1;
  id_25(
      1 == id_1.id_17 - 1
  );
  wire id_26, id_27;
  assign id_16 = 1'b0;
  assign id_11 = -1;
  module_0 modCall_1 (
      id_26,
      id_27
  );
endmodule
