set_property IOSTANDARD LVCMOS33 [get_ports clk_100MHz]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_100MHz]
set_property IOSTANDARD LVCMOS33 [get_ports converted]
set_property IOSTANDARD LVCMOS33 [get_ports data_valid]
set_property IOSTANDARD LVCMOS33 [get_ports en]
set_property IOSTANDARD LVCMOS33 [get_ports rst]
set_property IOSTANDARD LVCMOS33 [get_ports rx]
set_property IOSTANDARD LVCMOS33 [get_ports rx_busy]
set_property IOSTANDARD LVCMOS33 [get_ports start_tx]
set_property IOSTANDARD LVCMOS33 [get_ports tx]
set_property IOSTANDARD LVCMOS33 [get_ports tx_busy]
set_property IOSTANDARD LVCMOS33 [get_ports {challenge_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {challenge_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {challenge_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {challenge_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out_bit[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out_bit[0]}]
set_property PACKAGE_PIN E19 [get_ports {out_bit[1]}]
set_property PACKAGE_PIN U16 [get_ports {out_bit[0]}]
set_property PACKAGE_PIN V13 [get_ports {challenge_out[3]}]
set_property PACKAGE_PIN V14 [get_ports {challenge_out[2]}]
set_property PACKAGE_PIN U14 [get_ports {challenge_out[1]}]
set_property PACKAGE_PIN U15 [get_ports {challenge_out[0]}]
set_property PACKAGE_PIN V17 [get_ports rst]
set_property PACKAGE_PIN V16 [get_ports en]
set_property PACKAGE_PIN W5 [get_ports clk_100MHz]
set_property PACKAGE_PIN L1 [get_ports converted]
set_property PACKAGE_PIN P1 [get_ports data_valid]
set_property PACKAGE_PIN B18 [get_ports rx]
set_property PACKAGE_PIN N3 [get_ports rx_busy]
set_property PACKAGE_PIN A18 [get_ports tx]
set_property PACKAGE_PIN P3 [get_ports tx_busy]
set_property PACKAGE_PIN U3 [get_ports start_tx]

set_property IOSTANDARD LVCMOS33 [get_ports {seed[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seed[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seed[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seed[2]}]
set_property PACKAGE_PIN R2 [get_ports {seed[3]}]
set_property PACKAGE_PIN T1 [get_ports {seed[2]}]
set_property PACKAGE_PIN U1 [get_ports {seed[1]}]
set_property PACKAGE_PIN W2 [get_ports {seed[0]}]

set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets op/ro_inst/ro1/feedback]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets op/ro_inst/ro2/feedback]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets op/ro_inst/ro3/feedback]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets op/ro_inst/ro4/feedback]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets op/ro_inst/ro5/feedback]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets op/ro_inst/ro6/feedback]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets op/ro_inst/ro7/feedback]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets op/ro_inst/ro8/feedback]