%MSG-i configureMessageFacility:  CorePropertySupervisorBase  28-Nov-2018 13:48:45 CST pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 28-Nov-2018 13:48:45 CST  pre-events TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 28-Nov-2018 13:48:45 CST  pre-events TCPConnect.cc:241
Resolving ip mu2edaq06.fnal.gov
%MSG
%MSG-i configureMessageFacility:  RunControlStateMachine  28-Nov-2018 13:48:46 CST pre-events configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"}}
%MSG
%MSG-i configureMessageFacility:  CoreSupervisorBase 28-Nov-2018 13:48:46 CST  pre-events configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"}}
%MSG
%MSG-i configureMessageFacility:  ROCInterface 28-Nov-2018 13:50:23 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCInterface" pattern:"ROCInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i ROC0:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:50:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCInterface.cc [28]	ROCInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:50:23 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [108]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:50:23 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [501]	DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:50:46 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [515]	DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:51:01 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [554]	DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:51:31 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [651]	DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:51:31 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	DTC1 links OK 0xc3
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:53:29 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:53:31 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:53:42 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:53:43 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:53:44 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:53:45 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:54:04 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:54:05 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:54:14 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:54:15 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:54:20 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:54:20 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:55:37 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:55:37 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:55:37 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:55:37 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCInterface 28-Nov-2018 13:55:44 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCInterface" pattern:"ROCInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i ROC0:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:55:44 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCInterface.cc [28]	ROCInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:55:44 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [108]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:55:44 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [501]	DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:56:07 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [515]	DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:56:23 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [554]	DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:56:52 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [651]	DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:56:52 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	DTC1 links OK 0xc3
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:57:22 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  ROCInterface-mu2edaq06-0 28-Nov-2018 13:57:23 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
