Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 27 16:11:47 2022
| Host         : LAPTOP-ANSHANG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rst_debounce/key_out_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 656 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.569     -282.399                    588                 3153        0.064        0.000                      0                 3153        2.633        0.000                       0                  1354  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.371        0.000                      0                 2724        0.064        0.000                      0                 2724       21.239        0.000                       0                  1178  
  clk_out2_cpuclk       94.193        0.000                      0                  301        0.089        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.569     -282.399                    588                  680        0.087        0.000                      0                  680  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk/inst/clk_in1
  To Clock:  clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.661ns  (logic 4.288ns (21.810%)  route 15.373ns (78.190%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 19.840 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.349ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.277    -3.259    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.152    -3.107 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.758    -1.349    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.656     1.307 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.502     2.809    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.933 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         2.456     5.389    decoder/douta[7]
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  decoder/PC[30]_i_12/O
                         net (fo=1, routed)           0.000     5.513    decoder/PC[30]_i_12_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     5.730 r  decoder/PC_reg[30]_i_6/O
                         net (fo=1, routed)           0.810     6.540    decoder/PC_reg[30]_i_6_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.299     6.839 r  decoder/PC[30]_i_4/O
                         net (fo=25, routed)          1.181     8.020    decoder/read_data_1[30]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.144 r  decoder/register[31][31]_i_53/O
                         net (fo=21, routed)          0.975     9.119    decoder/register[31][31]_i_53_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.243 f  decoder/register[31][14]_i_21/O
                         net (fo=3, routed)           0.884    10.127    decoder/register[31][14]_i_21_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.251 f  decoder/register[31][14]_i_17/O
                         net (fo=4, routed)           1.169    11.420    decoder/register_reg[30][8]_1
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.544 f  decoder/register[31][8]_i_11/O
                         net (fo=2, routed)           1.043    12.587    decoder/register[31][8]_i_11_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.711 r  decoder/register[31][7]_i_5/O
                         net (fo=1, routed)           0.670    13.381    ifetch/register_reg[27][1]_11
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.124    13.505 r  ifetch/register[31][7]_i_3/O
                         net (fo=6, routed)           0.952    14.457    ifetch/ALU_Result[7]
    SLICE_X63Y62         LUT4 (Prop_lut4_I3_O)        0.124    14.581 r  ifetch/ram_i_11/O
                         net (fo=15, routed)          3.731    18.312    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y10         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911    18.693    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121    18.814 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.026    19.840    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.261    
                         clock uncertainty           -0.175    19.086    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.403    18.683    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.683    
                         arrival time                         -18.312    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.623ns  (logic 5.655ns (28.819%)  route 13.968ns (71.181%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 19.840 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.349ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.277    -3.259    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.152    -3.107 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.758    -1.349    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.307 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.371     2.678    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.802 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.207     5.009    decoder/douta[3]
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.133 r  decoder/ram_i_401/O
                         net (fo=1, routed)           0.000     5.133    decoder/ram_i_401_n_0
    SLICE_X36Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     5.345 r  decoder/ram_i_179/O
                         net (fo=1, routed)           0.650     5.995    decoder/ram_i_179_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.299     6.294 r  decoder/ram_i_75/O
                         net (fo=4, routed)           0.823     7.116    ifetch/register_reg[27][30][8]
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  ifetch/register[31][8]_i_15/O
                         net (fo=19, routed)          1.059     8.299    ifetch/register_reg[30][8]_3
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     8.423 r  ifetch/register[31][9]_i_28/O
                         net (fo=1, routed)           0.465     8.888    ifetch/register[31][9]_i_28_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.395 r  ifetch/register_reg[31][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.395    ifetch/register_reg[31][9]_i_21_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.729 r  ifetch/register_reg[30][15]_i_38/O[1]
                         net (fo=2, routed)           0.698    10.426    ifetch/alu/data2[13]
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.303    10.729 f  ifetch/register[31][13]_i_33/O
                         net (fo=1, routed)           0.378    11.108    ifetch/register[31][13]_i_33_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.232 r  ifetch/register[31][13]_i_27/O
                         net (fo=1, routed)           0.162    11.394    ifetch/register[31][13]_i_27_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  ifetch/register[31][13]_i_16/O
                         net (fo=2, routed)           0.941    12.459    ifetch/register[31][13]_i_16_n_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.150    12.609 f  ifetch/register[31][13]_i_8/O
                         net (fo=1, routed)           0.477    13.086    ifetch/register[31][13]_i_8_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.326    13.412 r  ifetch/register[31][13]_i_3/O
                         net (fo=4, routed)           1.203    14.616    ifetch/ALU_Result[13]
    SLICE_X67Y65         LUT4 (Prop_lut4_I3_O)        0.124    14.740 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          3.534    18.274    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y10         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911    18.693    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121    18.814 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.026    19.840    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.261    
                         clock uncertainty           -0.175    19.086    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.403    18.683    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.683    
                         arrival time                         -18.274    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.699ns  (logic 5.655ns (28.707%)  route 14.044ns (71.293%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.765ns = ( 19.974 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.349ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.277    -3.259    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.152    -3.107 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.758    -1.349    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.307 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.371     2.678    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.802 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.207     5.009    decoder/douta[3]
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.133 r  decoder/ram_i_401/O
                         net (fo=1, routed)           0.000     5.133    decoder/ram_i_401_n_0
    SLICE_X36Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     5.345 r  decoder/ram_i_179/O
                         net (fo=1, routed)           0.650     5.995    decoder/ram_i_179_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.299     6.294 r  decoder/ram_i_75/O
                         net (fo=4, routed)           0.823     7.116    ifetch/register_reg[27][30][8]
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  ifetch/register[31][8]_i_15/O
                         net (fo=19, routed)          1.059     8.299    ifetch/register_reg[30][8]_3
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     8.423 r  ifetch/register[31][9]_i_28/O
                         net (fo=1, routed)           0.465     8.888    ifetch/register[31][9]_i_28_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.395 r  ifetch/register_reg[31][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.395    ifetch/register_reg[31][9]_i_21_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.729 r  ifetch/register_reg[30][15]_i_38/O[1]
                         net (fo=2, routed)           0.698    10.426    ifetch/alu/data2[13]
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.303    10.729 f  ifetch/register[31][13]_i_33/O
                         net (fo=1, routed)           0.378    11.108    ifetch/register[31][13]_i_33_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.232 r  ifetch/register[31][13]_i_27/O
                         net (fo=1, routed)           0.162    11.394    ifetch/register[31][13]_i_27_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  ifetch/register[31][13]_i_16/O
                         net (fo=2, routed)           0.941    12.459    ifetch/register[31][13]_i_16_n_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.150    12.609 f  ifetch/register[31][13]_i_8/O
                         net (fo=1, routed)           0.477    13.086    ifetch/register[31][13]_i_8_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.326    13.412 r  ifetch/register[31][13]_i_3/O
                         net (fo=4, routed)           1.203    14.616    ifetch/ALU_Result[13]
    SLICE_X67Y65         LUT4 (Prop_lut4_I3_O)        0.124    14.740 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          3.611    18.350    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911    18.693    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121    18.814 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.160    19.974    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.395    
                         clock uncertainty           -0.175    19.221    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.403    18.818    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -18.350    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.190ns  (logic 4.288ns (21.238%)  route 15.902ns (78.762%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 20.469 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.349ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.277    -3.259    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.152    -3.107 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.758    -1.349    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.656     1.307 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.502     2.809    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.933 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         2.456     5.389    decoder/douta[7]
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  decoder/PC[30]_i_12/O
                         net (fo=1, routed)           0.000     5.513    decoder/PC[30]_i_12_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     5.730 r  decoder/PC_reg[30]_i_6/O
                         net (fo=1, routed)           0.810     6.540    decoder/PC_reg[30]_i_6_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.299     6.839 r  decoder/PC[30]_i_4/O
                         net (fo=25, routed)          1.181     8.020    decoder/read_data_1[30]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.144 r  decoder/register[31][31]_i_53/O
                         net (fo=21, routed)          0.975     9.119    decoder/register[31][31]_i_53_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.243 f  decoder/register[31][14]_i_21/O
                         net (fo=3, routed)           0.884    10.127    decoder/register[31][14]_i_21_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.251 f  decoder/register[31][14]_i_17/O
                         net (fo=4, routed)           1.169    11.420    decoder/register_reg[30][8]_1
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.544 f  decoder/register[31][8]_i_11/O
                         net (fo=2, routed)           1.043    12.587    decoder/register[31][8]_i_11_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.711 r  decoder/register[31][7]_i_5/O
                         net (fo=1, routed)           0.670    13.381    ifetch/register_reg[27][1]_11
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.124    13.505 r  ifetch/register[31][7]_i_3/O
                         net (fo=6, routed)           0.952    14.457    ifetch/ALU_Result[7]
    SLICE_X63Y62         LUT4 (Prop_lut4_I3_O)        0.124    14.581 r  ifetch/ram_i_11/O
                         net (fo=15, routed)          4.260    18.841    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y7          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911    18.693    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121    18.814 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.655    20.469    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.890    
                         clock uncertainty           -0.175    19.715    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.403    19.312    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -18.841    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.235ns  (logic 5.655ns (27.946%)  route 14.580ns (72.054%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 20.559 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.349ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.277    -3.259    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.152    -3.107 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.758    -1.349    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.307 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.371     2.678    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.802 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.207     5.009    decoder/douta[3]
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.133 r  decoder/ram_i_401/O
                         net (fo=1, routed)           0.000     5.133    decoder/ram_i_401_n_0
    SLICE_X36Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     5.345 r  decoder/ram_i_179/O
                         net (fo=1, routed)           0.650     5.995    decoder/ram_i_179_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.299     6.294 r  decoder/ram_i_75/O
                         net (fo=4, routed)           0.823     7.116    ifetch/register_reg[27][30][8]
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  ifetch/register[31][8]_i_15/O
                         net (fo=19, routed)          1.059     8.299    ifetch/register_reg[30][8]_3
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     8.423 r  ifetch/register[31][9]_i_28/O
                         net (fo=1, routed)           0.465     8.888    ifetch/register[31][9]_i_28_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.395 r  ifetch/register_reg[31][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.395    ifetch/register_reg[31][9]_i_21_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.729 r  ifetch/register_reg[30][15]_i_38/O[1]
                         net (fo=2, routed)           0.698    10.426    ifetch/alu/data2[13]
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.303    10.729 f  ifetch/register[31][13]_i_33/O
                         net (fo=1, routed)           0.378    11.108    ifetch/register[31][13]_i_33_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.232 r  ifetch/register[31][13]_i_27/O
                         net (fo=1, routed)           0.162    11.394    ifetch/register[31][13]_i_27_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  ifetch/register[31][13]_i_16/O
                         net (fo=2, routed)           0.941    12.459    ifetch/register[31][13]_i_16_n_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.150    12.609 f  ifetch/register[31][13]_i_8/O
                         net (fo=1, routed)           0.477    13.086    ifetch/register[31][13]_i_8_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.326    13.412 r  ifetch/register[31][13]_i_3/O
                         net (fo=4, routed)           1.203    14.616    ifetch/ALU_Result[13]
    SLICE_X67Y65         LUT4 (Prop_lut4_I3_O)        0.124    14.740 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          4.147    18.887    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911    18.693    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121    18.814 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.745    20.559    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.980    
                         clock uncertainty           -0.175    19.806    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.403    19.403    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.403    
                         arrival time                         -18.887    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.236ns  (logic 4.288ns (21.190%)  route 15.948ns (78.810%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.133ns = ( 20.606 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.349ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.277    -3.259    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.152    -3.107 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.758    -1.349    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.656     1.307 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.502     2.809    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.933 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         2.456     5.389    decoder/douta[7]
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  decoder/PC[30]_i_12/O
                         net (fo=1, routed)           0.000     5.513    decoder/PC[30]_i_12_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     5.730 r  decoder/PC_reg[30]_i_6/O
                         net (fo=1, routed)           0.810     6.540    decoder/PC_reg[30]_i_6_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.299     6.839 r  decoder/PC[30]_i_4/O
                         net (fo=25, routed)          1.181     8.020    decoder/read_data_1[30]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.144 r  decoder/register[31][31]_i_53/O
                         net (fo=21, routed)          1.183     9.327    decoder/register[31][31]_i_53_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.451 f  decoder/register[31][11]_i_40/O
                         net (fo=3, routed)           1.035    10.486    decoder/register[31][11]_i_40_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.124    10.610 f  decoder/register[31][10]_i_23/O
                         net (fo=4, routed)           0.853    11.464    decoder/register[31][10]_i_23_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  decoder/register[31][5]_i_12/O
                         net (fo=2, routed)           0.967    12.555    ifetch/register_reg[27][1]_6
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  ifetch/register[31][4]_i_6/O
                         net (fo=1, routed)           0.645    13.324    ifetch/register[31][4]_i_6_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.448 r  ifetch/register[31][4]_i_3/O
                         net (fo=5, routed)           1.012    14.460    ifetch/ALU_Result[4]
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.584 r  ifetch/ram_i_14/O
                         net (fo=15, routed)          4.303    18.887    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911    18.693    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121    18.814 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.792    20.606    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.027    
                         clock uncertainty           -0.175    19.852    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.403    19.449    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.449    
                         arrival time                         -18.887    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.230ns  (logic 5.655ns (27.953%)  route 14.575ns (72.047%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.133ns = ( 20.606 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.349ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.277    -3.259    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.152    -3.107 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.758    -1.349    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.307 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.371     2.678    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.802 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.207     5.009    decoder/douta[3]
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.133 r  decoder/ram_i_401/O
                         net (fo=1, routed)           0.000     5.133    decoder/ram_i_401_n_0
    SLICE_X36Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     5.345 r  decoder/ram_i_179/O
                         net (fo=1, routed)           0.650     5.995    decoder/ram_i_179_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.299     6.294 r  decoder/ram_i_75/O
                         net (fo=4, routed)           0.823     7.116    ifetch/register_reg[27][30][8]
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  ifetch/register[31][8]_i_15/O
                         net (fo=19, routed)          1.059     8.299    ifetch/register_reg[30][8]_3
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     8.423 r  ifetch/register[31][9]_i_28/O
                         net (fo=1, routed)           0.465     8.888    ifetch/register[31][9]_i_28_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.395 r  ifetch/register_reg[31][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.395    ifetch/register_reg[31][9]_i_21_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.729 r  ifetch/register_reg[30][15]_i_38/O[1]
                         net (fo=2, routed)           0.698    10.426    ifetch/alu/data2[13]
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.303    10.729 f  ifetch/register[31][13]_i_33/O
                         net (fo=1, routed)           0.378    11.108    ifetch/register[31][13]_i_33_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.232 r  ifetch/register[31][13]_i_27/O
                         net (fo=1, routed)           0.162    11.394    ifetch/register[31][13]_i_27_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  ifetch/register[31][13]_i_16/O
                         net (fo=2, routed)           0.941    12.459    ifetch/register[31][13]_i_16_n_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.150    12.609 f  ifetch/register[31][13]_i_8/O
                         net (fo=1, routed)           0.477    13.086    ifetch/register[31][13]_i_8_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.326    13.412 r  ifetch/register[31][13]_i_3/O
                         net (fo=4, routed)           1.203    14.616    ifetch/ALU_Result[13]
    SLICE_X67Y65         LUT4 (Prop_lut4_I3_O)        0.124    14.740 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          4.142    18.881    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911    18.693    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121    18.814 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.792    20.606    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.027    
                         clock uncertainty           -0.175    19.852    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.403    19.449    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.449    
                         arrival time                         -18.881    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.232ns  (logic 5.544ns (28.827%)  route 13.688ns (71.173%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 19.619 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.349ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.277    -3.259    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.152    -3.107 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.758    -1.349    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.307 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.371     2.678    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.802 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.231     5.033    decoder/douta[3]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.157 r  decoder/ram_i_438/O
                         net (fo=1, routed)           0.000     5.157    decoder/ram_i_438_n_0
    SLICE_X33Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.374 r  decoder/ram_i_197/O
                         net (fo=1, routed)           0.618     5.992    decoder/ram_i_197_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.299     6.291 r  decoder/ram_i_79/O
                         net (fo=4, routed)           0.787     7.077    ifetch/register_reg[27][30][4]
    SLICE_X51Y64         LUT4 (Prop_lut4_I3_O)        0.124     7.201 r  ifetch/register[31][4]_i_16/O
                         net (fo=20, routed)          0.647     7.848    ifetch/register_reg[30][4]
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.972 r  ifetch/register[31][7]_i_27/O
                         net (fo=1, routed)           0.669     8.641    ifetch/register[31][7]_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.148 r  ifetch/register_reg[31][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.148    ifetch/register_reg[31][7]_i_20_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.370 r  ifetch/register_reg[31][9]_i_21/O[0]
                         net (fo=2, routed)           0.677    10.047    ifetch/alu/data2[8]
    SLICE_X42Y64         LUT5 (Prop_lut5_I1_O)        0.299    10.346 f  ifetch/register[31][8]_i_31/O
                         net (fo=1, routed)           0.162    10.508    ifetch/register[31][8]_i_31_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124    10.632 r  ifetch/register[31][8]_i_24/O
                         net (fo=1, routed)           0.452    11.084    ifetch/register[31][8]_i_24_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124    11.208 r  ifetch/register[31][8]_i_16/O
                         net (fo=2, routed)           0.977    12.185    ifetch/register[31][8]_i_16_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.150    12.335 f  ifetch/register[31][8]_i_7/O
                         net (fo=1, routed)           0.777    13.112    ifetch/register[31][8]_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.326    13.438 r  ifetch/register[31][8]_i_3/O
                         net (fo=5, routed)           0.877    14.315    ifetch/ALU_Result[8]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    14.439 r  ifetch/ram_i_10/O
                         net (fo=15, routed)          3.444    17.883    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y13         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911    18.693    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121    18.814 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.805    19.619    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.040    
                         clock uncertainty           -0.175    18.865    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.403    18.462    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.872ns  (logic 5.655ns (28.457%)  route 14.217ns (71.543%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 20.260 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.349ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.277    -3.259    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.152    -3.107 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.758    -1.349    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.307 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.371     2.678    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.802 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.207     5.009    decoder/douta[3]
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.133 r  decoder/ram_i_401/O
                         net (fo=1, routed)           0.000     5.133    decoder/ram_i_401_n_0
    SLICE_X36Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     5.345 r  decoder/ram_i_179/O
                         net (fo=1, routed)           0.650     5.995    decoder/ram_i_179_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.299     6.294 r  decoder/ram_i_75/O
                         net (fo=4, routed)           0.823     7.116    ifetch/register_reg[27][30][8]
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  ifetch/register[31][8]_i_15/O
                         net (fo=19, routed)          1.059     8.299    ifetch/register_reg[30][8]_3
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     8.423 r  ifetch/register[31][9]_i_28/O
                         net (fo=1, routed)           0.465     8.888    ifetch/register[31][9]_i_28_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.395 r  ifetch/register_reg[31][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.395    ifetch/register_reg[31][9]_i_21_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.729 r  ifetch/register_reg[30][15]_i_38/O[1]
                         net (fo=2, routed)           0.698    10.426    ifetch/alu/data2[13]
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.303    10.729 f  ifetch/register[31][13]_i_33/O
                         net (fo=1, routed)           0.378    11.108    ifetch/register[31][13]_i_33_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.232 r  ifetch/register[31][13]_i_27/O
                         net (fo=1, routed)           0.162    11.394    ifetch/register[31][13]_i_27_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  ifetch/register[31][13]_i_16/O
                         net (fo=2, routed)           0.941    12.459    ifetch/register[31][13]_i_16_n_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.150    12.609 f  ifetch/register[31][13]_i_8/O
                         net (fo=1, routed)           0.477    13.086    ifetch/register[31][13]_i_8_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.326    13.412 r  ifetch/register[31][13]_i_3/O
                         net (fo=4, routed)           1.203    14.616    ifetch/ALU_Result[13]
    SLICE_X67Y65         LUT4 (Prop_lut4_I3_O)        0.124    14.740 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          3.784    18.524    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y8          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911    18.693    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121    18.814 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.447    20.260    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.682    
                         clock uncertainty           -0.175    19.507    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.403    19.104    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                         -18.524    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.870ns  (logic 4.288ns (21.580%)  route 15.582ns (78.420%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 20.260 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.349ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.277    -3.259    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.152    -3.107 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.758    -1.349    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.656     1.307 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.502     2.809    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.933 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         2.456     5.389    decoder/douta[7]
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  decoder/PC[30]_i_12/O
                         net (fo=1, routed)           0.000     5.513    decoder/PC[30]_i_12_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     5.730 r  decoder/PC_reg[30]_i_6/O
                         net (fo=1, routed)           0.810     6.540    decoder/PC_reg[30]_i_6_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.299     6.839 r  decoder/PC[30]_i_4/O
                         net (fo=25, routed)          1.181     8.020    decoder/read_data_1[30]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.144 r  decoder/register[31][31]_i_53/O
                         net (fo=21, routed)          1.183     9.327    decoder/register[31][31]_i_53_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.451 f  decoder/register[31][11]_i_40/O
                         net (fo=3, routed)           1.035    10.486    decoder/register[31][11]_i_40_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.124    10.610 f  decoder/register[31][10]_i_23/O
                         net (fo=4, routed)           0.853    11.464    decoder/register[31][10]_i_23_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.588 f  decoder/register[31][5]_i_12/O
                         net (fo=2, routed)           0.967    12.555    ifetch/register_reg[27][1]_6
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  ifetch/register[31][4]_i_6/O
                         net (fo=1, routed)           0.645    13.324    ifetch/register[31][4]_i_6_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.448 r  ifetch/register[31][4]_i_3/O
                         net (fo=5, routed)           1.012    14.460    ifetch/ALU_Result[4]
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.584 r  ifetch/ram_i_14/O
                         net (fo=15, routed)          3.938    18.522    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y8          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911    18.693    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121    18.814 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.447    20.260    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.682    
                         clock uncertainty           -0.175    19.507    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.403    19.104    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  0.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.435ns  (logic 0.277ns (63.738%)  route 0.158ns (36.262%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 20.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.805ns = ( 20.934 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.558    20.934    ifetch/clk_out1
    SLICE_X50Y66         FDRE                                         r  ifetch/PC_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.167    21.101 r  ifetch/PC_reg[18]/Q
                         net (fo=1, routed)           0.158    21.259    ifetch/PC_reg_n_0_[18]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.369 r  ifetch/branch_base_addr_carry__3/O[1]
                         net (fo=3, routed)           0.000    21.369    ifetch/branch_base_addr[18]
    SLICE_X52Y66         FDRE                                         r  ifetch/link_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.825    20.972    ifetch/clk_out1
    SLICE_X52Y66         FDRE                                         r  ifetch/link_addr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.196    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.109    21.305    ifetch/link_addr_reg[18]
  -------------------------------------------------------------------
                         required time                        -21.305    
                         arrival time                          21.369    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.463ns  (logic 0.282ns (60.892%)  route 0.181ns (39.108%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 20.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.805ns = ( 20.934 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.558    20.934    ifetch/clk_out1
    SLICE_X50Y66         FDRE                                         r  ifetch/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.167    21.101 r  ifetch/PC_reg[17]/Q
                         net (fo=1, routed)           0.181    21.282    ifetch/PC_reg_n_0_[17]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.397 r  ifetch/branch_base_addr_carry__3/O[0]
                         net (fo=3, routed)           0.000    21.397    ifetch/branch_base_addr[17]
    SLICE_X52Y66         FDRE                                         r  ifetch/link_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.825    20.972    ifetch/clk_out1
    SLICE_X52Y66         FDRE                                         r  ifetch/link_addr_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.196    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.109    21.305    ifetch/link_addr_reg[17]
  -------------------------------------------------------------------
                         required time                        -21.305    
                         arrival time                          21.397    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.463ns  (logic 0.282ns (60.892%)  route 0.181ns (39.108%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 20.971 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.806ns = ( 20.933 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.557    20.933    ifetch/clk_out1
    SLICE_X50Y67         FDRE                                         r  ifetch/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.167    21.100 r  ifetch/PC_reg[21]/Q
                         net (fo=1, routed)           0.181    21.281    ifetch/PC_reg_n_0_[21]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.396 r  ifetch/branch_base_addr_carry__4/O[0]
                         net (fo=3, routed)           0.000    21.396    ifetch/branch_base_addr[21]
    SLICE_X52Y67         FDRE                                         r  ifetch/link_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.824    20.971    ifetch/clk_out1
    SLICE_X52Y67         FDRE                                         r  ifetch/link_addr_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.195    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.109    21.304    ifetch/link_addr_reg[21]
  -------------------------------------------------------------------
                         required time                        -21.304    
                         arrival time                          21.396    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.465ns  (logic 0.278ns (59.732%)  route 0.187ns (40.268%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 20.969 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.556    20.932    ifetch/clk_out1
    SLICE_X50Y68         FDRE                                         r  ifetch/PC_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.167    21.099 r  ifetch/PC_reg[31]/Q
                         net (fo=2, routed)           0.187    21.287    ifetch/p_1_in[3]
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.398 r  ifetch/branch_base_addr_carry__6/O[2]
                         net (fo=3, routed)           0.000    21.398    ifetch/branch_base_addr[31]
    SLICE_X52Y69         FDRE                                         r  ifetch/link_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.822    20.969    ifetch/clk_out1
    SLICE_X52Y69         FDRE                                         r  ifetch/link_addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.193    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.109    21.302    ifetch/link_addr_reg[31]
  -------------------------------------------------------------------
                         required time                        -21.302    
                         arrival time                          21.398    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.489ns  (logic 0.278ns (56.882%)  route 0.211ns (43.118%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 20.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 20.935 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.559    20.935    ifetch/clk_out1
    SLICE_X50Y65         FDRE                                         r  ifetch/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.167    21.102 r  ifetch/PC_reg[19]/Q
                         net (fo=1, routed)           0.211    21.313    ifetch/PC_reg_n_0_[19]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.424 r  ifetch/branch_base_addr_carry__3/O[2]
                         net (fo=3, routed)           0.000    21.424    ifetch/branch_base_addr[19]
    SLICE_X52Y66         FDRE                                         r  ifetch/link_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.825    20.972    ifetch/clk_out1
    SLICE_X52Y66         FDRE                                         r  ifetch/link_addr_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.196    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.109    21.305    ifetch/link_addr_reg[19]
  -------------------------------------------------------------------
                         required time                        -21.305    
                         arrival time                          21.424    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.499ns  (logic 0.318ns (63.713%)  route 0.181ns (36.287%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 20.971 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.806ns = ( 20.933 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.557    20.933    ifetch/clk_out1
    SLICE_X50Y67         FDRE                                         r  ifetch/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.167    21.100 r  ifetch/PC_reg[21]/Q
                         net (fo=1, routed)           0.181    21.281    ifetch/PC_reg_n_0_[21]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    21.432 r  ifetch/branch_base_addr_carry__4/O[1]
                         net (fo=3, routed)           0.000    21.432    ifetch/branch_base_addr[22]
    SLICE_X52Y67         FDRE                                         r  ifetch/link_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.824    20.971    ifetch/clk_out1
    SLICE_X52Y67         FDRE                                         r  ifetch/link_addr_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.195    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.109    21.304    ifetch/link_addr_reg[22]
  -------------------------------------------------------------------
                         required time                        -21.304    
                         arrival time                          21.432    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.522ns  (logic 0.311ns (59.610%)  route 0.211ns (40.390%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 20.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 20.935 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.559    20.935    ifetch/clk_out1
    SLICE_X50Y65         FDRE                                         r  ifetch/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.167    21.102 r  ifetch/PC_reg[19]/Q
                         net (fo=1, routed)           0.211    21.313    ifetch/PC_reg_n_0_[19]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    21.457 r  ifetch/branch_base_addr_carry__3/O[3]
                         net (fo=3, routed)           0.000    21.457    ifetch/branch_base_addr[20]
    SLICE_X52Y66         FDRE                                         r  ifetch/link_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.825    20.972    ifetch/clk_out1
    SLICE_X52Y66         FDRE                                         r  ifetch/link_addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.196    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.109    21.305    ifetch/link_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.305    
                         arrival time                          21.457    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.539ns  (logic 0.358ns (66.406%)  route 0.181ns (33.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 20.971 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.806ns = ( 20.933 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.557    20.933    ifetch/clk_out1
    SLICE_X50Y67         FDRE                                         r  ifetch/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.167    21.100 r  ifetch/PC_reg[21]/Q
                         net (fo=1, routed)           0.181    21.281    ifetch/PC_reg_n_0_[21]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    21.472 r  ifetch/branch_base_addr_carry__4/O[2]
                         net (fo=3, routed)           0.000    21.472    ifetch/branch_base_addr[23]
    SLICE_X52Y67         FDRE                                         r  ifetch/link_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.824    20.971    ifetch/clk_out1
    SLICE_X52Y67         FDRE                                         r  ifetch/link_addr_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.195    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.109    21.304    ifetch/link_addr_reg[23]
  -------------------------------------------------------------------
                         required time                        -21.304    
                         arrival time                          21.472    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.559ns  (logic 0.378ns (67.607%)  route 0.181ns (32.393%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 20.971 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.806ns = ( 20.933 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.557    20.933    ifetch/clk_out1
    SLICE_X50Y67         FDRE                                         r  ifetch/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.167    21.100 r  ifetch/PC_reg[21]/Q
                         net (fo=1, routed)           0.181    21.281    ifetch/PC_reg_n_0_[21]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211    21.492 r  ifetch/branch_base_addr_carry__4/O[3]
                         net (fo=3, routed)           0.000    21.492    ifetch/branch_base_addr[24]
    SLICE_X52Y67         FDRE                                         r  ifetch/link_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.824    20.971    ifetch/clk_out1
    SLICE_X52Y67         FDRE                                         r  ifetch/link_addr_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.195    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.109    21.304    ifetch/link_addr_reg[24]
  -------------------------------------------------------------------
                         required time                        -21.304    
                         arrival time                          21.492    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.563ns  (logic 0.282ns (50.065%)  route 0.281ns (49.935%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 20.969 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.556    20.932    ifetch/clk_out1
    SLICE_X50Y68         FDRE                                         r  ifetch/PC_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.167    21.099 r  ifetch/PC_reg[29]/Q
                         net (fo=2, routed)           0.281    21.381    ifetch/p_1_in[1]
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.496 r  ifetch/branch_base_addr_carry__6/O[0]
                         net (fo=3, routed)           0.000    21.496    ifetch/branch_base_addr[29]
    SLICE_X52Y69         FDRE                                         r  ifetch/link_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.822    20.969    ifetch/clk_out1
    SLICE_X52Y69         FDRE                                         r  ifetch/link_addr_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.193    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.109    21.302    ifetch/link_addr_reg[29]
  -------------------------------------------------------------------
                         required time                        -21.302    
                         arrival time                          21.496    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y11    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y11    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y16    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y16    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y6     dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y6     dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y11    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y11    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X40Y75    decoder/register_reg[11][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y74    decoder/register_reg[12][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y74    decoder/register_reg[12][22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y74    decoder/register_reg[12][24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y74    decoder/register_reg[12][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y74    decoder/register_reg[12][28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y74    decoder/register_reg[12][28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y79    decoder/register_reg[5][19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y79    decoder/register_reg[5][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y79    decoder/register_reg[5][27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y75    decoder/register_reg[11][29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y54    decoder/register_reg[11][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y78    decoder/register_reg[11][31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y58    decoder/register_reg[11][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y59    decoder/register_reg[11][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y53    decoder/register_reg[11][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y56    decoder/register_reg[11][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y56    decoder/register_reg[11][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y58    decoder/register_reg[12][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y58    decoder/register_reg[12][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.326ns (24.648%)  route 4.054ns (75.352%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -3.923    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.419    -3.504 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.065    -2.439    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.327    -2.112 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.283    -1.829    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.332    -1.497 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.042    -0.455    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.331 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.371    uart/inst/upg_inst/uart_wen5_out
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.124     0.495 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.962     1.457    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X65Y75         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    96.535    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.482    96.053    
                         clock uncertainty           -0.199    95.854    
    SLICE_X65Y75         FDCE (Setup_fdce_C_CE)      -0.205    95.649    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.649    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.326ns (24.648%)  route 4.054ns (75.352%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -3.923    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.419    -3.504 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.065    -2.439    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.327    -2.112 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.283    -1.829    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.332    -1.497 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.042    -0.455    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.331 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.371    uart/inst/upg_inst/uart_wen5_out
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.124     0.495 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.962     1.457    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X65Y75         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    96.535    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.482    96.053    
                         clock uncertainty           -0.199    95.854    
    SLICE_X65Y75         FDCE (Setup_fdce_C_CE)      -0.205    95.649    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.649    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.326ns (24.648%)  route 4.054ns (75.352%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -3.923    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.419    -3.504 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.065    -2.439    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.327    -2.112 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.283    -1.829    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.332    -1.497 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.042    -0.455    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.331 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.371    uart/inst/upg_inst/uart_wen5_out
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.124     0.495 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.962     1.457    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X65Y75         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    96.535    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.482    96.053    
                         clock uncertainty           -0.199    95.854    
    SLICE_X65Y75         FDCE (Setup_fdce_C_CE)      -0.205    95.649    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.649    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.328ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.326ns (25.358%)  route 3.903ns (74.642%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -3.923    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.419    -3.504 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.065    -2.439    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.327    -2.112 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.283    -1.829    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.332    -1.497 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.042    -0.455    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.331 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.366    uart/inst/upg_inst/uart_wen5_out
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124     0.490 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.817     1.306    uart/inst/upg_inst/s_axi_wdata
    SLICE_X63Y77         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    96.537    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.499    96.038    
                         clock uncertainty           -0.199    95.839    
    SLICE_X63Y77         FDRE (Setup_fdre_C_CE)      -0.205    95.634    uart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         95.634    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 94.328    

Slack (MET) :             94.328ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.326ns (25.358%)  route 3.903ns (74.642%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -3.923    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.419    -3.504 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.065    -2.439    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.327    -2.112 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.283    -1.829    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.332    -1.497 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.042    -0.455    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.331 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.366    uart/inst/upg_inst/uart_wen5_out
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124     0.490 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.817     1.306    uart/inst/upg_inst/s_axi_wdata
    SLICE_X63Y77         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    96.537    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.499    96.038    
                         clock uncertainty           -0.199    95.839    
    SLICE_X63Y77         FDRE (Setup_fdre_C_CE)      -0.205    95.634    uart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.634    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 94.328    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.326ns (25.350%)  route 3.905ns (74.650%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -3.923    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.419    -3.504 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.065    -2.439    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.327    -2.112 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.283    -1.829    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.332    -1.497 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.042    -0.455    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.331 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.371    uart/inst/upg_inst/uart_wen5_out
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.124     0.495 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.813     1.308    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    96.537    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.460    96.077    
                         clock uncertainty           -0.199    95.878    
    SLICE_X64Y76         FDCE (Setup_fdce_C_CE)      -0.205    95.673    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.673    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.326ns (25.350%)  route 3.905ns (74.650%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -3.923    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.419    -3.504 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.065    -2.439    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.327    -2.112 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.283    -1.829    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.332    -1.497 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.042    -0.455    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.331 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.371    uart/inst/upg_inst/uart_wen5_out
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.124     0.495 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.813     1.308    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    96.537    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.460    96.077    
                         clock uncertainty           -0.199    95.878    
    SLICE_X64Y76         FDCE (Setup_fdce_C_CE)      -0.205    95.673    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.673    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.326ns (25.350%)  route 3.905ns (74.650%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -3.923    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.419    -3.504 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.065    -2.439    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.327    -2.112 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.283    -1.829    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.332    -1.497 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.042    -0.455    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.331 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.371    uart/inst/upg_inst/uart_wen5_out
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.124     0.495 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.813     1.308    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    96.537    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.460    96.077    
                         clock uncertainty           -0.199    95.878    
    SLICE_X64Y76         FDCE (Setup_fdce_C_CE)      -0.205    95.673    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.673    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.326ns (25.350%)  route 3.905ns (74.650%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -3.923    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.419    -3.504 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.065    -2.439    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.327    -2.112 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.283    -1.829    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.332    -1.497 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.042    -0.455    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.331 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.371    uart/inst/upg_inst/uart_wen5_out
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.124     0.495 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.813     1.308    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    96.537    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.460    96.077    
                         clock uncertainty           -0.199    95.878    
    SLICE_X64Y76         FDCE (Setup_fdce_C_CE)      -0.205    95.673    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.673    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.369ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 1.326ns (25.388%)  route 3.897ns (74.612%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -3.923    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.419    -3.504 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.065    -2.439    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.327    -2.112 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.283    -1.829    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.332    -1.497 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.042    -0.455    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.331 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.366    uart/inst/upg_inst/uart_wen5_out
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124     0.490 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.810     1.300    uart/inst/upg_inst/s_axi_wdata
    SLICE_X62Y76         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.493    96.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.499    96.037    
                         clock uncertainty           -0.199    95.838    
    SLICE_X62Y76         FDRE (Setup_fdre_C_CE)      -0.169    95.669    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.669    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                 94.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.667 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.078    -0.589    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X56Y80         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.769    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y80         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.026    -0.795    
    SLICE_X56Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.678    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X61Y76         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/Q
                         net (fo=1, routed)           0.087    -0.583    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data
    SLICE_X60Y76         LUT3 (Prop_lut3_I2_O)        0.045    -0.538 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_i_1/O
                         net (fo=1, routed)           0.000    -0.538    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX0
    SLICE_X60Y76         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.772    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X60Y76         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism             -0.026    -0.798    
    SLICE_X60Y76         FDSE (Hold_fdse_C_D)         0.120    -0.678    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y79         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.667 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/Q
                         net (fo=11, routed)          0.088    -0.578    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[3]
    SLICE_X60Y79         LUT6 (Prop_lut6_I4_O)        0.045    -0.533 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1__0/O
                         net (fo=1, routed)           0.000    -0.533    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X60Y79         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.768    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X60Y79         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.027    -0.795    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.121    -0.674    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.809    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y78         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/Q
                         net (fo=2, routed)           0.099    -0.569    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts
    SLICE_X58Y78         LUT5 (Prop_lut5_I0_O)        0.045    -0.524 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.524    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[3]
    SLICE_X58Y78         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.769    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y78         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.027    -0.796    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.120    -0.676    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y77         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.647 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.591    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X54Y77         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.773    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y77         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.038    -0.811    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.060    -0.751    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/RCS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.934%)  route 0.110ns (37.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  uart/inst/upg_inst/RCS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/RCS_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.560    uart/inst/upg_inst/RCS_reg_n_0_[0]
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.045    -0.515 r  uart/inst/upg_inst/s_axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.515    uart/inst/upg_inst/s_axi_araddr[3]_i_1_n_0
    SLICE_X54Y77         FDRE                                         r  uart/inst/upg_inst/s_axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.773    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  uart/inst/upg_inst/s_axi_araddr_reg[3]/C
                         clock pessimism             -0.025    -0.798    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.121    -0.677    uart/inst/upg_inst/s_axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y79         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.667 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=8, routed)           0.112    -0.555    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X60Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.510 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.510    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X60Y79         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.768    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y79         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.027    -0.795    
    SLICE_X60Y79         FDSE (Hold_fdse_C_D)         0.121    -0.674    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.052%)  route 0.114ns (37.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y79         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.667 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=8, routed)           0.114    -0.553    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X60Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.508 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.508    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[2]
    SLICE_X60Y79         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.768    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y79         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.027    -0.795    
    SLICE_X60Y79         FDSE (Hold_fdse_C_D)         0.120    -0.675    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.876%)  route 0.166ns (54.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.809    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y79         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.166    -0.501    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X56Y80         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.769    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y80         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.025    -0.794    
    SLICE_X56Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.685    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.575%)  route 0.168ns (54.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.809    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y79         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.168    -0.499    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X56Y80         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.769    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y80         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.025    -0.794    
    SLICE_X56Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.686    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X49Y80    uart/inst/upg_inst/wwait_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y81    uart/inst/upg_inst/wwait_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y79    uart/inst/upg_inst/wwait_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y79    uart/inst/upg_inst/wwait_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y81    uart/inst/upg_inst/wwait_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y81    uart/inst/upg_inst/wwait_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y81    uart/inst/upg_inst/wwait_cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y81    uart/inst/upg_inst/wwait_cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y78    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y78    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y77    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y77    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y77    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y77    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y77    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y77    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y77    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y78    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y78    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y80    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y80    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y80    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y80    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y80    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y80    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y80    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y80    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y78    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          588  Failing Endpoints,  Worst Slack       -1.569ns,  Total Violation     -282.399ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.569ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.938ns  (logic 0.704ns (10.148%)  route 6.234ns (89.852%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 302.721 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.909ns = ( 296.091 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627   296.091    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.456   296.547 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          2.183   298.730    ifetch/upg_done_o
    SLICE_X62Y65         LUT4 (Prop_lut4_I1_O)        0.124   298.854 f  ifetch/imem_i_3/O
                         net (fo=8, routed)           1.693   300.547    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y65         LUT2 (Prop_lut2_I1_O)        0.124   300.671 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.358   303.029    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y15         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.027   301.418    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.122   301.540 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.182   302.721    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   302.058    
                         clock uncertainty           -0.319   301.739    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280   301.459    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.459    
                         arrival time                        -303.029    
  -------------------------------------------------------------------
                         slack                                 -1.569    

Slack (VIOLATED) :        -1.510ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.181ns  (logic 0.704ns (9.803%)  route 6.477ns (90.197%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 303.025 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.909ns = ( 296.091 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627   296.091    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.456   296.547 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          2.183   298.730    ifetch/upg_done_o
    SLICE_X62Y65         LUT4 (Prop_lut4_I1_O)        0.124   298.854 f  ifetch/imem_i_3/O
                         net (fo=8, routed)           1.464   300.318    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.124   300.442 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.830   303.272    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y8          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.027   301.418    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.122   301.540 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.485   303.025    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   302.362    
                         clock uncertainty           -0.319   302.043    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280   301.763    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.763    
                         arrival time                        -303.272    
  -------------------------------------------------------------------
                         slack                                 -1.510    

Slack (VIOLATED) :        -1.464ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.840ns  (logic 0.704ns (10.292%)  route 6.136ns (89.708%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 302.730 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.909ns = ( 296.091 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627   296.091    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.456   296.547 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          2.183   298.730    ifetch/upg_done_o
    SLICE_X62Y65         LUT4 (Prop_lut4_I1_O)        0.124   298.854 f  ifetch/imem_i_3/O
                         net (fo=8, routed)           1.693   300.547    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y65         LUT2 (Prop_lut2_I1_O)        0.124   300.671 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.260   302.931    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y12         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.027   301.418    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.122   301.540 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.190   302.730    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   302.067    
                         clock uncertainty           -0.319   301.748    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280   301.468    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.468    
                         arrival time                        -302.931    
  -------------------------------------------------------------------
                         slack                                 -1.464    

Slack (VIOLATED) :        -1.457ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.835ns  (logic 0.704ns (10.300%)  route 6.131ns (89.700%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 302.731 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.909ns = ( 296.091 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627   296.091    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.456   296.547 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          2.183   298.730    ifetch/upg_done_o
    SLICE_X62Y65         LUT4 (Prop_lut4_I1_O)        0.124   298.854 f  ifetch/imem_i_3/O
                         net (fo=8, routed)           1.464   300.318    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.124   300.442 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.484   302.926    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y11         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.027   301.418    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.122   301.540 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.191   302.731    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   302.068    
                         clock uncertainty           -0.319   301.749    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280   301.469    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.469    
                         arrival time                        -302.926    
  -------------------------------------------------------------------
                         slack                                 -1.457    

Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.661ns  (logic 0.704ns (10.568%)  route 5.957ns (89.432%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 302.594 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.909ns = ( 296.091 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627   296.091    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.456   296.547 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          2.183   298.730    ifetch/upg_done_o
    SLICE_X62Y65         LUT4 (Prop_lut4_I1_O)        0.124   298.854 f  ifetch/imem_i_3/O
                         net (fo=8, routed)           1.693   300.547    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y65         LUT2 (Prop_lut2_I1_O)        0.124   300.671 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.081   302.753    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.027   301.418    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.122   301.540 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.054   302.594    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.931    
                         clock uncertainty           -0.319   301.612    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280   301.332    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.332    
                         arrival time                        -302.753    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (VIOLATED) :        -1.382ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.276ns  (logic 0.580ns (9.242%)  route 5.696ns (90.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 302.541 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.909ns = ( 296.091 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627   296.091    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.456   296.547 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          2.479   299.026    ifetch/upg_done_o
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.124   299.150 r  ifetch/imem_i_42/O
                         net (fo=4, routed)           3.217   302.367    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y14         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.027   301.418    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.122   301.540 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.002   302.541    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.878    
                         clock uncertainty           -0.319   301.559    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.574   300.985    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.985    
                         arrival time                        -302.367    
  -------------------------------------------------------------------
                         slack                                 -1.382    

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.456ns  (logic 0.580ns (8.984%)  route 5.876ns (91.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 302.731 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.909ns = ( 296.091 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627   296.091    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.456   296.547 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          2.479   299.026    ifetch/upg_done_o
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.124   299.150 r  ifetch/imem_i_42/O
                         net (fo=4, routed)           3.397   302.547    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y11         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.027   301.418    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.122   301.540 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.191   302.731    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   302.068    
                         clock uncertainty           -0.319   301.749    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.574   301.175    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.175    
                         arrival time                        -302.547    
  -------------------------------------------------------------------
                         slack                                 -1.372    

Slack (VIOLATED) :        -1.340ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.423ns  (logic 0.580ns (9.030%)  route 5.843ns (90.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 302.730 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.909ns = ( 296.091 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627   296.091    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.456   296.547 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          2.479   299.026    ifetch/upg_done_o
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.124   299.150 r  ifetch/imem_i_42/O
                         net (fo=4, routed)           3.364   302.514    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.027   301.418    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.122   301.540 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.190   302.730    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   302.067    
                         clock uncertainty           -0.319   301.748    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.574   301.174    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.174    
                         arrival time                        -302.514    
  -------------------------------------------------------------------
                         slack                                 -1.340    

Slack (VIOLATED) :        -1.301ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.902ns  (logic 0.580ns (8.403%)  route 6.322ns (91.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 803.077 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.909ns = ( 796.091 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   801.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627   796.091    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.456   796.547 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          2.147   798.694    ifetch/upg_done_o
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124   798.818 r  ifetch/ram_i_8/O
                         net (fo=15, routed)          4.176   802.993    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y7          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   805.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.911   801.301    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.121   801.422 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.655   803.077    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   802.414    
                         clock uncertainty           -0.319   802.095    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.403   801.692    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.692    
                         arrival time                        -802.993    
  -------------------------------------------------------------------
                         slack                                 -1.301    

Slack (VIOLATED) :        -1.293ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.724ns  (logic 0.704ns (10.470%)  route 6.020ns (89.530%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 302.784 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.909ns = ( 296.091 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627   296.091    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.456   296.547 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          2.183   298.730    ifetch/upg_done_o
    SLICE_X62Y65         LUT4 (Prop_lut4_I1_O)        0.124   298.854 f  ifetch/imem_i_3/O
                         net (fo=8, routed)           1.464   300.318    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.124   300.442 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.373   302.815    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y14         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        2.027   301.418    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.122   301.540 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.245   302.784    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   302.121    
                         clock uncertainty           -0.319   301.802    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280   301.522    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.522    
                         arrival time                        -302.815    
  -------------------------------------------------------------------
                         slack                                 -1.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.312ns  (logic 0.186ns (8.046%)  route 2.126ns (91.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns = ( 500.568 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 499.200 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563   499.200    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141   499.341 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          0.583   499.925    ifetch/upg_done_o
    SLICE_X67Y65         LUT4 (Prop_lut4_I1_O)        0.045   499.970 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          1.542   501.512    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y7          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.040   499.449    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.052   499.501 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.067   500.568    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.845    
                         clock uncertainty            0.319   501.164    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.261   501.425    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.425    
                         arrival time                         501.512    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.187ns (8.603%)  route 1.987ns (91.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.474ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.800    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          0.493    -0.166    ifetch/upg_done_o
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.046    -0.120 r  ifetch/imem_i_10/O
                         net (fo=15, routed)          1.494     1.374    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y17         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.104    -0.487    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.055    -0.432 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          0.906     0.474    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     0.752    
                         clock uncertainty            0.319     1.071    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.199     1.270    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.380ns  (logic 0.186ns (7.816%)  route 2.194ns (92.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.592ns = ( 500.592 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 499.200 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563   499.200    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141   499.341 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          0.493   499.834    ifetch/upg_done_o
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.045   499.879 r  ifetch/ram_i_10/O
                         net (fo=15, routed)          1.701   501.580    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.040   499.449    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.052   499.501 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.091   500.592    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.870    
                         clock uncertainty            0.319   501.189    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.261   501.450    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.450    
                         arrival time                         501.580    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.356ns  (logic 0.186ns (7.894%)  route 2.170ns (92.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns = ( 500.568 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 499.200 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563   499.200    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141   499.341 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          0.537   499.878    ifetch/upg_done_o
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.045   499.923 r  ifetch/ram_i_9/O
                         net (fo=15, routed)          1.633   501.556    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y7          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.040   499.449    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.052   499.501 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.067   500.568    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.845    
                         clock uncertainty            0.319   501.164    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.261   501.425    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.425    
                         arrival time                         501.556    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.129ns  (logic 0.186ns (8.737%)  route 1.943ns (91.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.339ns = ( 500.339 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 499.200 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563   499.200    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141   499.341 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          0.493   499.834    ifetch/upg_done_o
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.045   499.879 r  ifetch/ram_i_10/O
                         net (fo=15, routed)          1.450   501.329    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.040   499.449    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.052   499.501 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.838   500.339    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.617    
                         clock uncertainty            0.319   500.936    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.261   501.197    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.197    
                         arrival time                         501.329    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.419ns  (logic 0.186ns (7.691%)  route 2.233ns (92.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 499.200 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563   499.200    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141   499.341 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          0.583   499.925    ifetch/upg_done_o
    SLICE_X67Y65         LUT4 (Prop_lut4_I1_O)        0.045   499.970 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          1.649   501.619    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.040   499.449    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.052   499.501 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.120   500.621    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.899    
                         clock uncertainty            0.319   501.217    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.261   501.478    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.478    
                         arrival time                         501.619    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.190ns (8.612%)  route 2.016ns (91.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.474ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.800    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          0.477    -0.182    ifetch/upg_done_o
    SLICE_X64Y62         LUT4 (Prop_lut4_I1_O)        0.049    -0.133 r  ifetch/imem_i_15/O
                         net (fo=15, routed)          1.539     1.406    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y17         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.104    -0.487    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.055    -0.432 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          0.906     0.474    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     0.752    
                         clock uncertainty            0.319     1.071    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.194     1.265    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.187ns (8.233%)  route 2.084ns (91.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.800    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          0.493    -0.166    ifetch/upg_done_o
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.046    -0.120 r  ifetch/imem_i_10/O
                         net (fo=15, routed)          1.591     1.471    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.104    -0.487    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.055    -0.432 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          0.966     0.534    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     0.812    
                         clock uncertainty            0.319     1.131    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.199     1.330    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.396ns  (logic 0.186ns (7.763%)  route 2.210ns (92.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.592ns = ( 500.592 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 499.200 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563   499.200    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141   499.341 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          0.537   499.878    ifetch/upg_done_o
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.045   499.923 r  ifetch/ram_i_9/O
                         net (fo=15, routed)          1.673   501.596    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.040   499.449    dataRAM/CLK
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.052   499.501 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.091   500.592    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.870    
                         clock uncertainty            0.319   501.189    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.261   501.450    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.450    
                         arrival time                         501.596    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.190ns (9.288%)  route 1.856ns (90.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.306ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.800    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          0.477    -0.182    ifetch/upg_done_o
    SLICE_X64Y62         LUT4 (Prop_lut4_I1_O)        0.049    -0.133 r  ifetch/imem_i_15/O
                         net (fo=15, routed)          1.378     1.246    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y31         RAMB18E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.104    -0.487    ifetch/clk_out1
    SLICE_X69Y65         LUT4 (Prop_lut4_I3_O)        0.055    -0.432 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          0.738     0.306    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y31         RAMB18E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.278     0.583    
                         clock uncertainty            0.319     0.902    
    RAMB18_X1Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.194     1.096    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.150    





