
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  0000033c  000003d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000033c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000009  00800104  00800104  000003d4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000003d4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000404  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  00000444  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000065a  00000000  00000000  000004fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000029f  00000000  00000000  00000b56  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000005e0  00000000  00000000  00000df5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001f4  00000000  00000000  000013d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000031b  00000000  00000000  000015cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004a2  00000000  00000000  000018e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  00001d89  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
   e:	00 00       	nop
  10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	bd c0       	rjmp	.+378    	; 0x1b0 <__vector_13>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	29 c1       	rjmp	.+594    	; 0x2a0 <__vector_19>
  4e:	00 00       	nop
  50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e4       	ldi	r29, 0x40	; 64
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	ec e3       	ldi	r30, 0x3C	; 60
  a0:	f3 e0       	ldi	r31, 0x03	; 3
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	a4 30       	cpi	r26, 0x04	; 4
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	a4 e0       	ldi	r26, 0x04	; 4
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	ad 30       	cpi	r26, 0x0D	; 13
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	fd d0       	rcall	.+506    	; 0x2be <main>
  c4:	39 c1       	rjmp	.+626    	; 0x338 <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <Slave_Tick>:
	PORTB &= (0 << 4);
	while(!(SPSR & (1<<SPIF))) { // wait for transmission to complete
		;
	}
	// set SS high
	PORTB |= (1 << 4);
  c8:	02 97       	sbiw	r24, 0x02	; 2
  ca:	30 f4       	brcc	.+12     	; 0xd8 <Slave_Tick+0x10>
  cc:	80 91 0c 01 	lds	r24, 0x010C
  d0:	8b b9       	out	0x0b, r24	; 11
  d2:	81 e0       	ldi	r24, 0x01	; 1
  d4:	90 e0       	ldi	r25, 0x00	; 0
  d6:	08 95       	ret
  d8:	80 e0       	ldi	r24, 0x00	; 0
  da:	90 e0       	ldi	r25, 0x00	; 0
  dc:	08 95       	ret

000000de <TimerISR>:
  de:	cf 92       	push	r12
  e0:	df 92       	push	r13
  e2:	ef 92       	push	r14
  e4:	ff 92       	push	r15
  e6:	1f 93       	push	r17
  e8:	cf 93       	push	r28
  ea:	df 93       	push	r29
  ec:	10 92 04 01 	sts	0x0104, r1
  f0:	80 91 05 01 	lds	r24, 0x0105
  f4:	88 23       	and	r24, r24
  f6:	09 f4       	brne	.+2      	; 0xfa <TimerISR+0x1c>
  f8:	53 c0       	rjmp	.+166    	; 0x1a0 <TimerISR+0xc2>
  fa:	80 e0       	ldi	r24, 0x00	; 0
  fc:	1b e0       	ldi	r17, 0x0B	; 11
  fe:	c0 91 0a 01 	lds	r28, 0x010A
 102:	d0 91 0b 01 	lds	r29, 0x010B
 106:	18 9f       	mul	r17, r24
 108:	c0 0d       	add	r28, r0
 10a:	d1 1d       	adc	r29, r1
 10c:	11 24       	eor	r1, r1
 10e:	4d 81       	ldd	r20, Y+5	; 0x05
 110:	5e 81       	ldd	r21, Y+6	; 0x06
 112:	6f 81       	ldd	r22, Y+7	; 0x07
 114:	78 85       	ldd	r23, Y+8	; 0x08
 116:	89 81       	ldd	r24, Y+1	; 0x01
 118:	9a 81       	ldd	r25, Y+2	; 0x02
 11a:	ab 81       	ldd	r26, Y+3	; 0x03
 11c:	bc 81       	ldd	r27, Y+4	; 0x04
 11e:	48 17       	cp	r20, r24
 120:	59 07       	cpc	r21, r25
 122:	6a 07       	cpc	r22, r26
 124:	7b 07       	cpc	r23, r27
 126:	b0 f0       	brcs	.+44     	; 0x154 <TimerISR+0x76>
 128:	88 81       	ld	r24, Y
 12a:	e9 85       	ldd	r30, Y+9	; 0x09
 12c:	fa 85       	ldd	r31, Y+10	; 0x0a
 12e:	08 2e       	mov	r0, r24
 130:	00 0c       	add	r0, r0
 132:	99 0b       	sbc	r25, r25
 134:	09 95       	icall
 136:	88 83       	st	Y, r24
 138:	80 91 04 01 	lds	r24, 0x0104
 13c:	e0 91 0a 01 	lds	r30, 0x010A
 140:	f0 91 0b 01 	lds	r31, 0x010B
 144:	18 9f       	mul	r17, r24
 146:	e0 0d       	add	r30, r0
 148:	f1 1d       	adc	r31, r1
 14a:	11 24       	eor	r1, r1
 14c:	15 82       	std	Z+5, r1	; 0x05
 14e:	16 82       	std	Z+6, r1	; 0x06
 150:	17 82       	std	Z+7, r1	; 0x07
 152:	10 86       	std	Z+8, r1	; 0x08
 154:	80 91 04 01 	lds	r24, 0x0104
 158:	e0 91 0a 01 	lds	r30, 0x010A
 15c:	f0 91 0b 01 	lds	r31, 0x010B
 160:	18 9f       	mul	r17, r24
 162:	e0 0d       	add	r30, r0
 164:	f1 1d       	adc	r31, r1
 166:	11 24       	eor	r1, r1
 168:	c5 80       	ldd	r12, Z+5	; 0x05
 16a:	d6 80       	ldd	r13, Z+6	; 0x06
 16c:	e7 80       	ldd	r14, Z+7	; 0x07
 16e:	f0 84       	ldd	r15, Z+8	; 0x08
 170:	40 91 00 01 	lds	r20, 0x0100
 174:	50 91 01 01 	lds	r21, 0x0101
 178:	60 91 02 01 	lds	r22, 0x0102
 17c:	70 91 03 01 	lds	r23, 0x0103
 180:	4c 0d       	add	r20, r12
 182:	5d 1d       	adc	r21, r13
 184:	6e 1d       	adc	r22, r14
 186:	7f 1d       	adc	r23, r15
 188:	45 83       	std	Z+5, r20	; 0x05
 18a:	56 83       	std	Z+6, r21	; 0x06
 18c:	67 83       	std	Z+7, r22	; 0x07
 18e:	70 87       	std	Z+8, r23	; 0x08
 190:	8f 5f       	subi	r24, 0xFF	; 255
 192:	80 93 04 01 	sts	0x0104, r24
 196:	90 91 05 01 	lds	r25, 0x0105
 19a:	89 17       	cp	r24, r25
 19c:	08 f4       	brcc	.+2      	; 0x1a0 <TimerISR+0xc2>
 19e:	af cf       	rjmp	.-162    	; 0xfe <TimerISR+0x20>
 1a0:	df 91       	pop	r29
 1a2:	cf 91       	pop	r28
 1a4:	1f 91       	pop	r17
 1a6:	ff 90       	pop	r15
 1a8:	ef 90       	pop	r14
 1aa:	df 90       	pop	r13
 1ac:	cf 90       	pop	r12
 1ae:	08 95       	ret

000001b0 <__vector_13>:
 1b0:	1f 92       	push	r1
 1b2:	0f 92       	push	r0
 1b4:	0f b6       	in	r0, 0x3f	; 63
 1b6:	0f 92       	push	r0
 1b8:	11 24       	eor	r1, r1
 1ba:	0b b6       	in	r0, 0x3b	; 59
 1bc:	0f 92       	push	r0
 1be:	2f 93       	push	r18
 1c0:	3f 93       	push	r19
 1c2:	4f 93       	push	r20
 1c4:	5f 93       	push	r21
 1c6:	6f 93       	push	r22
 1c8:	7f 93       	push	r23
 1ca:	8f 93       	push	r24
 1cc:	9f 93       	push	r25
 1ce:	af 93       	push	r26
 1d0:	bf 93       	push	r27
 1d2:	ef 93       	push	r30
 1d4:	ff 93       	push	r31
 1d6:	80 91 06 01 	lds	r24, 0x0106
 1da:	90 91 07 01 	lds	r25, 0x0107
 1de:	a0 91 08 01 	lds	r26, 0x0108
 1e2:	b0 91 09 01 	lds	r27, 0x0109
 1e6:	01 97       	sbiw	r24, 0x01	; 1
 1e8:	a1 09       	sbc	r26, r1
 1ea:	b1 09       	sbc	r27, r1
 1ec:	80 93 06 01 	sts	0x0106, r24
 1f0:	90 93 07 01 	sts	0x0107, r25
 1f4:	a0 93 08 01 	sts	0x0108, r26
 1f8:	b0 93 09 01 	sts	0x0109, r27
 1fc:	89 2b       	or	r24, r25
 1fe:	8a 2b       	or	r24, r26
 200:	8b 2b       	or	r24, r27
 202:	89 f4       	brne	.+34     	; 0x226 <__vector_13+0x76>
 204:	6c df       	rcall	.-296    	; 0xde <TimerISR>
 206:	80 91 00 01 	lds	r24, 0x0100
 20a:	90 91 01 01 	lds	r25, 0x0101
 20e:	a0 91 02 01 	lds	r26, 0x0102
 212:	b0 91 03 01 	lds	r27, 0x0103
 216:	80 93 06 01 	sts	0x0106, r24
 21a:	90 93 07 01 	sts	0x0107, r25
 21e:	a0 93 08 01 	sts	0x0108, r26
 222:	b0 93 09 01 	sts	0x0109, r27
 226:	ff 91       	pop	r31
 228:	ef 91       	pop	r30
 22a:	bf 91       	pop	r27
 22c:	af 91       	pop	r26
 22e:	9f 91       	pop	r25
 230:	8f 91       	pop	r24
 232:	7f 91       	pop	r23
 234:	6f 91       	pop	r22
 236:	5f 91       	pop	r21
 238:	4f 91       	pop	r20
 23a:	3f 91       	pop	r19
 23c:	2f 91       	pop	r18
 23e:	0f 90       	pop	r0
 240:	0b be       	out	0x3b, r0	; 59
 242:	0f 90       	pop	r0
 244:	0f be       	out	0x3f, r0	; 63
 246:	0f 90       	pop	r0
 248:	1f 90       	pop	r1
 24a:	18 95       	reti

0000024c <TimerOn>:
 24c:	8b e0       	ldi	r24, 0x0B	; 11
 24e:	80 93 81 00 	sts	0x0081, r24
 252:	8d e7       	ldi	r24, 0x7D	; 125
 254:	90 e0       	ldi	r25, 0x00	; 0
 256:	90 93 89 00 	sts	0x0089, r25
 25a:	80 93 88 00 	sts	0x0088, r24
 25e:	82 e0       	ldi	r24, 0x02	; 2
 260:	80 93 6f 00 	sts	0x006F, r24
 264:	10 92 85 00 	sts	0x0085, r1
 268:	10 92 84 00 	sts	0x0084, r1
 26c:	80 91 00 01 	lds	r24, 0x0100
 270:	90 91 01 01 	lds	r25, 0x0101
 274:	a0 91 02 01 	lds	r26, 0x0102
 278:	b0 91 03 01 	lds	r27, 0x0103
 27c:	80 93 06 01 	sts	0x0106, r24
 280:	90 93 07 01 	sts	0x0107, r25
 284:	a0 93 08 01 	sts	0x0108, r26
 288:	b0 93 09 01 	sts	0x0109, r27
 28c:	8f b7       	in	r24, 0x3f	; 63
 28e:	80 68       	ori	r24, 0x80	; 128
 290:	8f bf       	out	0x3f, r24	; 63
 292:	08 95       	ret

00000294 <SPI_ServantInit>:
}

// Servant code
void SPI_ServantInit(void) {
	// set DDRB to have MISO line as output and MOSI, SCK, and SS as input
	DDRB = (1 << 6);
 294:	80 e4       	ldi	r24, 0x40	; 64
 296:	84 b9       	out	0x04, r24	; 4
	// set SPCR register to enable SPI and enable SPI interrupt (pg. 168)
	SPCR = (1 << SPE) | (1 << 7);
 298:	80 ec       	ldi	r24, 0xC0	; 192
 29a:	8c bd       	out	0x2c, r24	; 44
	// make sure global interrupts are enabled on SREG register (pg. 9)
	sei();
 29c:	78 94       	sei
 29e:	08 95       	ret

000002a0 <__vector_19>:
}

ISR(SPI_STC_vect) { // this is enabled in with the SPCR register’s “SPI
 2a0:	1f 92       	push	r1
 2a2:	0f 92       	push	r0
 2a4:	0f b6       	in	r0, 0x3f	; 63
 2a6:	0f 92       	push	r0
 2a8:	11 24       	eor	r1, r1
 2aa:	8f 93       	push	r24
	// SPDR contains the received data, e.g. unsigned char 
	receivedData = SPDR;
 2ac:	8e b5       	in	r24, 0x2e	; 46
 2ae:	80 93 0c 01 	sts	0x010C, r24
}
 2b2:	8f 91       	pop	r24
 2b4:	0f 90       	pop	r0
 2b6:	0f be       	out	0x3f, r0	; 63
 2b8:	0f 90       	pop	r0
 2ba:	1f 90       	pop	r1
 2bc:	18 95       	reti

000002be <main>:
		break;
	}
	return state;
}

int main(void) {
 2be:	cf 93       	push	r28
 2c0:	df 93       	push	r29
 2c2:	cd b7       	in	r28, 0x3d	; 61
 2c4:	de b7       	in	r29, 0x3e	; 62
 2c6:	2b 97       	sbiw	r28, 0x0b	; 11
 2c8:	0f b6       	in	r0, 0x3f	; 63
 2ca:	f8 94       	cli
 2cc:	de bf       	out	0x3e, r29	; 62
 2ce:	0f be       	out	0x3f, r0	; 63
 2d0:	cd bf       	out	0x3d, r28	; 61
	DDRA = 0xFF; PORTA = 0x00;
 2d2:	8f ef       	ldi	r24, 0xFF	; 255
 2d4:	81 b9       	out	0x01, r24	; 1
 2d6:	12 b8       	out	0x02, r1	; 2
	DDRD = 0xFF; PORTD = 0x00;
 2d8:	8a b9       	out	0x0a, r24	; 10
 2da:	1b b8       	out	0x0b, r1	; 11
	
	tasksNum = 1; // declare number of tasks
 2dc:	91 e0       	ldi	r25, 0x01	; 1
 2de:	90 93 05 01 	sts	0x0105, r25
	task myTasks[1]; // initialize the task array
	tasks = myTasks; // set the task array
 2e2:	9e 01       	movw	r18, r28
 2e4:	2f 5f       	subi	r18, 0xFF	; 255
 2e6:	3f 4f       	sbci	r19, 0xFF	; 255
 2e8:	30 93 0b 01 	sts	0x010B, r19
 2ec:	20 93 0a 01 	sts	0x010A, r18
	
	//Define tasks
	unsigned char i = 0; // task counter
	tasks[i].state = -1;
 2f0:	89 83       	std	Y+1, r24	; 0x01
	tasks[i].period = 2;
 2f2:	82 e0       	ldi	r24, 0x02	; 2
 2f4:	90 e0       	ldi	r25, 0x00	; 0
 2f6:	a0 e0       	ldi	r26, 0x00	; 0
 2f8:	b0 e0       	ldi	r27, 0x00	; 0
 2fa:	8a 83       	std	Y+2, r24	; 0x02
 2fc:	9b 83       	std	Y+3, r25	; 0x03
 2fe:	ac 83       	std	Y+4, r26	; 0x04
 300:	bd 83       	std	Y+5, r27	; 0x05
	tasks[i].elapsedTime = tasks[i].period;
 302:	8e 83       	std	Y+6, r24	; 0x06
 304:	9f 83       	std	Y+7, r25	; 0x07
 306:	a8 87       	std	Y+8, r26	; 0x08
 308:	b9 87       	std	Y+9, r27	; 0x09
	tasks[i].TickFct = &Slave_Tick;
 30a:	24 e6       	ldi	r18, 0x64	; 100
 30c:	30 e0       	ldi	r19, 0x00	; 0
 30e:	3b 87       	std	Y+11, r19	; 0x0b
 310:	2a 87       	std	Y+10, r18	; 0x0a
}

///////////////////////////////////////////////////////////////////////////////
// Set TimerISR() to tick every m ms
void TimerSet(unsigned long m) {
	tasksPeriodGCD = m;
 312:	80 93 00 01 	sts	0x0100, r24
 316:	90 93 01 01 	sts	0x0101, r25
 31a:	a0 93 02 01 	sts	0x0102, r26
 31e:	b0 93 03 01 	sts	0x0103, r27
	tasksPeriodCntDown = tasksPeriodGCD;
 322:	80 93 06 01 	sts	0x0106, r24
 326:	90 93 07 01 	sts	0x0107, r25
 32a:	a0 93 08 01 	sts	0x0108, r26
 32e:	b0 93 09 01 	sts	0x0109, r27
	
	TimerSet(2); // value set should be GCD of all tasks
	TimerOn();
 332:	8c df       	rcall	.-232    	; 0x24c <TimerOn>

	SPI_ServantInit();
 334:	af df       	rcall	.-162    	; 0x294 <SPI_ServantInit>
	
    while(1) {
    }
 336:	ff cf       	rjmp	.-2      	; 0x336 <main+0x78>

00000338 <_exit>:
 338:	f8 94       	cli

0000033a <__stop_program>:
 33a:	ff cf       	rjmp	.-2      	; 0x33a <__stop_program>
