// Seed: 1261626098
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    output tri1 id_2
);
  always @(posedge 1 == id_1 or posedge id_1) release id_2;
  wire id_4;
  wire id_5;
  tri  id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    input logic id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    output logic id_4
);
  initial begin
    id_4 <= 1;
    id_4 = 1;
    $display(id_2);
  end
  assign id_4 = 1 * 1 - 1;
  always @(posedge id_0) if (0) id_4 <= id_0;
  xnor (id_4, id_2, id_3, id_0);
  module_0(
      id_1, id_3, id_1
  );
endmodule
