INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devider
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sim_1/new/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
