origin:
  - repository: https://github.com/chipsalliance/Cores-VeeR-EH1.git
    revision: 915fb34a5b38ef14c5d5c05431765ad8b912bc34
    licenses:
      - LICENSE-VeeR-EH1

compile:
  verilogSourceFiles:
    - src/veer_types.sv
    - src/veer_wrapper.sv
    - src/mem.sv
    - src/pic_ctrl.sv
    - src/veer.sv
    - src/dma_ctrl.sv
    - src/ifu_aln_ctl.sv
    - src/ifu_compress_ctl.sv
    - src/ifu_ifc_ctl.sv
    - src/ifu_bp_ctl.sv
    - src/ifu_ic_mem.sv
    - src/ifu_mem_ctl.sv
    - src/ifu_iccm_mem.sv
    - src/ifu.sv
    - src/dec_decode_ctl.sv
    - src/dec_gpr_ctl.sv
    - src/dec_ib_ctl.sv
    - src/dec_tlu_ctl.sv
    - src/dec_trigger.sv
    - src/dec.sv
    - src/exu_alu_ctl.sv
    - src/exu_mul_ctl.sv
    - src/exu_div_ctl.sv
    - src/exu.sv
    - src/lsu.sv
    - src/lsu_clkdomain.sv
    - src/lsu_addrcheck.sv
    - src/lsu_lsc_ctl.sv
    - src/lsu_stbuf.sv
    - src/lsu_bus_buffer.sv
    - src/lsu_bus_intf.sv
    - src/lsu_ecc.sv
    - src/lsu_dccm_mem.sv
    - src/lsu_dccm_ctl.sv
    - src/lsu_trigger.sv
    - src/dbg.sv
    - src/dmi_wrapper.v
    - src/dmi_jtag_to_core_sync.v
    - src/rvjtag_tap.sv
    - src/beh_lib.sv
    - src/mem_lib.sv
    - src/tb_top.sv
    - src/ahb_sif.sv
  verilogIncludeFiles:
    - src/axi_lsu_dma_bridge.sv
    - src/dasm.svi
    - src/global.h
  topModule: tb_top
  mainClock: tb_top.core_clk
  verilatorArgs:
    - --autoflush

execute:
  common:
    postHook: tests/post.bash
  tests:
    hello:
      files:
        - tests/hello/program.hex
    cmark:
      files:
        - tests/cmark/program.hex
    cmark_iccm:
      files:
        - tests/cmark_iccm/program.hex
    dhry:
      files:
        - tests/dhry/program.hex

configurations:
  default:
    compile:
      verilogIncludeFiles:
        - src/default/common_defines.vh
        - src/default/pic_map_auto.h
    execute:
      tests:
        hello:
          tags: [ sanity ]
        cmark:
          args: [ +iterations=20 ]
          tags: [ standard ]
        cmark_iccm:
          args: [ +iterations=50 ]
        dhry:
          args: [ +iterations=38000 ]

  hiperf:
    compile:
      verilogIncludeFiles:
        - src/hiperf/common_defines.vh
        - src/hiperf/pic_map_auto.h
    execute:
      tests:
        cmark:
          args: [ +iterations=10 ]
        cmark_iccm:
          args: [ +iterations=24 ]
        dhry:
          args: [ +iterations=22500 ]

  asic:
    compile:
      verilogIncludeFiles:
        - src/asic/common_defines.vh
        - src/asic/pic_map_auto.h
    execute:
      tests:
        cmark:
          args: [ +iterations=12 ]
        cmark_iccm:
          args: [ +iterations=29 ]
        dhry:
          args: [ +iterations=22000 ]
