/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module opqrs_flat(CLK, TMODE, RESET_D1_R_N, DISABLEC, INVALIDATE, MEMSEQUENTIAL, MEMZEROFIRST, MEMFULLWORD, EXT_DCREQRAM_R, DC_GNTRAM_R, DATAIN_0, DATAIN_1, DATAIN_2, DATAIN_3, DATAIN_4, DATAIN_5, DATAIN_6, DATAIN_7, DATAIN_8, DATAIN_9, DATAIN_10
, DATAIN_11, DATAIN_12, DATAIN_13, DATAIN_14, DATAIN_15, DATAIN_16, DATAIN_17, DATAIN_18, DATAIN_19, DATAIN_20, DATAIN_21, DATAIN_22, DATAIN_23, DATAIN_24, DATAIN_25, DATAIN_26, DATAIN_27, DATAIN_28, DATAIN_29, DATAIN_30, DATAIN_31
, DC_DATAOUT_0, DC_DATAOUT_1, DC_DATAOUT_2, DC_DATAOUT_3, DC_DATAOUT_4, DC_DATAOUT_5, DC_DATAOUT_6, DC_DATAOUT_7, DC_DATAOUT_8, DC_DATAOUT_9, DC_DATAOUT_10, DC_DATAOUT_11, DC_DATAOUT_12, DC_DATAOUT_13, DC_DATAOUT_14, DC_DATAOUT_15, DC_DATAOUT_16, DC_DATAOUT_17, DC_DATAOUT_18, DC_DATAOUT_19, DC_DATAOUT_20
, DC_DATAOUT_21, DC_DATAOUT_22, DC_DATAOUT_23, DC_DATAOUT_24, DC_DATAOUT_25, DC_DATAOUT_26, DC_DATAOUT_27, DC_DATAOUT_28, DC_DATAOUT_29, DC_DATAOUT_30, DC_DATAOUT_31, DC_DATAOE, DC_LBCOE, DC_USEPROCIN, NEXTADDR_0, NEXTADDR_1, NEXTADDR_2, NEXTADDR_3, NEXTADDR_4, NEXTADDR_5, NEXTADDR_6
, NEXTADDR_7, NEXTADDR_8, NEXTADDR_9, NEXTADDR_10, NEXTADDR_11, NEXTADDR_12, NEXTADDR_13, NEXTADDR_14, NEXTADDR_15, NEXTADDR_16, NEXTADDR_17, NEXTADDR_18, NEXTADDR_19, NEXTADDR_20, NEXTADDR_21, NEXTADDR_22, NEXTADDR_23, NEXTADDR_24, NEXTADDR_25, NEXTADDR_26, NEXTADDR_27
, NEXTADDR_28, NEXTADDR_29, NEXTADDR_30, NEXTADDR_31, NEXTRDOP, NEXTWROP, NEXTBE_0, NEXTBE_1, NEXTBE_2, NEXTBE_3, NEXTSX, DWORD_E, DS_VAL, DC_VAL, LACK_0, LACK_1, EXCP, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3
, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13, DC_MISS_P, DC_MISS_R, DC_BAREMISS_R, DC_HALT_W_R_0, DC_HALT_W_R_1, DC_HALT_W_R_2, DC_HALT_M_R_0, DC_HALT_M_R_1, DC_HALT_M_R_2, DC_RPQUIETIFNBA, DC_RPQUIETIFB
, DC_RPALGNIFNBNA, DC_RPALGNIFB, DC_TAGINDEX_4, DC_TAGINDEX_5, DC_TAGINDEX_6, DC_TAGINDEX_7, DC_TAGINDEX_8, DC_TAGINDEX_9, DC_TAGINDEX_10, DCR_TAGRD_10, DCR_TAGRD_11, DCR_TAGRD_12, DCR_TAGRD_13, DCR_TAGRD_14, DCR_TAGRD_15, DCR_TAGRD_16, DCR_TAGRD_17, DCR_TAGRD_18, DCR_TAGRD_19, DCR_TAGRD_20, DCR_TAGRD_21
, DCR_TAGRD_22, DCR_TAGRD_23, DCR_TAGRD_24, DCR_TAGRD_25, DCR_TAGRD_26, DCR_TAGRD_27, DCR_TAGRD_28, DCR_TAGRD_29, DCR_TAGRD_30, DCR_TAGRD_31, DCR_TAGRD_32, DC_TAGWR_10, DC_TAGWR_11, DC_TAGWR_12, DC_TAGWR_13, DC_TAGWR_14, DC_TAGWR_15, DC_TAGWR_16, DC_TAGWR_17, DC_TAGWR_18, DC_TAGWR_19
, DC_TAGWR_20, DC_TAGWR_21, DC_TAGWR_22, DC_TAGWR_23, DC_TAGWR_24, DC_TAGWR_25, DC_TAGWR_26, DC_TAGWR_27, DC_TAGWR_28, DC_TAGWR_29, DC_TAGWR_30, DC_TAGWR_31, DC_TAGWR_32, DCC_TAGMASK_10, DC_TAGWE, DC_TAGWEN, DC_TAGRE, DC_TAGREN, DC_TAGCS, DC_TAGCSN, DC_DATAINDEX_2
, DC_DATAINDEX_3, DC_DATAINDEX_4, DC_DATAINDEX_5, DC_DATAINDEX_6, DC_DATAINDEX_7, DC_DATAINDEX_8, DC_DATAINDEX_9, DC_DATAINDEX_10, DCR_DATARD_0, DCR_DATARD_1, DCR_DATARD_2, DCR_DATARD_3, DCR_DATARD_4, DCR_DATARD_5, DCR_DATARD_6, DCR_DATARD_7, DCR_DATARD_8, DCR_DATARD_9, DCR_DATARD_10, DCR_DATARD_11, DCR_DATARD_12
, DCR_DATARD_13, DCR_DATARD_14, DCR_DATARD_15, DCR_DATARD_16, DCR_DATARD_17, DCR_DATARD_18, DCR_DATARD_19, DCR_DATARD_20, DCR_DATARD_21, DCR_DATARD_22, DCR_DATARD_23, DCR_DATARD_24, DCR_DATARD_25, DCR_DATARD_26, DCR_DATARD_27, DCR_DATARD_28, DCR_DATARD_29, DCR_DATARD_30, DCR_DATARD_31, DC_DATAWR_0, DC_DATAWR_1
, DC_DATAWR_2, DC_DATAWR_3, DC_DATAWR_4, DC_DATAWR_5, DC_DATAWR_6, DC_DATAWR_7, DC_DATAWR_8, DC_DATAWR_9, DC_DATAWR_10, DC_DATAWR_11, DC_DATAWR_12, DC_DATAWR_13, DC_DATAWR_14, DC_DATAWR_15, DC_DATAWR_16, DC_DATAWR_17, DC_DATAWR_18, DC_DATAWR_19, DC_DATAWR_20, DC_DATAWR_21, DC_DATAWR_22
, DC_DATAWR_23, DC_DATAWR_24, DC_DATAWR_25, DC_DATAWR_26, DC_DATAWR_27, DC_DATAWR_28, DC_DATAWR_29, DC_DATAWR_30, DC_DATAWR_31, DC_DATAWE, DC_DATAWEN, DC_DATARE, DC_DATAREN, DC_DATACS, DC_DATACSN, DC_CSTWBUS);
  input CLK;
  wire CLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input DISABLEC;
  wire DISABLEC;
  input INVALIDATE;
  wire INVALIDATE;
  input MEMSEQUENTIAL;
  wire MEMSEQUENTIAL;
  input MEMZEROFIRST;
  wire MEMZEROFIRST;
  input MEMFULLWORD;
  wire MEMFULLWORD;
  input EXT_DCREQRAM_R;
  wire EXT_DCREQRAM_R;
  output DC_GNTRAM_R;
  reg DC_GNTRAM_R;
  input DATAIN_0;
  wire DATAIN_0;
  input DATAIN_1;
  wire DATAIN_1;
  input DATAIN_2;
  wire DATAIN_2;
  input DATAIN_3;
  wire DATAIN_3;
  input DATAIN_4;
  wire DATAIN_4;
  input DATAIN_5;
  wire DATAIN_5;
  input DATAIN_6;
  wire DATAIN_6;
  input DATAIN_7;
  wire DATAIN_7;
  input DATAIN_8;
  wire DATAIN_8;
  input DATAIN_9;
  wire DATAIN_9;
  input DATAIN_10;
  wire DATAIN_10;
  input DATAIN_11;
  wire DATAIN_11;
  input DATAIN_12;
  wire DATAIN_12;
  input DATAIN_13;
  wire DATAIN_13;
  input DATAIN_14;
  wire DATAIN_14;
  input DATAIN_15;
  wire DATAIN_15;
  input DATAIN_16;
  wire DATAIN_16;
  input DATAIN_17;
  wire DATAIN_17;
  input DATAIN_18;
  wire DATAIN_18;
  input DATAIN_19;
  wire DATAIN_19;
  input DATAIN_20;
  wire DATAIN_20;
  input DATAIN_21;
  wire DATAIN_21;
  input DATAIN_22;
  wire DATAIN_22;
  input DATAIN_23;
  wire DATAIN_23;
  input DATAIN_24;
  wire DATAIN_24;
  input DATAIN_25;
  wire DATAIN_25;
  input DATAIN_26;
  wire DATAIN_26;
  input DATAIN_27;
  wire DATAIN_27;
  input DATAIN_28;
  wire DATAIN_28;
  input DATAIN_29;
  wire DATAIN_29;
  input DATAIN_30;
  wire DATAIN_30;
  input DATAIN_31;
  wire DATAIN_31;
  output DC_DATAOUT_0;
  wire DC_DATAOUT_0;
  output DC_DATAOUT_1;
  wire DC_DATAOUT_1;
  output DC_DATAOUT_2;
  wire DC_DATAOUT_2;
  output DC_DATAOUT_3;
  wire DC_DATAOUT_3;
  output DC_DATAOUT_4;
  wire DC_DATAOUT_4;
  output DC_DATAOUT_5;
  wire DC_DATAOUT_5;
  output DC_DATAOUT_6;
  wire DC_DATAOUT_6;
  output DC_DATAOUT_7;
  wire DC_DATAOUT_7;
  output DC_DATAOUT_8;
  wire DC_DATAOUT_8;
  output DC_DATAOUT_9;
  wire DC_DATAOUT_9;
  output DC_DATAOUT_10;
  wire DC_DATAOUT_10;
  output DC_DATAOUT_11;
  wire DC_DATAOUT_11;
  output DC_DATAOUT_12;
  wire DC_DATAOUT_12;
  output DC_DATAOUT_13;
  wire DC_DATAOUT_13;
  output DC_DATAOUT_14;
  wire DC_DATAOUT_14;
  output DC_DATAOUT_15;
  wire DC_DATAOUT_15;
  output DC_DATAOUT_16;
  wire DC_DATAOUT_16;
  output DC_DATAOUT_17;
  wire DC_DATAOUT_17;
  output DC_DATAOUT_18;
  wire DC_DATAOUT_18;
  output DC_DATAOUT_19;
  wire DC_DATAOUT_19;
  output DC_DATAOUT_20;
  wire DC_DATAOUT_20;
  output DC_DATAOUT_21;
  wire DC_DATAOUT_21;
  output DC_DATAOUT_22;
  wire DC_DATAOUT_22;
  output DC_DATAOUT_23;
  wire DC_DATAOUT_23;
  output DC_DATAOUT_24;
  wire DC_DATAOUT_24;
  output DC_DATAOUT_25;
  wire DC_DATAOUT_25;
  output DC_DATAOUT_26;
  wire DC_DATAOUT_26;
  output DC_DATAOUT_27;
  wire DC_DATAOUT_27;
  output DC_DATAOUT_28;
  wire DC_DATAOUT_28;
  output DC_DATAOUT_29;
  wire DC_DATAOUT_29;
  output DC_DATAOUT_30;
  wire DC_DATAOUT_30;
  output DC_DATAOUT_31;
  wire DC_DATAOUT_31;
  output DC_DATAOE;
  wire DC_DATAOE;
  output DC_LBCOE;
  wire DC_LBCOE;
  output DC_USEPROCIN;
  wire DC_USEPROCIN;
  input NEXTADDR_0;
  wire NEXTADDR_0;
  input NEXTADDR_1;
  wire NEXTADDR_1;
  input NEXTADDR_2;
  wire NEXTADDR_2;
  input NEXTADDR_3;
  wire NEXTADDR_3;
  input NEXTADDR_4;
  wire NEXTADDR_4;
  input NEXTADDR_5;
  wire NEXTADDR_5;
  input NEXTADDR_6;
  wire NEXTADDR_6;
  input NEXTADDR_7;
  wire NEXTADDR_7;
  input NEXTADDR_8;
  wire NEXTADDR_8;
  input NEXTADDR_9;
  wire NEXTADDR_9;
  input NEXTADDR_10;
  wire NEXTADDR_10;
  input NEXTADDR_11;
  wire NEXTADDR_11;
  input NEXTADDR_12;
  wire NEXTADDR_12;
  input NEXTADDR_13;
  wire NEXTADDR_13;
  input NEXTADDR_14;
  wire NEXTADDR_14;
  input NEXTADDR_15;
  wire NEXTADDR_15;
  input NEXTADDR_16;
  wire NEXTADDR_16;
  input NEXTADDR_17;
  wire NEXTADDR_17;
  input NEXTADDR_18;
  wire NEXTADDR_18;
  input NEXTADDR_19;
  wire NEXTADDR_19;
  input NEXTADDR_20;
  wire NEXTADDR_20;
  input NEXTADDR_21;
  wire NEXTADDR_21;
  input NEXTADDR_22;
  wire NEXTADDR_22;
  input NEXTADDR_23;
  wire NEXTADDR_23;
  input NEXTADDR_24;
  wire NEXTADDR_24;
  input NEXTADDR_25;
  wire NEXTADDR_25;
  input NEXTADDR_26;
  wire NEXTADDR_26;
  input NEXTADDR_27;
  wire NEXTADDR_27;
  input NEXTADDR_28;
  wire NEXTADDR_28;
  input NEXTADDR_29;
  wire NEXTADDR_29;
  input NEXTADDR_30;
  wire NEXTADDR_30;
  input NEXTADDR_31;
  wire NEXTADDR_31;
  input NEXTRDOP;
  wire NEXTRDOP;
  input NEXTWROP;
  wire NEXTWROP;
  input NEXTBE_0;
  wire NEXTBE_0;
  input NEXTBE_1;
  wire NEXTBE_1;
  input NEXTBE_2;
  wire NEXTBE_2;
  input NEXTBE_3;
  wire NEXTBE_3;
  input NEXTSX;
  wire NEXTSX;
  input DWORD_E;
  wire DWORD_E;
  input DS_VAL;
  wire DS_VAL;
  output DC_VAL;
  wire DC_VAL;
  input LACK_0;
  wire LACK_0;
  input LACK_1;
  wire LACK_1;
  input EXCP;
  wire EXCP;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  output DC_MISS_P;
  wire DC_MISS_P;
  output DC_MISS_R;
  reg DC_MISS_R;
  output DC_BAREMISS_R;
  reg DC_BAREMISS_R;
  output DC_HALT_W_R_0;
  wire DC_HALT_W_R_0;
  output DC_HALT_W_R_1;
  wire DC_HALT_W_R_1;
  output DC_HALT_W_R_2;
  wire DC_HALT_W_R_2;
  output DC_HALT_M_R_0;
  wire DC_HALT_M_R_0;
  output DC_HALT_M_R_1;
  wire DC_HALT_M_R_1;
  output DC_HALT_M_R_2;
  wire DC_HALT_M_R_2;
  output DC_RPQUIETIFNBA;
  wire DC_RPQUIETIFNBA;
  output DC_RPQUIETIFB;
  wire DC_RPQUIETIFB;
  output DC_RPALGNIFNBNA;
  wire DC_RPALGNIFNBNA;
  output DC_RPALGNIFB;
  wire DC_RPALGNIFB;
  output DC_TAGINDEX_4;
  wire DC_TAGINDEX_4;
  output DC_TAGINDEX_5;
  wire DC_TAGINDEX_5;
  output DC_TAGINDEX_6;
  wire DC_TAGINDEX_6;
  output DC_TAGINDEX_7;
  wire DC_TAGINDEX_7;
  output DC_TAGINDEX_8;
  wire DC_TAGINDEX_8;
  output DC_TAGINDEX_9;
  wire DC_TAGINDEX_9;
  output DC_TAGINDEX_10;
  wire DC_TAGINDEX_10;
  input DCR_TAGRD_10;
  wire DCR_TAGRD_10;
  input DCR_TAGRD_11;
  wire DCR_TAGRD_11;
  input DCR_TAGRD_12;
  wire DCR_TAGRD_12;
  input DCR_TAGRD_13;
  wire DCR_TAGRD_13;
  input DCR_TAGRD_14;
  wire DCR_TAGRD_14;
  input DCR_TAGRD_15;
  wire DCR_TAGRD_15;
  input DCR_TAGRD_16;
  wire DCR_TAGRD_16;
  input DCR_TAGRD_17;
  wire DCR_TAGRD_17;
  input DCR_TAGRD_18;
  wire DCR_TAGRD_18;
  input DCR_TAGRD_19;
  wire DCR_TAGRD_19;
  input DCR_TAGRD_20;
  wire DCR_TAGRD_20;
  input DCR_TAGRD_21;
  wire DCR_TAGRD_21;
  input DCR_TAGRD_22;
  wire DCR_TAGRD_22;
  input DCR_TAGRD_23;
  wire DCR_TAGRD_23;
  input DCR_TAGRD_24;
  wire DCR_TAGRD_24;
  input DCR_TAGRD_25;
  wire DCR_TAGRD_25;
  input DCR_TAGRD_26;
  wire DCR_TAGRD_26;
  input DCR_TAGRD_27;
  wire DCR_TAGRD_27;
  input DCR_TAGRD_28;
  wire DCR_TAGRD_28;
  input DCR_TAGRD_29;
  wire DCR_TAGRD_29;
  input DCR_TAGRD_30;
  wire DCR_TAGRD_30;
  input DCR_TAGRD_31;
  wire DCR_TAGRD_31;
  input DCR_TAGRD_32;
  wire DCR_TAGRD_32;
  output DC_TAGWR_10;
  wire DC_TAGWR_10;
  output DC_TAGWR_11;
  wire DC_TAGWR_11;
  output DC_TAGWR_12;
  wire DC_TAGWR_12;
  output DC_TAGWR_13;
  wire DC_TAGWR_13;
  output DC_TAGWR_14;
  wire DC_TAGWR_14;
  output DC_TAGWR_15;
  wire DC_TAGWR_15;
  output DC_TAGWR_16;
  wire DC_TAGWR_16;
  output DC_TAGWR_17;
  wire DC_TAGWR_17;
  output DC_TAGWR_18;
  wire DC_TAGWR_18;
  output DC_TAGWR_19;
  wire DC_TAGWR_19;
  output DC_TAGWR_20;
  wire DC_TAGWR_20;
  output DC_TAGWR_21;
  wire DC_TAGWR_21;
  output DC_TAGWR_22;
  wire DC_TAGWR_22;
  output DC_TAGWR_23;
  wire DC_TAGWR_23;
  output DC_TAGWR_24;
  wire DC_TAGWR_24;
  output DC_TAGWR_25;
  wire DC_TAGWR_25;
  output DC_TAGWR_26;
  wire DC_TAGWR_26;
  output DC_TAGWR_27;
  wire DC_TAGWR_27;
  output DC_TAGWR_28;
  wire DC_TAGWR_28;
  output DC_TAGWR_29;
  wire DC_TAGWR_29;
  output DC_TAGWR_30;
  wire DC_TAGWR_30;
  output DC_TAGWR_31;
  wire DC_TAGWR_31;
  output DC_TAGWR_32;
  wire DC_TAGWR_32;
  input DCC_TAGMASK_10;
  wire DCC_TAGMASK_10;
  output DC_TAGWE;
  wire DC_TAGWE;
  output DC_TAGWEN;
  wire DC_TAGWEN;
  output DC_TAGRE;
  wire DC_TAGRE;
  output DC_TAGREN;
  wire DC_TAGREN;
  output DC_TAGCS;
  wire DC_TAGCS;
  output DC_TAGCSN;
  wire DC_TAGCSN;
  output DC_DATAINDEX_2;
  wire DC_DATAINDEX_2;
  output DC_DATAINDEX_3;
  wire DC_DATAINDEX_3;
  output DC_DATAINDEX_4;
  wire DC_DATAINDEX_4;
  output DC_DATAINDEX_5;
  wire DC_DATAINDEX_5;
  output DC_DATAINDEX_6;
  wire DC_DATAINDEX_6;
  output DC_DATAINDEX_7;
  wire DC_DATAINDEX_7;
  output DC_DATAINDEX_8;
  wire DC_DATAINDEX_8;
  output DC_DATAINDEX_9;
  wire DC_DATAINDEX_9;
  output DC_DATAINDEX_10;
  wire DC_DATAINDEX_10;
  input DCR_DATARD_0;
  wire DCR_DATARD_0;
  input DCR_DATARD_1;
  wire DCR_DATARD_1;
  input DCR_DATARD_2;
  wire DCR_DATARD_2;
  input DCR_DATARD_3;
  wire DCR_DATARD_3;
  input DCR_DATARD_4;
  wire DCR_DATARD_4;
  input DCR_DATARD_5;
  wire DCR_DATARD_5;
  input DCR_DATARD_6;
  wire DCR_DATARD_6;
  input DCR_DATARD_7;
  wire DCR_DATARD_7;
  input DCR_DATARD_8;
  wire DCR_DATARD_8;
  input DCR_DATARD_9;
  wire DCR_DATARD_9;
  input DCR_DATARD_10;
  wire DCR_DATARD_10;
  input DCR_DATARD_11;
  wire DCR_DATARD_11;
  input DCR_DATARD_12;
  wire DCR_DATARD_12;
  input DCR_DATARD_13;
  wire DCR_DATARD_13;
  input DCR_DATARD_14;
  wire DCR_DATARD_14;
  input DCR_DATARD_15;
  wire DCR_DATARD_15;
  input DCR_DATARD_16;
  wire DCR_DATARD_16;
  input DCR_DATARD_17;
  wire DCR_DATARD_17;
  input DCR_DATARD_18;
  wire DCR_DATARD_18;
  input DCR_DATARD_19;
  wire DCR_DATARD_19;
  input DCR_DATARD_20;
  wire DCR_DATARD_20;
  input DCR_DATARD_21;
  wire DCR_DATARD_21;
  input DCR_DATARD_22;
  wire DCR_DATARD_22;
  input DCR_DATARD_23;
  wire DCR_DATARD_23;
  input DCR_DATARD_24;
  wire DCR_DATARD_24;
  input DCR_DATARD_25;
  wire DCR_DATARD_25;
  input DCR_DATARD_26;
  wire DCR_DATARD_26;
  input DCR_DATARD_27;
  wire DCR_DATARD_27;
  input DCR_DATARD_28;
  wire DCR_DATARD_28;
  input DCR_DATARD_29;
  wire DCR_DATARD_29;
  input DCR_DATARD_30;
  wire DCR_DATARD_30;
  input DCR_DATARD_31;
  wire DCR_DATARD_31;
  output DC_DATAWR_0;
  wire DC_DATAWR_0;
  output DC_DATAWR_1;
  wire DC_DATAWR_1;
  output DC_DATAWR_2;
  wire DC_DATAWR_2;
  output DC_DATAWR_3;
  wire DC_DATAWR_3;
  output DC_DATAWR_4;
  wire DC_DATAWR_4;
  output DC_DATAWR_5;
  wire DC_DATAWR_5;
  output DC_DATAWR_6;
  wire DC_DATAWR_6;
  output DC_DATAWR_7;
  wire DC_DATAWR_7;
  output DC_DATAWR_8;
  wire DC_DATAWR_8;
  output DC_DATAWR_9;
  wire DC_DATAWR_9;
  output DC_DATAWR_10;
  wire DC_DATAWR_10;
  output DC_DATAWR_11;
  wire DC_DATAWR_11;
  output DC_DATAWR_12;
  wire DC_DATAWR_12;
  output DC_DATAWR_13;
  wire DC_DATAWR_13;
  output DC_DATAWR_14;
  wire DC_DATAWR_14;
  output DC_DATAWR_15;
  wire DC_DATAWR_15;
  output DC_DATAWR_16;
  wire DC_DATAWR_16;
  output DC_DATAWR_17;
  wire DC_DATAWR_17;
  output DC_DATAWR_18;
  wire DC_DATAWR_18;
  output DC_DATAWR_19;
  wire DC_DATAWR_19;
  output DC_DATAWR_20;
  wire DC_DATAWR_20;
  output DC_DATAWR_21;
  wire DC_DATAWR_21;
  output DC_DATAWR_22;
  wire DC_DATAWR_22;
  output DC_DATAWR_23;
  wire DC_DATAWR_23;
  output DC_DATAWR_24;
  wire DC_DATAWR_24;
  output DC_DATAWR_25;
  wire DC_DATAWR_25;
  output DC_DATAWR_26;
  wire DC_DATAWR_26;
  output DC_DATAWR_27;
  wire DC_DATAWR_27;
  output DC_DATAWR_28;
  wire DC_DATAWR_28;
  output DC_DATAWR_29;
  wire DC_DATAWR_29;
  output DC_DATAWR_30;
  wire DC_DATAWR_30;
  output DC_DATAWR_31;
  wire DC_DATAWR_31;
  output DC_DATAWE;
  wire DC_DATAWE;
  output DC_DATAWEN;
  wire DC_DATAWEN;
  output DC_DATARE;
  wire DC_DATARE;
  output DC_DATAREN;
  wire DC_DATAREN;
  output DC_DATACS;
  wire DC_DATACS;
  output DC_DATACSN;
  wire DC_DATACSN;
  output DC_CSTWBUS;
  wire DC_CSTWBUS;
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire _1301_;
  wire _1302_;
  wire _1303_;
  wire _1304_;
  wire _1305_;
  wire _1306_;
  wire _1307_;
  wire _1308_;
  wire _1309_;
  wire _1310_;
  wire _1311_;
  wire _1312_;
  wire _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire _1317_;
  wire _1318_;
  wire _1319_;
  wire _1320_;
  wire _1321_;
  wire _1322_;
  wire _1323_;
  wire _1324_;
  wire _1325_;
  wire _1326_;
  wire _1327_;
  wire _1328_;
  wire _1329_;
  wire _1330_;
  wire _1331_;
  wire _1332_;
  wire _1333_;
  wire _1334_;
  wire _1335_;
  wire _1336_;
  wire _1337_;
  wire _1338_;
  wire _1339_;
  wire _1340_;
  wire _1341_;
  wire Addr_W_R_0;
  wire Addr_W_R_1;
  wire Addr_W_R_10;
  wire Addr_W_R_11;
  wire Addr_W_R_12;
  wire Addr_W_R_13;
  wire Addr_W_R_14;
  wire Addr_W_R_15;
  wire Addr_W_R_16;
  wire Addr_W_R_17;
  wire Addr_W_R_18;
  wire Addr_W_R_19;
  wire Addr_W_R_2;
  wire Addr_W_R_20;
  wire Addr_W_R_21;
  wire Addr_W_R_22;
  wire Addr_W_R_23;
  wire Addr_W_R_24;
  wire Addr_W_R_25;
  wire Addr_W_R_26;
  wire Addr_W_R_27;
  wire Addr_W_R_28;
  wire Addr_W_R_29;
  wire Addr_W_R_3;
  wire Addr_W_R_30;
  wire Addr_W_R_31;
  wire Addr_W_R_4;
  wire Addr_W_R_5;
  wire Addr_W_R_6;
  wire Addr_W_R_7;
  wire Addr_W_R_8;
  wire Addr_W_R_9;
  wire BE_P_0;
  wire BE_P_1;
  wire BE_P_2;
  wire BE_P_3;
  wire BE_R_0;
  wire BE_R_1;
  wire BE_R_2;
  wire BE_R_3;
  wire BE_W_R_0;
  wire BE_W_R_1;
  wire BE_W_R_2;
  wire BE_W_R_3;
  wire BurstCounter_P_2;
  wire BurstCounter_P_3;
  wire BurstCounter_R_2;
  wire BurstCounter_R_3;
  wire BurstOffset_P_2;
  wire BurstOffset_P_3;
  wire BurstOffset_R_2;
  wire BurstOffset_R_3;
  wire BusyRAW_P;
  reg BusyRAW_R;
  wire BusyState_P;
  wire CST_P_0;
  wire CST_P_1;
  wire CST_P_10;
  wire CST_P_11;
  wire CST_P_12;
  wire CST_P_13;
  wire CST_P_14;
  wire CST_P_15;
  wire CST_P_16;
  wire CST_P_2;
  wire CST_P_3;
  wire CST_P_4;
  wire CST_P_5;
  wire CST_P_6;
  wire CST_P_7;
  wire CST_P_8;
  wire CST_P_9;
  wire CST_R_0;
  wire CST_R_1;
  wire CST_R_10;
  wire CST_R_11;
  wire CST_R_12;
  wire CST_R_13;
  wire CST_R_14;
  wire CST_R_15;
  wire CST_R_16;
  wire CST_R_2;
  wire CST_R_3;
  wire CST_R_4;
  wire CST_R_5;
  wire CST_R_6;
  wire CST_R_7;
  wire CST_R_8;
  wire CST_R_9;
  wire \DCACHE_TAG.ADDR_10 ;
  wire \DCACHE_TAG.ADDR_11 ;
  wire \DCACHE_TAG.ADDR_12 ;
  wire \DCACHE_TAG.ADDR_13 ;
  wire \DCACHE_TAG.ADDR_14 ;
  wire \DCACHE_TAG.ADDR_15 ;
  wire \DCACHE_TAG.ADDR_16 ;
  wire \DCACHE_TAG.ADDR_17 ;
  wire \DCACHE_TAG.ADDR_18 ;
  wire \DCACHE_TAG.ADDR_19 ;
  wire \DCACHE_TAG.ADDR_20 ;
  wire \DCACHE_TAG.ADDR_21 ;
  wire \DCACHE_TAG.ADDR_22 ;
  wire \DCACHE_TAG.ADDR_23 ;
  wire \DCACHE_TAG.ADDR_24 ;
  wire \DCACHE_TAG.ADDR_25 ;
  wire \DCACHE_TAG.ADDR_26 ;
  wire \DCACHE_TAG.ADDR_27 ;
  wire \DCACHE_TAG.ADDR_28 ;
  wire \DCACHE_TAG.ADDR_29 ;
  wire \DCACHE_TAG.ADDR_30 ;
  wire \DCACHE_TAG.ADDR_31 ;
  wire \DCACHE_TAG.CMP ;
  wire \DCACHE_TAG.EN ;
  wire \DCACHE_TAG.KSEG1 ;
  wire \DCACHE_TAG.RAW_CMP ;
  wire \DCACHE_TAG.RCMP_N ;
  wire \DCACHE_TAG.wrPartial ;
  wire \DCACHE_TAG.wrPartialHit ;
  wire \DCACHE_TAG.wrWord ;
  wire \DCACHE_TAG.wrWordHit ;
  wire DC_GNTRAM_P;
  wire DC_HALT_M_P;
  wire DC_HALT_W_P;
  wire DWORD_M_P;
  reg DWORD_M_R;
  wire DataIn_W_R_0;
  wire DataIn_W_R_1;
  wire DataIn_W_R_10;
  wire DataIn_W_R_11;
  wire DataIn_W_R_12;
  wire DataIn_W_R_13;
  wire DataIn_W_R_14;
  wire DataIn_W_R_15;
  wire DataIn_W_R_16;
  wire DataIn_W_R_17;
  wire DataIn_W_R_18;
  wire DataIn_W_R_19;
  wire DataIn_W_R_2;
  wire DataIn_W_R_20;
  wire DataIn_W_R_21;
  wire DataIn_W_R_22;
  wire DataIn_W_R_23;
  wire DataIn_W_R_24;
  wire DataIn_W_R_25;
  wire DataIn_W_R_26;
  wire DataIn_W_R_27;
  wire DataIn_W_R_28;
  wire DataIn_W_R_29;
  wire DataIn_W_R_3;
  wire DataIn_W_R_30;
  wire DataIn_W_R_31;
  wire DataIn_W_R_4;
  wire DataIn_W_R_5;
  wire DataIn_W_R_6;
  wire DataIn_W_R_7;
  wire DataIn_W_R_8;
  wire DataIn_W_R_9;
  wire DataRd_R_0;
  wire DataRd_R_1;
  wire DataRd_R_10;
  wire DataRd_R_11;
  wire DataRd_R_12;
  wire DataRd_R_13;
  wire DataRd_R_14;
  wire DataRd_R_15;
  wire DataRd_R_16;
  wire DataRd_R_17;
  wire DataRd_R_18;
  wire DataRd_R_19;
  wire DataRd_R_2;
  wire DataRd_R_20;
  wire DataRd_R_21;
  wire DataRd_R_22;
  wire DataRd_R_23;
  wire DataRd_R_24;
  wire DataRd_R_25;
  wire DataRd_R_26;
  wire DataRd_R_27;
  wire DataRd_R_28;
  wire DataRd_R_29;
  wire DataRd_R_3;
  wire DataRd_R_30;
  wire DataRd_R_31;
  wire DataRd_R_4;
  wire DataRd_R_5;
  wire DataRd_R_6;
  wire DataRd_R_7;
  wire DataRd_R_8;
  wire DataRd_R_9;
  wire FirstOffset_P_2;
  wire FirstOffset_P_3;
  wire FirstOffset_R_2;
  wire FirstOffset_R_3;
  wire IST_P_0;
  wire IST_P_1;
  wire IST_P_2;
  wire IST_P_3;
  wire IST_R_0;
  wire IST_R_1;
  wire IST_R_2;
  wire IST_R_3;
  wire InitCtrEqOnes;
  reg Inval1_R;
  reg Inval2_R;
  wire InvalPending_P;
  reg InvalPending_R;
  wire Kseg1_P;
  reg Kseg1_R;
  wire Kseg2UC;
  wire \LMI_ALIGN1.BFILL ;
  wire \LMI_ALIGN1.BSHIFT ;
  wire \LMI_ALIGN1.DA0_0 ;
  wire \LMI_ALIGN1.DA0_1 ;
  wire \LMI_ALIGN1.DA0_2 ;
  wire \LMI_ALIGN1.DA0_3 ;
  wire \LMI_ALIGN1.DA0_4 ;
  wire \LMI_ALIGN1.DA0_5 ;
  wire \LMI_ALIGN1.DA0_6 ;
  wire \LMI_ALIGN1.DA0_7 ;
  wire \LMI_ALIGN1.DA1_0 ;
  wire \LMI_ALIGN1.DA1_1 ;
  wire \LMI_ALIGN1.DA1_2 ;
  wire \LMI_ALIGN1.DA1_3 ;
  wire \LMI_ALIGN1.DA1_4 ;
  wire \LMI_ALIGN1.DA1_5 ;
  wire \LMI_ALIGN1.DA1_6 ;
  wire \LMI_ALIGN1.DA1_7 ;
  wire \LMI_ALIGN1.DA2_0 ;
  wire \LMI_ALIGN1.DA2_1 ;
  wire \LMI_ALIGN1.DA2_2 ;
  wire \LMI_ALIGN1.DA2_3 ;
  wire \LMI_ALIGN1.DA2_4 ;
  wire \LMI_ALIGN1.DA2_5 ;
  wire \LMI_ALIGN1.DA2_6 ;
  wire \LMI_ALIGN1.DA2_7 ;
  wire \LMI_ALIGN1.DA3_0 ;
  wire \LMI_ALIGN1.DA3_1 ;
  wire \LMI_ALIGN1.DA3_2 ;
  wire \LMI_ALIGN1.DA3_3 ;
  wire \LMI_ALIGN1.DA3_4 ;
  wire \LMI_ALIGN1.DA3_5 ;
  wire \LMI_ALIGN1.DA3_6 ;
  wire \LMI_ALIGN1.DA3_7 ;
  wire \LMI_ALIGN1.DB0_0 ;
  wire \LMI_ALIGN1.DB0_1 ;
  wire \LMI_ALIGN1.DB0_2 ;
  wire \LMI_ALIGN1.DB0_3 ;
  wire \LMI_ALIGN1.DB0_4 ;
  wire \LMI_ALIGN1.DB0_5 ;
  wire \LMI_ALIGN1.DB0_6 ;
  wire \LMI_ALIGN1.DB0_7 ;
  wire \LMI_ALIGN1.DB1_0 ;
  wire \LMI_ALIGN1.DB1_1 ;
  wire \LMI_ALIGN1.DB1_2 ;
  wire \LMI_ALIGN1.DB1_3 ;
  wire \LMI_ALIGN1.DB1_4 ;
  wire \LMI_ALIGN1.DB1_5 ;
  wire \LMI_ALIGN1.DB1_6 ;
  wire \LMI_ALIGN1.DB1_7 ;
  wire \LMI_ALIGN1.HFILL ;
  wire \LMI_ALIGN1.HSHIFT ;
  wire \LMI_ALIGN1.SF1 ;
  wire \LMI_ALIGN1.SF2 ;
  wire \LMI_ALIGN1.SF3 ;
  wire \LMI_ALIGN1.SGN ;
  wire \LMI_ALIGN1.SGN_SEL_0 ;
  wire \LMI_ALIGN1.SGN_SEL_1 ;
  reg \LMI_ALIGN1.SX ;
  wire LogAddr_P_0;
  wire LogAddr_P_1;
  wire LogAddr_P_10;
  wire LogAddr_P_11;
  wire LogAddr_P_12;
  wire LogAddr_P_13;
  wire LogAddr_P_14;
  wire LogAddr_P_15;
  wire LogAddr_P_16;
  wire LogAddr_P_17;
  wire LogAddr_P_18;
  wire LogAddr_P_19;
  wire LogAddr_P_2;
  wire LogAddr_P_20;
  wire LogAddr_P_21;
  wire LogAddr_P_22;
  wire LogAddr_P_23;
  wire LogAddr_P_24;
  wire LogAddr_P_25;
  wire LogAddr_P_26;
  wire LogAddr_P_27;
  wire LogAddr_P_28;
  wire LogAddr_P_29;
  wire LogAddr_P_3;
  wire LogAddr_P_30;
  wire LogAddr_P_31;
  wire LogAddr_P_4;
  wire LogAddr_P_5;
  wire LogAddr_P_6;
  wire LogAddr_P_7;
  wire LogAddr_P_8;
  wire LogAddr_P_9;
  wire LogAddr_R_0;
  wire LogAddr_R_1;
  wire LogAddr_R_10;
  wire LogAddr_R_11;
  wire LogAddr_R_12;
  wire LogAddr_R_13;
  wire LogAddr_R_14;
  wire LogAddr_R_15;
  wire LogAddr_R_16;
  wire LogAddr_R_17;
  wire LogAddr_R_18;
  wire LogAddr_R_19;
  wire LogAddr_R_2;
  wire LogAddr_R_20;
  wire LogAddr_R_21;
  wire LogAddr_R_22;
  wire LogAddr_R_23;
  wire LogAddr_R_24;
  wire LogAddr_R_25;
  wire LogAddr_R_26;
  wire LogAddr_R_27;
  wire LogAddr_R_28;
  wire LogAddr_R_29;
  wire LogAddr_R_3;
  wire LogAddr_R_30;
  wire LogAddr_R_31;
  wire LogAddr_R_4;
  wire LogAddr_R_5;
  wire LogAddr_R_6;
  wire LogAddr_R_7;
  wire LogAddr_R_8;
  wire LogAddr_R_9;
  wire MemPartial;
  reg Miss_W_R;
  reg MyBusy_R;
  reg PartialHit_W_R;
  wire Partial_P;
  reg Partial_R;
  wire RDOP_P;
  reg RDOP_R;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire RdPartialReq_P;
  reg RdPartialReq_R;
  reg \SM.HoldWrPartial_R ;
  wire \SM.JustWait_P ;
  reg \SM.JustWait_R ;
  wire \SM.Uncached_M ;
  reg \SM.WR_OP ;
  reg \SM.WasWrite ;
  wire \SM.anyAck ;
  reg \SM.missO_R_N ;
  wire \SM.myBusyRAW ;
  wire \SM.otherBusy ;
  wire \SM.rdWordReq ;
  wire \SM.wrPartial ;
  wire SX_P;
  reg SX_R;
  wire TagInitCtr_R_10;
  wire TagInitCtr_R_4;
  wire TagInitCtr_R_5;
  wire TagInitCtr_R_6;
  wire TagInitCtr_R_7;
  wire TagInitCtr_R_8;
  wire TagInitCtr_R_9;
  wire UCInval;
  wire WIP_P;
  reg WIP_R;
  wire WROP_P;
  wire WasWrite_P;
  wire WrPartialHit_W_P;
  wire WrPartialReq_P;
  reg WrPartialReq_R;
  wire WrWordReq_P;
  reg WrWordReq_R;
  wire anyBusy;
  wire cacheReady;
  wire dataRamWEHit;
  wire dataRdMergeAlign_0;
  wire dataRdMergeAlign_1;
  wire dataRdMergeAlign_10;
  wire dataRdMergeAlign_11;
  wire dataRdMergeAlign_12;
  wire dataRdMergeAlign_13;
  wire dataRdMergeAlign_14;
  wire dataRdMergeAlign_15;
  wire dataRdMergeAlign_16;
  wire dataRdMergeAlign_17;
  wire dataRdMergeAlign_18;
  wire dataRdMergeAlign_19;
  wire dataRdMergeAlign_2;
  wire dataRdMergeAlign_20;
  wire dataRdMergeAlign_21;
  wire dataRdMergeAlign_22;
  wire dataRdMergeAlign_23;
  wire dataRdMergeAlign_24;
  wire dataRdMergeAlign_25;
  wire dataRdMergeAlign_26;
  wire dataRdMergeAlign_27;
  wire dataRdMergeAlign_28;
  wire dataRdMergeAlign_29;
  wire dataRdMergeAlign_3;
  wire dataRdMergeAlign_30;
  wire dataRdMergeAlign_31;
  wire dataRdMergeAlign_4;
  wire dataRdMergeAlign_5;
  wire dataRdMergeAlign_6;
  wire dataRdMergeAlign_7;
  wire dataRdMergeAlign_8;
  wire dataRdMergeAlign_9;
  wire foundDesiredBeat;
  reg miss_W_R_N;
  wire tamFirstCycle;
  wire tamMiddleCycle;
  wire wrMerge;
  wire wrMergeHit;
  wire wrOp;
  wire wrPartialReq;
  reg [2:0] \$auto$proc_rom.cc:155:do_switch$5091  [7:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$5091 [0] = 3'h2;
    \$auto$proc_rom.cc:155:do_switch$5091 [1] = 3'h3;
    \$auto$proc_rom.cc:155:do_switch$5091 [2] = 3'h4;
    \$auto$proc_rom.cc:155:do_switch$5091 [3] = 3'h5;
    \$auto$proc_rom.cc:155:do_switch$5091 [4] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5091 [5] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5091 [6] = 3'h6;
    \$auto$proc_rom.cc:155:do_switch$5091 [7] = 3'h7;
  end
  assign { \DCACHE_TAG.ADDR_31 , \DCACHE_TAG.ADDR_30 , \DCACHE_TAG.ADDR_29  } = \$auto$proc_rom.cc:155:do_switch$5091 [{ LogAddr_R_31, LogAddr_R_30, LogAddr_R_29 }];
  assign { _0325_, _0324_ } = { BurstCounter_R_3, BurstCounter_R_2 } + 2'h1;
  assign { _0327_, _0326_ } = { BurstOffset_R_3, BurstOffset_R_2 } + 2'h1;
  assign { _0353_, _0352_, _0350_, _0349_, _0348_, _0347_, _0346_, _0345_, _0344_, _0343_, _0342_, _0341_, _0339_, _0338_, _0337_, _0336_, _0335_, _0334_, _0333_, _0332_, _0331_, _0330_, _0359_, _0358_, _0357_, _0356_, _0355_, _0354_, _0351_, _0340_, _0329_, _0328_ } = { TagInitCtr_R_10, TagInitCtr_R_9, TagInitCtr_R_8, TagInitCtr_R_7, TagInitCtr_R_6, TagInitCtr_R_5, TagInitCtr_R_4 } + 32'd1;
  assign _0360_ = CST_R_1 & _0930_;
  assign _0361_ = _0360_ & RDOP_R;
  assign _0362_ = \SM.HoldWrPartial_R  & CST_R_5;
  assign _0363_ = _0931_ & _0932_;
  assign _0364_ = _0363_ & _0933_;
  assign _0365_ = _1024_ & DS_VAL;
  assign _0366_ = foundDesiredBeat & DS_VAL;
  assign _0367_ = _0366_ & CST_R_2;
  assign _0368_ = DS_VAL & CST_R_10;
  assign _0369_ = wrMerge & _0935_;
  assign _0370_ = CST_R_3 & BE_W_R_3;
  assign _0371_ = _0370_ & foundDesiredBeat;
  assign _0372_ = wrMerge & _0936_;
  assign _0373_ = CST_R_3 & BE_W_R_2;
  assign _0374_ = _0373_ & foundDesiredBeat;
  assign _0375_ = wrMerge & _0937_;
  assign _0376_ = CST_R_3 & BE_W_R_1;
  assign _0377_ = _0376_ & foundDesiredBeat;
  assign _0378_ = wrMerge & _0938_;
  assign _0379_ = CST_R_3 & BE_W_R_0;
  assign _0380_ = _0379_ & foundDesiredBeat;
  assign _0381_ = cacheReady & _1028_;
  assign _0382_ = _0381_ & _0940_;
  assign _0383_ = CST_R_1 & _0941_;
  assign _0384_ = _0383_ & _0942_;
  assign _0385_ = _1034_ & _0944_;
  assign _0386_ = _0385_ & _0945_;
  assign tamFirstCycle = _0386_ & _0946_;
  assign _0387_ = CST_R_1 & WIP_R;
  assign _0388_ = _0387_ & _0943_;
  assign _0389_ = CST_R_1 & _0947_;
  assign _0390_ = _0389_ & _0948_;
  assign _0391_ = _1042_ & _1044_;
  assign _0392_ = _0391_ & _0950_;
  assign \DCACHE_TAG.EN  = _0392_ & _0951_;
  assign _0393_ = CST_R_1 & WIP_R;
  assign _0394_ = CST_R_1 & _1043_;
  assign _0395_ = _0394_ & _0949_;
  assign _0396_ = CST_R_1 & wrOp;
  assign _0397_ = _0396_ & _0953_;
  assign _0398_ = _0397_ & _0954_;
  assign _0399_ = _0398_ & _0955_;
  assign _0400_ = _0399_ & _0956_;
  assign _0401_ = _0952_ & _0400_;
  assign _0402_ = WIP_R & \DCACHE_TAG.wrWordHit ;
  assign _0403_ = _0402_ & _0957_;
  assign _0404_ = CST_R_1 & _0958_;
  assign _0405_ = _0404_ & RdPartialReq_R;
  assign DC_RPQUIETIFNBA = _0405_ & _0959_;
  assign _0406_ = CST_R_1 & _0960_;
  assign _0407_ = _0406_ & RdPartialReq_R;
  assign DC_RPALGNIFNBNA = _0407_ & _0961_;
  assign \SM.wrPartial  = \SM.WR_OP  & _0962_;
  assign _0408_ = RDOP_R & \SM.WasWrite ;
  assign _0409_ = _0965_ & _0966_;
  assign _0410_ = _0409_ & _0967_;
  assign DC_MISS_P = \DCACHE_TAG.CMP  & _0410_;
  assign _0411_ = _0969_ & Inval1_R;
  assign _0412_ = _0968_ & _1048_;
  assign InvalPending_P = _0412_ & _0970_;
  assign _0413_ = CST_R_1 & \SM.WR_OP ;
  assign _0414_ = _0413_ & _0971_;
  assign wrOp = _0414_ & _0972_;
  assign \DCACHE_TAG.wrPartial  = wrOp & _0973_;
  assign \DCACHE_TAG.wrWord  = wrOp & DWORD_M_R;
  assign wrPartialReq = \SM.WR_OP  & _0974_;
  assign \SM.rdWordReq  = RDOP_R & DWORD_M_R;
  assign _0415_ = WrWordReq_R & _0975_;
  assign UCInval = CST_R_9 & miss_W_R_N;
  assign _0416_ = CST_R_2 & DS_VAL;
  assign _0417_ = CST_R_6 & DS_VAL;
  assign _0418_ = CST_R_3 & DS_VAL;
  assign _0419_ = CST_R_1 & NEXTRDOP;
  assign _0420_ = CST_R_1 & NEXTWROP;
  assign _0421_ = CST_R_1 & RDOP_R;
  assign _0422_ = CST_R_1 & \SM.WR_OP ;
  assign DC_TAGCSN = _0976_ & _0977_;
  assign _0423_ = \DCACHE_TAG.wrWordHit  & _0978_;
  assign _0424_ = \DCACHE_TAG.wrPartialHit  & _0979_;
  assign _0425_ = _0424_ & _0980_;
  assign _0426_ = _1065_ & DS_VAL;
  assign _0427_ = CST_R_1 & _1068_;
  assign _0428_ = _0427_ & _0981_;
  assign _0429_ = BusyRAW_R & _0982_;
  assign DC_DATACSN = _0983_ & _0984_;
  assign _0430_ = \SM.WR_OP  & _0985_;
  assign _0431_ = _1079_ & \SM.WasWrite ;
  assign \SM.myBusyRAW  = _0431_ & CST_R_1;
  assign _0432_ = CST_P_1 & WIP_P;
  assign _0433_ = WrPartialHit_W_P & MEMFULLWORD;
  assign _0434_ = _1081_ & WasWrite_P;
  assign _0435_ = _0434_ & cacheReady;
  assign _0436_ = _1082_ & WasWrite_P;
  assign _0437_ = _0436_ & cacheReady;
  assign _0438_ = CST_P_1 & _0986_;
  assign _0439_ = _0438_ & RdPartialReq_P;
  assign _0440_ = CST_P_1 & InvalPending_P;
  assign _0441_ = _0440_ & _0987_;
  assign _0442_ = _0441_ & _0988_;
  assign _0443_ = _0442_ & _0989_;
  assign _0444_ = _0443_ & _0990_;
  assign _0445_ = RDOP_R & _0991_;
  assign _0446_ = \SM.WR_OP  & _0992_;
  assign _0447_ = WrPartialReq_R & _0993_;
  assign _0448_ = RdPartialReq_R & _0994_;
  assign _0449_ = NEXTRDOP & _0995_;
  assign _0450_ = NEXTWROP & _0996_;
  assign _0451_ = NEXTADDR_31 & _0998_;
  assign _0452_ = _0451_ & NEXTADDR_29;
  assign _0453_ = NEXTWROP & DWORD_E;
  assign _0454_ = _0453_ & _0999_;
  assign _0455_ = NEXTWROP & _1000_;
  assign _0456_ = _0455_ & _1001_;
  assign _0457_ = NEXTRDOP & _1002_;
  assign _0458_ = _0457_ & _1003_;
  assign DC_GNTRAM_P = EXT_DCREQRAM_R & CST_R_16;
  assign _0459_ = _1006_ & \SM.HoldWrPartial_R ;
  assign _0460_ = _0459_ & _1007_;
  assign _0461_ = _1008_ & \SM.HoldWrPartial_R ;
  assign _0462_ = _0461_ & _1009_;
  assign _0463_ = _1087_ & \DCACHE_TAG.wrPartial ;
  assign _0464_ = CST_R_1 & _1010_;
  assign wrMerge = _0464_ & wrPartialReq;
  assign _0465_ = PartialHit_W_R & CST_R_1;
  assign _0466_ = _0465_ & WIP_R;
  assign wrMergeHit = _0466_ & MEMFULLWORD;
  assign foundDesiredBeat = { BurstOffset_R_3, BurstOffset_R_2 } == { Addr_W_R_3, Addr_W_R_2 };
  assign InitCtrEqOnes = { TagInitCtr_R_10, TagInitCtr_R_9, TagInitCtr_R_8, TagInitCtr_R_7, TagInitCtr_R_6, TagInitCtr_R_5, TagInitCtr_R_4 } == 7'h7f;
  assign Kseg2UC = { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24 } == 8'hff;
  assign \DCACHE_TAG.CMP  = \DCACHE_TAG.EN  & _0548_;
  assign \DCACHE_TAG.wrPartialHit  = _0549_ & _0543_;
  assign \DCACHE_TAG.wrWordHit  = _0550_ & _0547_;
  assign { _0468_, _0467_ } = ~ { _0542_, _0540_ };
  assign { _0470_, _0469_ } = ~ { _0546_, _0544_ };
  assign { _0486_, _0485_, _0484_, _0482_, _0481_, _0480_, _0479_, _0478_, _0477_, _0476_, _0475_, _0474_, _0473_, _0493_, _0492_, _0491_, _0490_, _0489_, _0488_, _0487_, _0483_, _0472_, _0471_ } = ~ { DCR_TAGRD_31, DCR_TAGRD_30, DCR_TAGRD_29, DCR_TAGRD_28, DCR_TAGRD_27, DCR_TAGRD_26, DCR_TAGRD_25, DCR_TAGRD_24, DCR_TAGRD_23, DCR_TAGRD_22, DCR_TAGRD_21, DCR_TAGRD_20, DCR_TAGRD_19, DCR_TAGRD_18, DCR_TAGRD_17, DCR_TAGRD_16, DCR_TAGRD_15, DCR_TAGRD_14, DCR_TAGRD_13, DCR_TAGRD_12, DCR_TAGRD_11, DCR_TAGRD_10, DCR_TAGRD_32 };
  assign { _0509_, _0508_, _0507_, _0505_, _0504_, _0503_, _0502_, _0501_, _0500_, _0499_, _0498_, _0497_, _0496_, _0516_, _0515_, _0514_, _0513_, _0512_, _0511_, _0510_, _0506_, _0495_, _0494_ } = ~ { _0566_, _0565_, _0564_, _0562_, _0561_, _0560_, _0559_, _0558_, _0557_, _0556_, _0555_, _0554_, _0553_, _0573_, _0572_, _0571_, _0570_, _0569_, _0568_, _0567_, _0563_, _0552_, _0551_ };
  assign { _0532_, _0531_, _0530_, _0528_, _0527_, _0526_, _0525_, _0524_, _0523_, _0522_, _0521_, _0520_, _0519_, _0539_, _0538_, _0537_, _0536_, _0535_, _0534_, _0533_, _0529_, _0518_, _0517_ } = ~ { DCR_TAGRD_31, DCR_TAGRD_30, DCR_TAGRD_29, DCR_TAGRD_28, DCR_TAGRD_27, DCR_TAGRD_26, DCR_TAGRD_25, DCR_TAGRD_24, DCR_TAGRD_23, DCR_TAGRD_22, DCR_TAGRD_21, DCR_TAGRD_20, DCR_TAGRD_19, DCR_TAGRD_18, DCR_TAGRD_17, DCR_TAGRD_16, DCR_TAGRD_15, DCR_TAGRD_14, DCR_TAGRD_13, DCR_TAGRD_12, DCR_TAGRD_11, DCR_TAGRD_10, DCR_TAGRD_32 };
  assign { _0542_, _0541_, _0540_ } = ~ { \DCACHE_TAG.EN , \DCACHE_TAG.KSEG1 , \DCACHE_TAG.wrPartial  };
  assign _0543_ = ~ \DCACHE_TAG.RAW_CMP ;
  assign { _0546_, _0545_, _0544_ } = ~ { \DCACHE_TAG.EN , \DCACHE_TAG.KSEG1 , \DCACHE_TAG.wrWord  };
  assign _0547_ = ~ \DCACHE_TAG.RAW_CMP ;
  assign _0548_ = \DCACHE_TAG.RAW_CMP  | \DCACHE_TAG.KSEG1 ;
  assign \DCACHE_TAG.RCMP_N  = & { _0589_, _0588_, _0587_, _0585_, _0584_, _0583_, _0582_, _0581_, _0580_, _0579_, _0578_, _0577_, _0576_, _0596_, _0595_, _0594_, _0593_, _0592_, _0591_, _0590_, _0586_, _0575_, _0574_ };
  assign _0549_ = & { _0468_, _0541_, _0467_ };
  assign _0550_ = & { _0470_, _0545_, _0469_ };
  assign \DCACHE_TAG.RAW_CMP  = | { _0509_, _0508_, _0507_, _0505_, _0504_, _0503_, _0502_, _0501_, _0500_, _0499_, _0498_, _0497_, _0496_, _0516_, _0515_, _0514_, _0513_, _0512_, _0511_, _0510_, _0506_, _0495_, _0494_ };
  assign { _0566_, _0565_, _0564_, _0562_, _0561_, _0560_, _0559_, _0558_, _0557_, _0556_, _0555_, _0554_, _0553_, _0573_, _0572_, _0571_, _0570_, _0569_, _0568_, _0567_, _0563_, _0552_, _0551_ } = { _0486_, _0485_, _0484_, _0482_, _0481_, _0480_, _0479_, _0478_, _0477_, _0476_, _0475_, _0474_, _0473_, _0493_, _0492_, _0491_, _0490_, _0489_, _0488_, _0487_, _0483_, _0472_, _0471_ } ^ { \DCACHE_TAG.ADDR_31 , \DCACHE_TAG.ADDR_30 , \DCACHE_TAG.ADDR_29 , LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, \DCACHE_TAG.ADDR_10 , 1'h1 };
  assign { _0589_, _0588_, _0587_, _0585_, _0584_, _0583_, _0582_, _0581_, _0580_, _0579_, _0578_, _0577_, _0576_, _0596_, _0595_, _0594_, _0593_, _0592_, _0591_, _0590_, _0586_, _0575_, _0574_ } = { _0532_, _0531_, _0530_, _0528_, _0527_, _0526_, _0525_, _0524_, _0523_, _0522_, _0521_, _0520_, _0519_, _0539_, _0538_, _0537_, _0536_, _0535_, _0534_, _0533_, _0529_, _0518_, _0517_ } ^ { \DCACHE_TAG.ADDR_31 , \DCACHE_TAG.ADDR_30 , \DCACHE_TAG.ADDR_29 , LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, \DCACHE_TAG.ADDR_10 , 1'h1 };
  assign \LMI_ALIGN1.SF3  = \LMI_ALIGN1.SGN  & \LMI_ALIGN1.SX ;
  assign \LMI_ALIGN1.SF2  = \LMI_ALIGN1.SGN  & \LMI_ALIGN1.SX ;
  assign \LMI_ALIGN1.SF1  = \LMI_ALIGN1.SGN  & \LMI_ALIGN1.SX ;
  assign \LMI_ALIGN1.HSHIFT  = _0597_ & _0598_;
  assign \LMI_ALIGN1.BSHIFT  = _0599_ & _0600_;
  assign \LMI_ALIGN1.HFILL  = ! _0605_;
  assign _0597_ = ~ BE_W_R_1;
  assign _0598_ = ~ BE_W_R_0;
  assign _0599_ = ~ BE_W_R_2;
  assign _0600_ = ~ BE_W_R_0;
  function [7:0] _1505_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1505_ = b[7:0];
      2'b1?:
        _1505_ = b[15:8];
      default:
        _1505_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DB0_7 , \LMI_ALIGN1.DB0_6 , \LMI_ALIGN1.DB0_5 , \LMI_ALIGN1.DB0_4 , \LMI_ALIGN1.DB0_3 , \LMI_ALIGN1.DB0_2 , \LMI_ALIGN1.DB0_1 , \LMI_ALIGN1.DB0_0  } = _1505_(8'hxx, { \LMI_ALIGN1.DA1_7 , \LMI_ALIGN1.DA1_6 , \LMI_ALIGN1.DA1_5 , \LMI_ALIGN1.DA1_4 , \LMI_ALIGN1.DA1_3 , \LMI_ALIGN1.DA1_2 , \LMI_ALIGN1.DA1_1 , \LMI_ALIGN1.DA1_0 , \LMI_ALIGN1.DA0_7 , \LMI_ALIGN1.DA0_6 , \LMI_ALIGN1.DA0_5 , \LMI_ALIGN1.DA0_4 , \LMI_ALIGN1.DA0_3 , \LMI_ALIGN1.DA0_2 , \LMI_ALIGN1.DA0_1 , \LMI_ALIGN1.DA0_0  }, { \LMI_ALIGN1.BSHIFT , _0601_ });
  assign _0601_ = ~ \LMI_ALIGN1.BSHIFT ;
  function [7:0] _1507_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1507_ = b[7:0];
      2'b1?:
        _1507_ = b[15:8];
      default:
        _1507_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DB1_7 , \LMI_ALIGN1.DB1_6 , \LMI_ALIGN1.DB1_5 , \LMI_ALIGN1.DB1_4 , \LMI_ALIGN1.DB1_3 , \LMI_ALIGN1.DB1_2 , \LMI_ALIGN1.DB1_1 , \LMI_ALIGN1.DB1_0  } = _1507_(8'hxx, { \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.SF1 , \LMI_ALIGN1.DA1_7 , \LMI_ALIGN1.DA1_6 , \LMI_ALIGN1.DA1_5 , \LMI_ALIGN1.DA1_4 , \LMI_ALIGN1.DA1_3 , \LMI_ALIGN1.DA1_2 , \LMI_ALIGN1.DA1_1 , \LMI_ALIGN1.DA1_0  }, { \LMI_ALIGN1.BFILL , _0602_ });
  assign _0602_ = ~ \LMI_ALIGN1.BFILL ;
  function [7:0] _1509_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1509_ = b[7:0];
      2'b1?:
        _1509_ = b[15:8];
      default:
        _1509_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DA0_7 , \LMI_ALIGN1.DA0_6 , \LMI_ALIGN1.DA0_5 , \LMI_ALIGN1.DA0_4 , \LMI_ALIGN1.DA0_3 , \LMI_ALIGN1.DA0_2 , \LMI_ALIGN1.DA0_1 , \LMI_ALIGN1.DA0_0  } = _1509_(8'hxx, { DataRd_R_23, DataRd_R_22, DataRd_R_21, DataRd_R_20, DataRd_R_19, DataRd_R_18, DataRd_R_17, DataRd_R_16, DataRd_R_7, DataRd_R_6, DataRd_R_5, DataRd_R_4, DataRd_R_3, DataRd_R_2, DataRd_R_1, DataRd_R_0 }, { \LMI_ALIGN1.HSHIFT , _0603_ });
  assign _0603_ = ~ \LMI_ALIGN1.HSHIFT ;
  function [7:0] _1511_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1511_ = b[7:0];
      2'b1?:
        _1511_ = b[15:8];
      default:
        _1511_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DA1_7 , \LMI_ALIGN1.DA1_6 , \LMI_ALIGN1.DA1_5 , \LMI_ALIGN1.DA1_4 , \LMI_ALIGN1.DA1_3 , \LMI_ALIGN1.DA1_2 , \LMI_ALIGN1.DA1_1 , \LMI_ALIGN1.DA1_0  } = _1511_(8'hxx, { DataRd_R_31, DataRd_R_30, DataRd_R_29, DataRd_R_28, DataRd_R_27, DataRd_R_26, DataRd_R_25, DataRd_R_24, DataRd_R_15, DataRd_R_14, DataRd_R_13, DataRd_R_12, DataRd_R_11, DataRd_R_10, DataRd_R_9, DataRd_R_8 }, { \LMI_ALIGN1.HSHIFT , _0604_ });
  assign _0604_ = ~ \LMI_ALIGN1.HSHIFT ;
  function [7:0] _1513_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1513_ = b[7:0];
      2'b1?:
        _1513_ = b[15:8];
      default:
        _1513_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DA2_7 , \LMI_ALIGN1.DA2_6 , \LMI_ALIGN1.DA2_5 , \LMI_ALIGN1.DA2_4 , \LMI_ALIGN1.DA2_3 , \LMI_ALIGN1.DA2_2 , \LMI_ALIGN1.DA2_1 , \LMI_ALIGN1.DA2_0  } = _1513_(8'hxx, { \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , \LMI_ALIGN1.SF2 , DataRd_R_23, DataRd_R_22, DataRd_R_21, DataRd_R_20, DataRd_R_19, DataRd_R_18, DataRd_R_17, DataRd_R_16 }, { \LMI_ALIGN1.HFILL , _0605_ });
  function [7:0] _1514_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1514_ = b[7:0];
      2'b1?:
        _1514_ = b[15:8];
      default:
        _1514_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.DA3_7 , \LMI_ALIGN1.DA3_6 , \LMI_ALIGN1.DA3_5 , \LMI_ALIGN1.DA3_4 , \LMI_ALIGN1.DA3_3 , \LMI_ALIGN1.DA3_2 , \LMI_ALIGN1.DA3_1 , \LMI_ALIGN1.DA3_0  } = _1514_(8'hxx, { \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , \LMI_ALIGN1.SF3 , DataRd_R_31, DataRd_R_30, DataRd_R_29, DataRd_R_28, DataRd_R_27, DataRd_R_26, DataRd_R_25, DataRd_R_24 }, { \LMI_ALIGN1.HFILL , _0605_ });
  function [0:0] _1515_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _1515_ = b[0:0];
      4'b??1?:
        _1515_ = b[1:1];
      4'b?1??:
        _1515_ = b[2:2];
      4'b1???:
        _1515_ = b[3:3];
      default:
        _1515_ = a;
    endcase
  endfunction
  assign \LMI_ALIGN1.SGN  = _1515_(1'hx, { DataRd_R_7, DataRd_R_15, DataRd_R_23, DataRd_R_31 }, { _0609_, _0608_, _0607_, _0606_ });
  assign _0606_ = { \LMI_ALIGN1.SGN_SEL_1 , \LMI_ALIGN1.SGN_SEL_0  } == 2'h3;
  assign _0607_ = { \LMI_ALIGN1.SGN_SEL_1 , \LMI_ALIGN1.SGN_SEL_0  } == 2'h2;
  assign _0608_ = { \LMI_ALIGN1.SGN_SEL_1 , \LMI_ALIGN1.SGN_SEL_0  } == 2'h1;
  assign _0609_ = ! { \LMI_ALIGN1.SGN_SEL_1 , \LMI_ALIGN1.SGN_SEL_0  };
  function [1:0] _1520_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _1520_ = b[1:0];
      4'b??1?:
        _1520_ = b[3:2];
      4'b?1??:
        _1520_ = b[5:4];
      4'b1???:
        _1520_ = b[7:6];
      default:
        _1520_ = a;
    endcase
  endfunction
  assign { \LMI_ALIGN1.SGN_SEL_1 , \LMI_ALIGN1.SGN_SEL_0  } = _1520_(2'hx, 8'h1b, { _0612_, _0611_, _0610_, BE_W_R_3 });
  assign _0610_ = { BE_W_R_3, BE_W_R_2 } == 2'h1;
  assign _0611_ = { BE_W_R_3, BE_W_R_2, BE_W_R_1 } == 3'h1;
  assign _0612_ = ! { BE_W_R_3, BE_W_R_2, BE_W_R_1 };
  assign _0605_ = & { BE_W_R_3, BE_W_R_2, BE_W_R_1, BE_W_R_0 };
  assign \LMI_ALIGN1.BFILL  = ^ { BE_W_R_3, BE_W_R_2, BE_W_R_1, BE_W_R_0 };
  assign _0616_ = _0685_ & _0686_;
  assign _0617_ = _0616_ & _0687_;
  assign _0618_ = \SM.wrPartial  & CST_R_1;
  assign _0619_ = _0618_ & _0688_;
  assign _0620_ = _0619_ & _0689_;
  assign _0621_ = _0620_ & _0750_;
  assign _0622_ = _0621_ & _0690_;
  assign \SM.JustWait_P  = _0617_ & _0622_;
  assign _0623_ = _0692_ & _0693_;
  assign _0624_ = RDOP_R & _0694_;
  assign _0625_ = _0623_ & _0751_;
  assign _0626_ = _0695_ & _0696_;
  assign _0627_ = _0626_ & _0697_;
  assign _0628_ = _0627_ & _0698_;
  assign _0629_ = \SM.anyAck  & _0699_;
  assign _0630_ = \SM.WR_OP  & _0759_;
  assign _0631_ = _0700_ & _0701_;
  assign _0632_ = _0631_ & _0702_;
  assign _0633_ = _0632_ & _0703_;
  assign _0634_ = \SM.anyAck  & _0704_;
  assign _0635_ = \SM.WR_OP  & _0766_;
  assign _0636_ = RdPartialReq_R & _0705_;
  assign _0637_ = _0636_ & _0706_;
  assign _0638_ = _0637_ & _0707_;
  assign _0639_ = _0638_ & _0708_;
  assign _0640_ = RdPartialReq_R & _0709_;
  assign _0641_ = _0640_ & \SM.anyAck ;
  assign _0642_ = _0641_ & _0710_;
  assign _0643_ = _0642_ & _0711_;
  assign _0644_ = _0712_ & _0713_;
  assign _0645_ = _0644_ & _0714_;
  assign _0646_ = _0645_ & _0715_;
  assign _0647_ = _0646_ & _0716_;
  assign _0648_ = _0647_ & _0717_;
  assign _0649_ = _0648_ & _0768_;
  assign _0650_ = \SM.wrPartial  & _0719_;
  assign _0651_ = _0718_ & _0767_;
  assign _0652_ = _0769_ & \SM.wrPartial ;
  assign _0653_ = _0652_ & _0720_;
  assign _0654_ = \SM.rdWordReq  & _0721_;
  assign _0655_ = _0654_ & _0722_;
  assign _0656_ = _0655_ & _0723_;
  assign _0657_ = _0656_ & _0770_;
  assign _0658_ = _0657_ & _0724_;
  assign _0659_ = InvalPending_R & _0725_;
  assign _0660_ = _0659_ & _0726_;
  assign _0661_ = _0660_ & _0727_;
  assign _0662_ = _0661_ & _0728_;
  assign _0663_ = EXT_DCREQRAM_R & _0729_;
  assign _0664_ = _0663_ & _0730_;
  assign _0665_ = _0664_ & _0731_;
  assign _0666_ = _0665_ & _0732_;
  assign _0667_ = _0666_ & _0733_;
  assign _0668_ = _0667_ & _0734_;
  assign _0669_ = _0735_ & _0736_;
  assign _0670_ = _0737_ & \SM.HoldWrPartial_R ;
  assign _0671_ = DS_VAL & _0679_;
  assign _0672_ = DS_VAL & _0680_;
  assign _0673_ = DS_VAL & _0681_;
  assign _0674_ = _0741_ & _0774_;
  assign _0675_ = _0742_ & _0743_;
  assign _0676_ = _0675_ & \SM.missO_R_N ;
  assign _0677_ = _0744_ & _0745_;
  assign _0678_ = _0677_ & _0746_;
  assign _0679_ = { BurstCounter_R_3, BurstCounter_R_2 } == 2'h3;
  assign _0680_ = { BurstCounter_R_3, BurstCounter_R_2 } == 2'h3;
  assign _0681_ = { BurstCounter_R_3, BurstCounter_R_2 } == 2'h3;
  assign _0682_ = { BurstCounter_R_3, BurstCounter_R_2 } != 2'h3;
  assign _0683_ = { BurstCounter_R_3, BurstCounter_R_2 } != 2'h3;
  assign _0684_ = { BurstCounter_R_3, BurstCounter_R_2 } != 2'h3;
  assign _0685_ = ~ \SM.Uncached_M ;
  assign _0686_ = ~ DISABLEC;
  assign _0687_ = ~ EXCP;
  assign _0688_ = ~ \SM.anyAck ;
  assign _0689_ = ~ \SM.otherBusy ;
  assign _0690_ = ~ \SM.myBusyRAW ;
  assign _0691_ = ~ IST_R_2;
  assign _0692_ = ~ \SM.Uncached_M ;
  assign _0693_ = ~ DISABLEC;
  assign _0694_ = ~ Partial_R;
  assign _0695_ = ~ InvalPending_R;
  assign _0696_ = ~ RDOP_R;
  assign _0697_ = ~ \SM.WR_OP ;
  assign _0698_ = ~ EXT_DCREQRAM_R;
  assign _0699_ = ~ RdPartialReq_R;
  assign _0700_ = ~ InvalPending_R;
  assign _0701_ = ~ RDOP_R;
  assign _0702_ = ~ \SM.WR_OP ;
  assign _0703_ = ~ EXT_DCREQRAM_R;
  assign _0704_ = ~ RdPartialReq_R;
  assign _0705_ = ~ \SM.otherBusy ;
  assign _0706_ = ~ \SM.anyAck ;
  assign _0707_ = ~ \SM.WasWrite ;
  assign _0708_ = ~ EXCP;
  assign _0709_ = ~ \SM.otherBusy ;
  assign _0710_ = ~ \SM.WasWrite ;
  assign _0711_ = ~ EXCP;
  assign _0712_ = ~ \DCACHE_TAG.RCMP_N ;
  assign _0713_ = ~ \SM.anyAck ;
  assign _0714_ = ~ \SM.otherBusy ;
  assign _0715_ = ~ \SM.Uncached_M ;
  assign _0716_ = ~ DISABLEC;
  assign _0717_ = ~ EXCP;
  assign _0718_ = ~ \SM.WasWrite ;
  assign _0719_ = ~ MemPartial;
  assign _0720_ = ~ \SM.myBusyRAW ;
  assign _0721_ = ~ \SM.otherBusy ;
  assign _0722_ = ~ \SM.anyAck ;
  assign _0723_ = ~ \SM.WasWrite ;
  assign _0724_ = ~ EXCP;
  assign _0725_ = ~ RDOP_R;
  assign _0726_ = ~ \SM.WR_OP ;
  assign _0727_ = ~ \SM.otherBusy ;
  assign _0728_ = ~ EXCP;
  assign _0729_ = ~ RDOP_R;
  assign _0730_ = ~ \SM.WR_OP ;
  assign _0731_ = ~ \SM.myBusyRAW ;
  assign _0732_ = ~ \SM.otherBusy ;
  assign _0733_ = ~ EXCP;
  assign _0734_ = ~ InvalPending_R;
  assign _0735_ = ~ \SM.JustWait_R ;
  assign _0736_ = ~ \SM.HoldWrPartial_R ;
  assign _0737_ = ~ \SM.JustWait_R ;
  assign _0738_ = ~ DS_VAL;
  assign _0739_ = ~ DS_VAL;
  assign _0740_ = ~ DS_VAL;
  assign _0741_ = ~ \SM.otherBusy ;
  assign _0742_ = ~ \SM.otherBusy ;
  assign _0743_ = ~ _0775_;
  assign _0744_ = ~ \SM.otherBusy ;
  assign _0745_ = ~ _0776_;
  assign _0746_ = ~ \SM.missO_R_N ;
  assign _0747_ = ~ DS_VAL;
  assign _0748_ = ~ \SM.otherBusy ;
  assign _0749_ = ~ EXT_DCREQRAM_R;
  assign BusyState_P = ~ _0778_;
  assign _0750_ = \SM.WasWrite  | MemPartial;
  assign _0751_ = _0624_ | \SM.WR_OP ;
  assign _0752_ = _0625_ | _0628_;
  assign _0753_ = _0752_ | _0629_;
  assign _0754_ = _0753_ | _0630_;
  assign _0755_ = _0754_ | \SM.myBusyRAW ;
  assign _0756_ = _0755_ | \DCACHE_TAG.wrWord ;
  assign _0757_ = _0756_ | \SM.otherBusy ;
  assign _0758_ = _0757_ | EXCP;
  assign _0759_ = \SM.Uncached_M  | DISABLEC;
  assign _0760_ = _0633_ | _0634_;
  assign _0761_ = _0760_ | _0635_;
  assign _0762_ = _0761_ | \SM.myBusyRAW ;
  assign _0763_ = _0762_ | \DCACHE_TAG.wrWord ;
  assign _0764_ = _0763_ | \SM.otherBusy ;
  assign _0765_ = _0764_ | EXCP;
  assign _0766_ = \SM.Uncached_M  | DISABLEC;
  assign _0767_ = _0650_ | \SM.rdWordReq ;
  assign _0768_ = _0651_ | _0653_;
  assign _0769_ = \SM.WasWrite  | MemPartial;
  assign _0770_ = \SM.Uncached_M  | DISABLEC;
  assign _0771_ = _0738_ | _0682_;
  assign _0772_ = _0739_ | _0683_;
  assign _0773_ = _0740_ | _0684_;
  assign _0774_ = DISABLEC | \SM.Uncached_M ;
  assign _0775_ = DISABLEC | \SM.Uncached_M ;
  assign _0776_ = DISABLEC | \SM.Uncached_M ;
  assign _0777_ = CST_P_1 | CST_P_12;
  assign _0778_ = _0777_ | CST_P_14;
  always @(posedge CLK)
    \SM.JustWait_R  <= _0613_;
  always @(posedge CLK)
    \SM.missO_R_N  <= _0614_;
  assign _0779_ = CST_R_16 ? EXT_DCREQRAM_R : 1'h0;
  assign _0780_ = CST_R_11 ? 1'h0 : _0779_;
  assign _0781_ = CST_R_14 ? 1'h0 : _0780_;
  assign _0782_ = CST_R_10 ? 1'h0 : _0781_;
  assign _0783_ = CST_R_9 ? 1'h0 : _0782_;
  assign _0784_ = CST_R_13 ? 1'h0 : _0783_;
  assign _0785_ = CST_R_8 ? 1'h0 : _0784_;
  assign _0786_ = CST_R_7 ? 1'h0 : _0785_;
  assign _0787_ = CST_R_12 ? 1'h0 : _0786_;
  assign _0788_ = CST_R_6 ? 1'h0 : _0787_;
  assign _0789_ = CST_R_5 ? 1'h0 : _0788_;
  assign _0790_ = CST_R_4 ? 1'h0 : _0789_;
  assign _0791_ = CST_R_3 ? 1'h0 : _0790_;
  assign _0792_ = CST_R_2 ? 1'h0 : _0791_;
  assign _0793_ = CST_R_15 ? 1'h0 : _0792_;
  assign _0794_ = CST_R_1 ? _0668_ : _0793_;
  assign CST_P_16 = CST_R_0 ? 1'h0 : _0794_;
  assign _0795_ = CST_R_12 ? \SM.otherBusy  : 1'h0;
  assign _0796_ = CST_R_6 ? 1'h0 : _0795_;
  assign _0797_ = CST_R_5 ? 1'h0 : _0796_;
  assign _0798_ = CST_R_4 ? 1'h0 : _0797_;
  assign _0799_ = CST_R_3 ? 1'h0 : _0798_;
  assign _0800_ = CST_R_2 ? 1'h0 : _0799_;
  assign _0801_ = CST_R_15 ? 1'h0 : _0800_;
  assign _0802_ = CST_R_1 ? _0639_ : _0801_;
  assign CST_P_12 = CST_R_0 ? 1'h0 : _0802_;
  assign _0803_ = CST_R_3 ? _0672_ : 1'h0;
  assign _0804_ = CST_R_2 ? 1'h0 : _0803_;
  assign _0805_ = CST_R_15 ? 1'h0 : _0804_;
  assign _0806_ = CST_R_1 ? 1'h0 : _0805_;
  assign CST_P_4 = CST_R_0 ? 1'h0 : _0806_;
  assign _0807_ = CST_R_10 ? _0747_ : 1'h0;
  assign _0808_ = CST_R_9 ? 1'h1 : _0807_;
  assign _0809_ = CST_R_13 ? 1'h0 : _0808_;
  assign _0810_ = CST_R_8 ? 1'h0 : _0809_;
  assign _0811_ = CST_R_7 ? 1'h0 : _0810_;
  assign _0812_ = CST_R_12 ? 1'h0 : _0811_;
  assign _0813_ = CST_R_6 ? 1'h0 : _0812_;
  assign _0814_ = CST_R_5 ? 1'h0 : _0813_;
  assign _0815_ = CST_R_4 ? 1'h0 : _0814_;
  assign _0816_ = CST_R_3 ? 1'h0 : _0815_;
  assign _0817_ = CST_R_2 ? 1'h0 : _0816_;
  assign _0818_ = CST_R_15 ? 1'h0 : _0817_;
  assign _0819_ = CST_R_1 ? 1'h0 : _0818_;
  assign CST_P_10 = CST_R_0 ? 1'h0 : _0819_;
  assign _0820_ = CST_R_7 ? 1'h1 : 1'h0;
  assign _0821_ = CST_R_12 ? 1'h0 : _0820_;
  assign _0822_ = CST_R_6 ? 1'h0 : _0821_;
  assign _0823_ = CST_R_5 ? 1'h0 : _0822_;
  assign _0824_ = CST_R_4 ? 1'h0 : _0823_;
  assign _0825_ = CST_R_3 ? 1'h0 : _0824_;
  assign _0826_ = CST_R_2 ? 1'h0 : _0825_;
  assign _0827_ = CST_R_15 ? 1'h0 : _0826_;
  assign _0828_ = CST_R_1 ? 1'h0 : _0827_;
  assign CST_P_8 = CST_R_0 ? 1'h0 : _0828_;
  assign _0829_ = CST_R_12 ? _0678_ : 1'h0;
  assign _0830_ = CST_R_6 ? _0773_ : _0829_;
  assign _0831_ = CST_R_5 ? 1'h0 : _0830_;
  assign _0832_ = CST_R_4 ? 1'h0 : _0831_;
  assign _0833_ = CST_R_3 ? 1'h0 : _0832_;
  assign _0834_ = CST_R_2 ? 1'h0 : _0833_;
  assign _0835_ = CST_R_15 ? 1'h0 : _0834_;
  assign _0836_ = CST_R_1 ? 1'h0 : _0835_;
  assign CST_P_6 = CST_R_0 ? 1'h0 : _0836_;
  assign _0837_ = CST_R_11 ? 1'h1 : 1'h0;
  assign _0838_ = CST_R_14 ? _0748_ : _0837_;
  assign _0839_ = CST_R_10 ? DS_VAL : _0838_;
  assign _0840_ = CST_R_9 ? 1'h0 : _0839_;
  assign _0841_ = CST_R_13 ? 1'h1 : _0840_;
  assign _0842_ = CST_R_8 ? 1'h0 : _0841_;
  assign _0843_ = CST_R_7 ? 1'h0 : _0842_;
  assign _0844_ = CST_R_12 ? _0676_ : _0843_;
  assign _0845_ = CST_R_6 ? 1'h0 : _0844_;
  assign _0846_ = CST_R_5 ? 1'h1 : _0845_;
  assign _0847_ = CST_R_4 ? 1'h0 : _0846_;
  assign _0848_ = CST_R_3 ? 1'h0 : _0847_;
  assign _0849_ = CST_R_2 ? 1'h0 : _0848_;
  assign _0850_ = CST_R_15 ? \SM.JustWait_R  : _0849_;
  assign _0851_ = CST_R_1 ? _0615_ : _0850_;
  assign CST_P_1 = CST_R_0 ? 1'h0 : _0851_;
  assign _0852_ = CST_R_1 ? _0662_ : 1'h0;
  assign CST_P_0 = CST_R_0 ? _0691_ : _0852_;
  assign _0853_ = CST_R_1 ? _0649_ : 1'h0;
  assign CST_P_15 = CST_R_0 ? 1'h0 : _0853_;
  assign _0854_ = CST_R_8 ? 1'h1 : 1'h0;
  assign _0855_ = CST_R_7 ? 1'h0 : _0854_;
  assign _0856_ = CST_R_12 ? 1'h0 : _0855_;
  assign _0857_ = CST_R_6 ? 1'h0 : _0856_;
  assign _0858_ = CST_R_5 ? 1'h0 : _0857_;
  assign _0859_ = CST_R_4 ? 1'h0 : _0858_;
  assign _0860_ = CST_R_3 ? 1'h0 : _0859_;
  assign _0861_ = CST_R_2 ? 1'h0 : _0860_;
  assign _0862_ = CST_R_15 ? 1'h0 : _0861_;
  assign _0863_ = CST_R_1 ? 1'h0 : _0862_;
  assign CST_P_13 = CST_R_0 ? 1'h0 : _0863_;
  assign _0864_ = CST_R_12 ? _0674_ : 1'h0;
  assign _0865_ = CST_R_6 ? 1'h0 : _0864_;
  assign _0866_ = CST_R_5 ? 1'h0 : _0865_;
  assign _0867_ = CST_R_4 ? 1'h0 : _0866_;
  assign _0868_ = CST_R_3 ? 1'h0 : _0867_;
  assign _0869_ = CST_R_2 ? 1'h0 : _0868_;
  assign _0870_ = CST_R_15 ? 1'h0 : _0869_;
  assign _0871_ = CST_R_1 ? _0658_ : _0870_;
  assign CST_P_9 = CST_R_0 ? 1'h0 : _0871_;
  assign _0872_ = CST_R_16 ? _0749_ : 1'h0;
  assign _0873_ = CST_R_11 ? 1'h0 : _0872_;
  assign _0874_ = CST_R_14 ? 1'h0 : _0873_;
  assign _0875_ = CST_R_10 ? 1'h0 : _0874_;
  assign _0876_ = CST_R_9 ? 1'h0 : _0875_;
  assign _0877_ = CST_R_13 ? 1'h0 : _0876_;
  assign _0878_ = CST_R_8 ? 1'h0 : _0877_;
  assign _0879_ = CST_R_7 ? 1'h0 : _0878_;
  assign _0880_ = CST_R_12 ? 1'h0 : _0879_;
  assign _0881_ = CST_R_6 ? 1'h0 : _0880_;
  assign _0882_ = CST_R_5 ? 1'h0 : _0881_;
  assign _0883_ = CST_R_4 ? 1'h0 : _0882_;
  assign _0884_ = CST_R_3 ? 1'h0 : _0883_;
  assign _0885_ = CST_R_2 ? _0671_ : _0884_;
  assign _0886_ = CST_R_15 ? 1'h0 : _0885_;
  assign _0887_ = CST_R_1 ? 1'h0 : _0886_;
  assign CST_P_11 = CST_R_0 ? IST_R_2 : _0887_;
  assign _0888_ = CST_R_14 ? \SM.otherBusy  : 1'h0;
  assign _0889_ = CST_R_10 ? 1'h0 : _0888_;
  assign _0890_ = CST_R_9 ? 1'h0 : _0889_;
  assign _0891_ = CST_R_13 ? 1'h0 : _0890_;
  assign _0892_ = CST_R_8 ? 1'h0 : _0891_;
  assign _0893_ = CST_R_7 ? 1'h0 : _0892_;
  assign _0894_ = CST_R_12 ? 1'h0 : _0893_;
  assign _0895_ = CST_R_6 ? 1'h0 : _0894_;
  assign _0896_ = CST_R_5 ? 1'h0 : _0895_;
  assign _0897_ = CST_R_4 ? 1'h0 : _0896_;
  assign _0898_ = CST_R_3 ? 1'h0 : _0897_;
  assign _0899_ = CST_R_2 ? 1'h0 : _0898_;
  assign _0900_ = CST_R_15 ? 1'h0 : _0899_;
  assign _0901_ = CST_R_1 ? _0643_ : _0900_;
  assign CST_P_14 = CST_R_0 ? 1'h0 : _0901_;
  assign _0902_ = CST_R_4 ? 1'h1 : 1'h0;
  assign _0903_ = CST_R_3 ? 1'h0 : _0902_;
  assign _0904_ = CST_R_2 ? 1'h0 : _0903_;
  assign _0905_ = CST_R_15 ? 1'h0 : _0904_;
  assign _0906_ = CST_R_1 ? 1'h0 : _0905_;
  assign CST_P_5 = CST_R_0 ? 1'h0 : _0906_;
  assign _0907_ = CST_R_2 ? _0771_ : 1'h0;
  assign _0908_ = CST_R_15 ? _0669_ : _0907_;
  assign _0909_ = CST_R_1 ? 1'h0 : _0908_;
  assign CST_P_2 = CST_R_0 ? 1'h0 : _0909_;
  assign _0910_ = CST_R_3 ? _0772_ : 1'h0;
  assign _0911_ = CST_R_2 ? 1'h0 : _0910_;
  assign _0912_ = CST_R_15 ? _0670_ : _0911_;
  assign _0913_ = CST_R_1 ? 1'h0 : _0912_;
  assign CST_P_3 = CST_R_0 ? 1'h0 : _0913_;
  assign _0914_ = \DCACHE_TAG.RCMP_N  ? _0758_ : _0765_;
  assign _0915_ = CST_R_1 ? _0914_ : 1'hx;
  assign _0615_ = CST_R_0 ? 1'hx : _0915_;
  assign _0916_ = CST_R_6 ? _0673_ : 1'h0;
  assign _0917_ = CST_R_5 ? 1'h0 : _0916_;
  assign _0918_ = CST_R_4 ? 1'h0 : _0917_;
  assign _0919_ = CST_R_3 ? 1'h0 : _0918_;
  assign _0920_ = CST_R_2 ? 1'h0 : _0919_;
  assign _0921_ = CST_R_15 ? 1'h0 : _0920_;
  assign _0922_ = CST_R_1 ? 1'h0 : _0921_;
  assign CST_P_7 = CST_R_0 ? 1'h0 : _0922_;
  assign _0614_ = RESET_D2_R_N ? \DCACHE_TAG.RCMP_N  : 1'h1;
  assign _0613_ = RESET_D2_R_N ? \SM.JustWait_P  : 1'h0;
  assign _0923_ = CST_R_1 && _0934_;
  assign _0924_ = CST_R_1 && _1004_;
  assign _0925_ = CST_R_1 && _1005_;
  assign _0926_ = CST_R_4 || CST_R_7;
  assign _0927_ = _0926_ || CST_R_8;
  assign _0928_ = _0924_ || CST_R_0;
  assign _0929_ = _0925_ || CST_R_0;
  assign _0930_ = ~ WIP_R;
  assign _0931_ = ~ CST_R_12;
  assign _0932_ = ~ CST_R_13;
  assign _0933_ = ~ wrMergeHit;
  assign _0934_ = ~ WIP_R;
  assign _0935_ = ~ BE_R_3;
  assign _0936_ = ~ BE_R_2;
  assign _0937_ = ~ BE_R_1;
  assign _0938_ = ~ BE_R_0;
  assign _0939_ = ~ \SM.WR_OP ;
  assign _0940_ = ~ anyBusy;
  assign _0941_ = ~ WIP_R;
  assign _0942_ = ~ RdPartialReq_R;
  assign _0943_ = ~ RDOP_R;
  assign _0944_ = ~ \SM.otherBusy ;
  assign _0945_ = ~ BusyRAW_R;
  assign _0946_ = ~ IST_R_1;
  assign _0947_ = ~ WIP_R;
  assign _0948_ = ~ RdPartialReq_R;
  assign _0949_ = ~ RdPartialReq_R;
  assign _0950_ = ~ \SM.anyAck ;
  assign _0951_ = ~ \SM.otherBusy ;
  assign _0952_ = ~ \DCACHE_TAG.CMP ;
  assign _0953_ = ~ \SM.myBusyRAW ;
  assign _0954_ = ~ \SM.Uncached_M ;
  assign _0955_ = ~ DISABLEC;
  assign _0956_ = ~ EXCP;
  assign _0957_ = ~ EXCP;
  assign _0958_ = ~ WIP_R;
  assign _0959_ = ~ \SM.WasWrite ;
  assign _0960_ = ~ WIP_R;
  assign _0961_ = ~ \SM.WasWrite ;
  assign _0962_ = ~ DWORD_M_R;
  assign _0963_ = ~ InitCtrEqOnes;
  assign _0964_ = ~ CST_R_0;
  assign _0965_ = ~ \SM.WR_OP ;
  assign _0966_ = ~ _0408_;
  assign _0967_ = ~ EXCP;
  assign MemPartial = ~ MEMFULLWORD;
  assign _0968_ = ~ CST_R_0;
  assign _0969_ = ~ Inval2_R;
  assign _0970_ = ~ DISABLEC;
  assign _0971_ = ~ \SM.otherBusy ;
  assign _0972_ = ~ \SM.anyAck ;
  assign _0973_ = ~ DWORD_M_R;
  assign _0974_ = ~ DWORD_M_R;
  assign _0975_ = ~ \SM.anyAck ;
  assign DC_TAGWEN = ~ DC_TAGWE;
  assign DC_TAGREN = ~ DC_TAGRE;
  assign _0976_ = ~ DC_TAGWE;
  assign _0977_ = ~ DC_TAGRE;
  assign DC_TAGWR_32 = ~ _1063_;
  assign _0978_ = ~ EXCP;
  assign _0979_ = ~ \SM.WasWrite ;
  assign _0980_ = ~ EXCP;
  assign DC_DATAWEN = ~ DC_DATAWE;
  assign _0981_ = ~ dataRamWEHit;
  assign _0982_ = ~ dataRamWEHit;
  assign DC_DATAREN = ~ DC_DATARE;
  assign _0983_ = ~ DC_DATARE;
  assign _0984_ = ~ DC_DATAWE;
  assign _0985_ = ~ DWORD_M_R;
  assign _0986_ = ~ WIP_P;
  assign _0987_ = ~ RDOP_P;
  assign _0988_ = ~ WROP_P;
  assign _0989_ = ~ EXCP;
  assign _0990_ = ~ \SM.otherBusy ;
  assign _0991_ = ~ EXCP;
  assign _0992_ = ~ EXCP;
  assign _0993_ = ~ EXCP;
  assign _0994_ = ~ EXCP;
  assign _0995_ = ~ EXCP;
  assign _0996_ = ~ EXCP;
  assign _0997_ = ~ DWORD_E;
  assign _0998_ = ~ NEXTADDR_30;
  assign _0999_ = ~ EXCP;
  assign _1000_ = ~ DWORD_E;
  assign _1001_ = ~ EXCP;
  assign _1002_ = ~ DWORD_E;
  assign _1003_ = ~ EXCP;
  assign _1004_ = ~ WIP_R;
  assign _1005_ = ~ WIP_R;
  assign _1006_ = ~ _1084_;
  assign _1007_ = ~ Miss_W_R;
  assign _1008_ = ~ _1085_;
  assign _1009_ = ~ Miss_W_R;
  assign _1010_ = ~ WIP_R;
  assign _1011_ = _0361_ | wrMergeHit;
  assign _1012_ = _1011_ | CST_R_8;
  assign _1013_ = _1012_ | CST_R_5;
  assign _1014_ = _1013_ | CST_R_12;
  assign DC_DATAOE = _1014_ | CST_R_13;
  assign _1015_ = CST_R_0 | CST_R_2;
  assign _1016_ = _1015_ | CST_R_3;
  assign _1017_ = _1016_ | CST_R_4;
  assign _1018_ = _1017_ | CST_R_6;
  assign _1019_ = _1018_ | CST_R_7;
  assign _1020_ = _1019_ | CST_R_9;
  assign DC_LBCOE = _1020_ | CST_R_10;
  assign DC_CSTWBUS = wrMergeHit | _0362_;
  assign _1021_ = CST_R_1 | CST_R_4;
  assign DC_USEPROCIN = _1021_ | CST_R_7;
  assign _1022_ = CST_R_2 | CST_R_6;
  assign _1023_ = _1022_ | CST_R_3;
  assign _1024_ = _1023_ | CST_R_10;
  assign _1025_ = _0367_ | _0368_;
  assign _1026_ = _1025_ | CST_R_13;
  assign DC_VAL = _1026_ | CST_R_5;
  assign _1027_ = _0939_ | \SM.Uncached_M ;
  assign _1028_ = _1027_ | DISABLEC;
  assign _1029_ = CST_R_2 | CST_R_6;
  assign _1030_ = _1029_ | CST_R_3;
  assign _1031_ = _1030_ | CST_R_7;
  assign _1032_ = _0384_ | _0388_;
  assign _1033_ = _1032_ | CST_R_12;
  assign _1034_ = _1033_ | CST_R_14;
  assign _1035_ = CST_R_2 | CST_R_9;
  assign _1036_ = _1035_ | CST_R_3;
  assign _1037_ = _1036_ | CST_R_4;
  assign _1038_ = _1037_ | CST_R_6;
  assign _1039_ = _1038_ | CST_R_7;
  assign tamMiddleCycle = _1039_ | CST_R_8;
  assign _1040_ = _0390_ | _0393_;
  assign _1041_ = _1040_ | _0395_;
  assign _1042_ = _1041_ | CST_R_12;
  assign _1043_ = \SM.Uncached_M  | DISABLEC;
  assign _1044_ = RDOP_R | \SM.WR_OP ;
  assign \DCACHE_TAG.ADDR_10  = LogAddr_R_10 | DCC_TAGMASK_10;
  assign \DCACHE_TAG.KSEG1  = \SM.Uncached_M  | DISABLEC;
  assign WIP_P = _0401_ | _0403_;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  assign _1045_ = CST_R_1 | CST_R_12;
  assign _1046_ = _1045_ | CST_R_13;
  assign _1047_ = _1046_ | CST_R_14;
  assign cacheReady = _1047_ | CST_R_10;
  assign _1048_ = _0411_ | InvalPending_R;
  assign anyBusy = \SM.otherBusy  | MyBusy_R;
  assign WasWrite_P = DC_DATAWE | _0415_;
  assign _1049_ = _0416_ | _0417_;
  assign _1050_ = _1049_ | _0418_;
  assign _1051_ = _1050_ | IST_R_1;
  assign DC_TAGWE = _1051_ | UCInval;
  assign _1052_ = _0419_ | _0420_;
  assign _1053_ = _1052_ | _0421_;
  assign _1054_ = _1053_ | _0422_;
  assign _1055_ = _1054_ | CST_R_4;
  assign _1056_ = _1055_ | CST_R_5;
  assign _1057_ = _1056_ | CST_R_10;
  assign _1058_ = _1057_ | CST_R_11;
  assign _1059_ = _1058_ | CST_R_15;
  assign _1060_ = _1059_ | CST_R_13;
  assign _1061_ = _1060_ | CST_R_12;
  assign _1062_ = _1061_ | CST_R_14;
  assign DC_TAGRE = _1062_ | BusyRAW_R;
  assign DC_TAGCS = DC_TAGWE | DC_TAGRE;
  assign _1063_ = IST_R_1 | UCInval;
  assign dataRamWEHit = _0423_ | _0425_;
  assign _1064_ = CST_R_2 | CST_R_6;
  assign _1065_ = _1064_ | CST_R_3;
  assign DC_DATAWE = _0426_ | dataRamWEHit;
  assign _1066_ = NEXTRDOP | NEXTWROP;
  assign _1067_ = _1066_ | RDOP_R;
  assign _1068_ = _1067_ | \SM.WR_OP ;
  assign _1069_ = _0428_ | CST_R_4;
  assign _1070_ = _1069_ | CST_R_7;
  assign _1071_ = _1070_ | CST_R_5;
  assign _1072_ = _1071_ | CST_R_9;
  assign _1073_ = _1072_ | CST_R_10;
  assign _1074_ = _1073_ | CST_R_11;
  assign _1075_ = _1074_ | CST_R_15;
  assign _1076_ = _1075_ | CST_R_13;
  assign _1077_ = _1076_ | CST_R_12;
  assign _1078_ = _1077_ | CST_R_14;
  assign DC_DATARE = _1078_ | _0429_;
  assign DC_DATACS = DC_DATARE | DC_DATAWE;
  assign _1079_ = RDOP_R | _0430_;
  assign \SM.Uncached_M  = Kseg1_R | Kseg2UC;
  assign _1080_ = RDOP_P | WrPartialReq_P;
  assign _1081_ = _1080_ | _0433_;
  assign _1082_ = RDOP_P | WrPartialReq_P;
  assign DC_HALT_M_P = BusyRAW_P | _0439_;
  assign DC_HALT_W_P = BusyState_P | _0444_;
  assign _1083_ = DC_HALT_M_P | DC_HALT_W_P;
  assign _1084_ = CST_R_1 | CST_R_0;
  assign _1085_ = CST_R_1 | CST_R_0;
  assign _1086_ = _0462_ | _0463_;
  assign _1087_ = CST_R_1 | CST_R_0;
  reg [6:0] _2051_;
  always @(posedge CLK)
    _2051_ <= { _0192_, _0191_, _0190_, _0189_, _0188_, _0187_, _0186_ };
  assign { TagInitCtr_R_10, TagInitCtr_R_9, TagInitCtr_R_8, TagInitCtr_R_7, TagInitCtr_R_6, TagInitCtr_R_5, TagInitCtr_R_4 } = _2051_;
  reg [16:0] _2052_;
  always @(posedge CLK)
    _2052_ <= { _0053_, _0052_, _0051_, _0050_, _0049_, _0048_, _0047_, _0061_, _0060_, _0059_, _0058_, _0057_, _0056_, _0055_, _0054_, _0046_, _0045_ };
  assign { CST_R_16, CST_R_15, CST_R_14, CST_R_13, CST_R_12, CST_R_11, CST_R_10, CST_R_9, CST_R_8, CST_R_7, CST_R_6, CST_R_5, CST_R_4, CST_R_3, CST_R_2, CST_R_1, CST_R_0 } = _2052_;
  always @(posedge CLK)
    miss_W_R_N <= _0199_;
  reg [1:0] _2054_;
  always @(posedge CLK)
    _2054_ <= { _0041_, _0040_ };
  assign { BurstCounter_R_3, BurstCounter_R_2 } = _2054_;
  reg [1:0] _2055_;
  always @(posedge CLK)
    _2055_ <= { _0137_, _0136_ };
  assign { FirstOffset_R_3, FirstOffset_R_2 } = _2055_;
  reg [1:0] _2056_;
  always @(posedge CLK)
    _2056_ <= { _0043_, _0042_ };
  assign { BurstOffset_R_3, BurstOffset_R_2 } = _2056_;
  always @(posedge CLK)
    PartialHit_W_R <= _0180_;
  reg [31:0] _2058_;
  always @(posedge CLK)
    _2058_ <= { _0097_, _0096_, _0094_, _0093_, _0092_, _0091_, _0090_, _0089_, _0088_, _0087_, _0086_, _0085_, _0083_, _0082_, _0081_, _0080_, _0079_, _0078_, _0077_, _0076_, _0075_, _0074_, _0103_, _0102_, _0101_, _0100_, _0099_, _0098_, _0095_, _0084_, _0073_, _0072_ };
  assign { DataIn_W_R_31, DataIn_W_R_30, DataIn_W_R_29, DataIn_W_R_28, DataIn_W_R_27, DataIn_W_R_26, DataIn_W_R_25, DataIn_W_R_24, DataIn_W_R_23, DataIn_W_R_22, DataIn_W_R_21, DataIn_W_R_20, DataIn_W_R_19, DataIn_W_R_18, DataIn_W_R_17, DataIn_W_R_16, DataIn_W_R_15, DataIn_W_R_14, DataIn_W_R_13, DataIn_W_R_12, DataIn_W_R_11, DataIn_W_R_10, DataIn_W_R_9, DataIn_W_R_8, DataIn_W_R_7, DataIn_W_R_6, DataIn_W_R_5, DataIn_W_R_4, DataIn_W_R_3, DataIn_W_R_2, DataIn_W_R_1, DataIn_W_R_0 } = _2058_;
  reg [31:0] _2059_;
  always @(posedge CLK)
    _2059_ <= { _0025_, _0024_, _0022_, _0021_, _0020_, _0019_, _0018_, _0017_, _0016_, _0015_, _0014_, _0013_, _0011_, _0010_, _0009_, _0008_, _0007_, _0006_, _0005_, _0004_, _0003_, _0002_, _0031_, _0030_, _0029_, _0028_, _0027_, _0026_, _0023_, _0012_, _0001_, _0000_ };
  assign { Addr_W_R_31, Addr_W_R_30, Addr_W_R_29, Addr_W_R_28, Addr_W_R_27, Addr_W_R_26, Addr_W_R_25, Addr_W_R_24, Addr_W_R_23, Addr_W_R_22, Addr_W_R_21, Addr_W_R_20, Addr_W_R_19, Addr_W_R_18, Addr_W_R_17, Addr_W_R_16, Addr_W_R_15, Addr_W_R_14, Addr_W_R_13, Addr_W_R_12, Addr_W_R_11, Addr_W_R_10, Addr_W_R_9, Addr_W_R_8, Addr_W_R_7, Addr_W_R_6, Addr_W_R_5, Addr_W_R_4, Addr_W_R_3, Addr_W_R_2, Addr_W_R_1, Addr_W_R_0 } = _2059_;
  reg [3:0] _2060_;
  always @(posedge CLK)
    _2060_ <= { _0039_, _0038_, _0037_, _0036_ };
  assign { BE_W_R_3, BE_W_R_2, BE_W_R_1, BE_W_R_0 } = _2060_;
  always @(posedge CLK)
    \LMI_ALIGN1.SX  <= _0185_;
  always @(posedge CLK)
    Miss_W_R <= _0178_;
  always @(posedge CLK)
    \SM.HoldWrPartial_R  <= _0197_;
  reg [31:0] _2064_;
  always @(posedge CLK)
    _2064_ <= { _0129_, _0128_, _0126_, _0125_, _0124_, _0123_, _0122_, _0121_, _0120_, _0119_, _0118_, _0117_, _0115_, _0114_, _0113_, _0112_, _0111_, _0110_, _0109_, _0108_, _0107_, _0106_, _0135_, _0134_, _0133_, _0132_, _0131_, _0130_, _0127_, _0116_, _0105_, _0104_ };
  assign { DataRd_R_31, DataRd_R_30, DataRd_R_29, DataRd_R_28, DataRd_R_27, DataRd_R_26, DataRd_R_25, DataRd_R_24, DataRd_R_23, DataRd_R_22, DataRd_R_21, DataRd_R_20, DataRd_R_19, DataRd_R_18, DataRd_R_17, DataRd_R_16, DataRd_R_15, DataRd_R_14, DataRd_R_13, DataRd_R_12, DataRd_R_11, DataRd_R_10, DataRd_R_9, DataRd_R_8, DataRd_R_7, DataRd_R_6, DataRd_R_5, DataRd_R_4, DataRd_R_3, DataRd_R_2, DataRd_R_1, DataRd_R_0 } = _2064_;
  reg [31:0] _2065_;
  always @(posedge CLK)
    _2065_ <= { _0171_, _0170_, _0168_, _0167_, _0166_, _0165_, _0164_, _0163_, _0162_, _0161_, _0160_, _0159_, _0157_, _0156_, _0155_, _0154_, _0153_, _0152_, _0151_, _0150_, _0149_, _0148_, _0177_, _0176_, _0175_, _0174_, _0173_, _0172_, _0169_, _0158_, _0147_, _0146_ };
  assign { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 } = _2065_;
  always @(posedge CLK)
    Kseg1_R <= _0145_;
  always @(posedge CLK)
    DC_GNTRAM_R <= _0063_;
  reg [3:0] _2068_;
  always @(posedge CLK)
    _2068_ <= { _0035_, _0034_, _0033_, _0032_ };
  assign { BE_R_3, BE_R_2, BE_R_1, BE_R_0 } = _2068_;
  always @(posedge CLK)
    DWORD_M_R <= _0071_;
  always @(posedge CLK)
    RDOP_R <= _0182_;
  always @(posedge CLK)
    \SM.WR_OP  <= _0194_;
  always @(posedge CLK)
    SX_R <= _0184_;
  always @(posedge CLK)
    Partial_R <= _0181_;
  always @(posedge CLK)
    WrPartialReq_R <= _0196_;
  always @(posedge CLK)
    WrWordReq_R <= _0198_;
  always @(posedge CLK)
    RdPartialReq_R <= _0183_;
  always @(posedge CLK)
    MyBusy_R <= _0179_;
  reg [2:0] _2078_;
  always @(posedge CLK)
    _2078_ <= { _0069_, _0068_, _0067_ };
  assign { DC_HALT_W_R_2, DC_HALT_W_R_1, DC_HALT_W_R_0 } = _2078_;
  reg [2:0] _2079_;
  always @(posedge CLK)
    _2079_ <= { _0066_, _0065_, _0064_ };
  assign { DC_HALT_M_R_2, DC_HALT_M_R_1, DC_HALT_M_R_0 } = _2079_;
  always @(posedge CLK)
    BusyRAW_R <= _0044_;
  reg [3:0] _2081_;
  always @(posedge CLK)
    _2081_ <= { _0141_, _0140_, _0139_, _0138_ };
  assign { IST_R_3, IST_R_2, IST_R_1, IST_R_0 } = _2081_;
  always @(posedge CLK)
    \SM.WasWrite  <= _0195_;
  always @(posedge CLK)
    InvalPending_R <= _0144_;
  always @(posedge CLK)
    Inval1_R <= _0142_;
  always @(posedge CLK)
    Inval2_R <= _0143_;
  always @(posedge CLK)
    WIP_R <= _0193_;
  always @(posedge CLK)
    DC_BAREMISS_R <= _0062_;
  always @(posedge CLK)
    DC_MISS_R <= _0070_;
  always @(posedge CLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign { _1094_, _1093_, _1092_, _1091_, _1090_, _1089_, _1088_ } = IST_R_1 ? { _0356_, _0355_, _0354_, _0351_, _0340_, _0329_, _0328_ } : 7'h00;
  assign { _0192_, _0191_, _0190_, _0189_, _0188_, _0187_, _0186_ } = RESET_D2_R_N ? { _1094_, _1093_, _1092_, _1091_, _1090_, _1089_, _1088_ } : 7'h00;
  assign { _0053_, _0052_, _0051_, _0050_, _0049_, _0048_, _0047_, _0061_, _0060_, _0059_, _0058_, _0057_, _0056_, _0055_, _0054_, _0046_, _0045_ } = RESET_D2_R_N ? { CST_P_16, CST_P_15, CST_P_14, CST_P_13, CST_P_12, CST_P_11, CST_P_10, CST_P_9, CST_P_8, CST_P_7, CST_P_6, CST_P_5, CST_P_4, CST_P_3, CST_P_2, CST_P_1, CST_P_0 } : 17'h00001;
  assign _0199_ = RESET_D2_R_N ? \DCACHE_TAG.RCMP_N  : 1'h0;
  assign { _1108_, _1106_, _1105_, _1104_, _1103_, _1102_, _1101_, _1100_, _1099_, _1098_, _1097_, _1115_, _1114_, _1113_, _1112_, _1111_, _1110_, _1109_, _1107_, _1096_, _1095_ } = IST_R_1 ? 21'h000000 : { \DCACHE_TAG.ADDR_31 , \DCACHE_TAG.ADDR_30 , \DCACHE_TAG.ADDR_29 , LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11 };
  assign { _1129_, _1127_, _1126_, _1125_, _1124_, _1123_, _1122_, _1121_, _1120_, _1119_, _1118_, _1136_, _1135_, _1134_, _1133_, _1132_, _1131_, _1130_, _1128_, _1117_, _1116_ } = tamMiddleCycle ? 21'hxxxxxx : { _1108_, _1106_, _1105_, _1104_, _1103_, _1102_, _1101_, _1100_, _1099_, _1098_, _1097_, _1115_, _1114_, _1113_, _1112_, _1111_, _1110_, _1109_, _1107_, _1096_, _1095_ };
  assign { _0299_, _0298_, _0296_, _0295_, _0294_, _0293_, _0292_, _0291_, _0290_, _0289_, _0288_, _0287_, _0285_, _0284_, _0283_, _0282_, _0281_, _0280_, _0279_, _0278_, _0277_ } = tamFirstCycle ? 21'hxxxxxx : { _1129_, _1127_, _1126_, _1125_, _1124_, _1123_, _1122_, _1121_, _1120_, _1119_, _1118_, _1136_, _1135_, _1134_, _1133_, _1132_, _1131_, _1130_, _1128_, _1117_, _1116_ };
  assign { _1140_, _1139_, _1138_, _1137_ } = IST_R_1 ? 4'h0 : { LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 };
  assign { _1144_, _1143_, _1142_, _1141_ } = tamMiddleCycle ? 4'hx : { _1140_, _1139_, _1138_, _1137_ };
  assign { _0297_, _0286_, _0275_, _0274_ } = tamFirstCycle ? 4'hx : { _1144_, _1143_, _1142_, _1141_ };
  assign { _1151_, _1150_, _1149_, _1148_, _1147_, _1146_, _1145_ } = IST_R_1 ? { TagInitCtr_R_10, TagInitCtr_R_9, TagInitCtr_R_8, TagInitCtr_R_7, TagInitCtr_R_6, TagInitCtr_R_5, TagInitCtr_R_4 } : { LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4 };
  assign { _1158_, _1157_, _1156_, _1155_, _1154_, _1153_, _1152_ } = tamMiddleCycle ? 7'hxx : { _1151_, _1150_, _1149_, _1148_, _1147_, _1146_, _1145_ };
  assign { _0276_, _0305_, _0304_, _0303_, _0302_, _0301_, _0300_ } = tamFirstCycle ? 7'hxx : { _1158_, _1157_, _1156_, _1155_, _1154_, _1153_, _1152_ };
  assign { _1184_, _1183_, _1181_, _1180_, _1179_, _1178_, _1177_, _1176_, _1175_, _1174_, _1173_, _1172_, _1170_, _1169_, _1168_, _1167_, _1166_, _1165_, _1164_, _1163_, _1162_, _1161_, _1190_, _1189_, _1188_, _1187_, _1186_, _1185_, _1182_, _1171_, _1160_, _1159_ } = tamMiddleCycle ? { Addr_W_R_31, Addr_W_R_30, Addr_W_R_29, Addr_W_R_28, Addr_W_R_27, Addr_W_R_26, Addr_W_R_25, Addr_W_R_24, Addr_W_R_23, Addr_W_R_22, Addr_W_R_21, Addr_W_R_20, Addr_W_R_19, Addr_W_R_18, Addr_W_R_17, Addr_W_R_16, Addr_W_R_15, Addr_W_R_14, Addr_W_R_13, Addr_W_R_12, Addr_W_R_11, Addr_W_R_10, Addr_W_R_9, Addr_W_R_8, Addr_W_R_7, Addr_W_R_6, Addr_W_R_5, Addr_W_R_4, Addr_W_R_3, Addr_W_R_2, Addr_W_R_1, Addr_W_R_0 } : { _0299_, _0298_, _0296_, _0295_, _0294_, _0293_, _0292_, _0291_, _0290_, _0289_, _0288_, _0287_, _0285_, _0284_, _0283_, _0282_, _0281_, _0280_, _0279_, _0278_, _0277_, _0276_, _0305_, _0304_, _0303_, _0302_, _0301_, _0300_, _0297_, _0286_, _0275_, _0274_ };
  assign { _0248_, _0247_, _0245_, _0244_, _0243_, _0242_, _0241_, _0240_, _0239_, _0238_, _0237_, _0236_, _0234_, _0233_, _0232_, _0231_, _0230_, _0229_, _0228_, _0227_, _0226_, _0225_, _0254_, _0253_, _0252_, _0251_, _0250_, _0249_, _0246_, _0235_, _0224_, _0223_ } = tamFirstCycle ? 32'hxxxxxxxx : { _1184_, _1183_, _1181_, _1180_, _1179_, _1178_, _1177_, _1176_, _1175_, _1174_, _1173_, _1172_, _1170_, _1169_, _1168_, _1167_, _1166_, _1165_, _1164_, _1163_, _1162_, _1161_, _1190_, _1189_, _1188_, _1187_, _1186_, _1185_, _1182_, _1171_, _1160_, _1159_ };
  assign { DC_TAGWR_31, DC_TAGWR_30, DC_TAGWR_29, DC_TAGWR_28, DC_TAGWR_27, DC_TAGWR_26, DC_TAGWR_25, DC_TAGWR_24, DC_TAGWR_23, DC_TAGWR_22, DC_TAGWR_21, DC_TAGWR_20, DC_TAGWR_19, DC_TAGWR_18, DC_TAGWR_17, DC_TAGWR_16, DC_TAGWR_15, DC_TAGWR_14, DC_TAGWR_13, DC_TAGWR_12, DC_TAGWR_11 } = tamFirstCycle ? 21'hxxxxxx : { _0248_, _0247_, _0245_, _0244_, _0243_, _0242_, _0241_, _0240_, _0239_, _0238_, _0237_, _0236_, _0234_, _0233_, _0232_, _0231_, _0230_, _0229_, _0228_, _0227_, _0226_ };
  assign { DC_TAGINDEX_10, DC_TAGINDEX_9, DC_TAGINDEX_8, DC_TAGINDEX_7, DC_TAGINDEX_6, DC_TAGINDEX_5, DC_TAGINDEX_4 } = tamFirstCycle ? { NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4 } : { _0225_, _0254_, _0253_, _0252_, _0251_, _0250_, _0249_ };
  assign _1191_ = IST_R_3 ? _0964_ : 1'h0;
  assign _1192_ = IST_R_2 ? 1'h1 : _1191_;
  assign _1193_ = IST_R_1 ? 1'h0 : _1192_;
  assign IST_P_3 = IST_R_0 ? 1'h0 : _1193_;
  assign _1194_ = IST_R_3 ? CST_R_0 : 1'h0;
  assign _1195_ = IST_R_2 ? 1'h0 : _1194_;
  assign _1196_ = IST_R_1 ? _0963_ : _1195_;
  assign IST_P_1 = IST_R_0 ? 1'h1 : _1196_;
  assign _1197_ = IST_R_1 ? InitCtrEqOnes : 1'h0;
  assign IST_P_2 = IST_R_0 ? 1'h0 : _1197_;
  assign { _1204_, _1203_, _1202_, _1201_, _1200_, _1199_, _1198_ } = _1031_ ? { Addr_W_R_10, Addr_W_R_9, Addr_W_R_8, Addr_W_R_7, Addr_W_R_6, Addr_W_R_5, Addr_W_R_4 } : { LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4 };
  assign { _1211_, _1210_, _1209_, _1208_, _1207_, _1206_, _1205_ } = _0927_ ? 7'hxx : { _1204_, _1203_, _1202_, _1201_, _1200_, _1199_, _1198_ };
  assign { _0265_, _0264_, _0263_, _0262_, _0261_, _0260_, _0259_ } = _0382_ ? 7'hxx : { _1211_, _1210_, _1209_, _1208_, _1207_, _1206_, _1205_ };
  assign { _1213_, _1212_ } = _1031_ ? { BurstOffset_R_3, BurstOffset_R_2 } : { LogAddr_R_3, LogAddr_R_2 };
  assign { _1215_, _1214_ } = _0927_ ? 2'hx : { _1213_, _1212_ };
  assign { _0258_, _0257_ } = _0382_ ? 2'hx : { _1215_, _1214_ };
  assign { _1224_, _1223_, _1222_, _1221_, _1220_, _1219_, _1218_, _1217_, _1216_ } = _0927_ ? { Addr_W_R_10, Addr_W_R_9, Addr_W_R_8, Addr_W_R_7, Addr_W_R_6, Addr_W_R_5, Addr_W_R_4, Addr_W_R_3, Addr_W_R_2 } : { _0265_, _0264_, _0263_, _0262_, _0261_, _0260_, _0259_, _0258_, _0257_ };
  assign { _0222_, _0221_, _0220_, _0219_, _0218_, _0217_, _0216_, _0215_, _0214_ } = _0382_ ? 9'hxxx : { _1224_, _1223_, _1222_, _1221_, _1220_, _1219_, _1218_, _1217_, _1216_ };
  assign { DC_DATAINDEX_10, DC_DATAINDEX_9, DC_DATAINDEX_8, DC_DATAINDEX_7, DC_DATAINDEX_6, DC_DATAINDEX_5, DC_DATAINDEX_4, DC_DATAINDEX_3, DC_DATAINDEX_2 } = _0382_ ? { NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2 } : { _0222_, _0221_, _0220_, _0219_, _0218_, _0217_, _0216_, _0215_, _0214_ };
  assign { DC_DATAWR_7, DC_DATAWR_6, DC_DATAWR_5, DC_DATAWR_4, DC_DATAWR_3, DC_DATAWR_2, DC_DATAWR_1, DC_DATAWR_0 } = _0380_ ? { DataIn_W_R_7, DataIn_W_R_6, DataIn_W_R_5, DataIn_W_R_4, DataIn_W_R_3, DataIn_W_R_2, DataIn_W_R_1, DataIn_W_R_0 } : { _0323_, _0322_, _0321_, _0320_, _0319_, _0318_, _0317_, _0316_ };
  assign { _0323_, _0322_, _0321_, _0320_, _0319_, _0318_, _0317_, _0316_ } = _0378_ ? { DCR_DATARD_7, DCR_DATARD_6, DCR_DATARD_5, DCR_DATARD_4, DCR_DATARD_3, DCR_DATARD_2, DCR_DATARD_1, DCR_DATARD_0 } : { DATAIN_7, DATAIN_6, DATAIN_5, DATAIN_4, DATAIN_3, DATAIN_2, DATAIN_1, DATAIN_0 };
  assign { DC_DATAWR_15, DC_DATAWR_14, DC_DATAWR_13, DC_DATAWR_12, DC_DATAWR_11, DC_DATAWR_10, DC_DATAWR_9, DC_DATAWR_8 } = _0377_ ? { DataIn_W_R_15, DataIn_W_R_14, DataIn_W_R_13, DataIn_W_R_12, DataIn_W_R_11, DataIn_W_R_10, DataIn_W_R_9, DataIn_W_R_8 } : { _0315_, _0314_, _0313_, _0312_, _0311_, _0310_, _0309_, _0308_ };
  assign { _0315_, _0314_, _0313_, _0312_, _0311_, _0310_, _0309_, _0308_ } = _0375_ ? { DCR_DATARD_15, DCR_DATARD_14, DCR_DATARD_13, DCR_DATARD_12, DCR_DATARD_11, DCR_DATARD_10, DCR_DATARD_9, DCR_DATARD_8 } : { DATAIN_15, DATAIN_14, DATAIN_13, DATAIN_12, DATAIN_11, DATAIN_10, DATAIN_9, DATAIN_8 };
  assign { DC_DATAWR_23, DC_DATAWR_22, DC_DATAWR_21, DC_DATAWR_20, DC_DATAWR_19, DC_DATAWR_18, DC_DATAWR_17, DC_DATAWR_16 } = _0374_ ? { DataIn_W_R_23, DataIn_W_R_22, DataIn_W_R_21, DataIn_W_R_20, DataIn_W_R_19, DataIn_W_R_18, DataIn_W_R_17, DataIn_W_R_16 } : { _0273_, _0272_, _0271_, _0270_, _0269_, _0268_, _0267_, _0266_ };
  assign { _0273_, _0272_, _0271_, _0270_, _0269_, _0268_, _0267_, _0266_ } = _0372_ ? { DCR_DATARD_23, DCR_DATARD_22, DCR_DATARD_21, DCR_DATARD_20, DCR_DATARD_19, DCR_DATARD_18, DCR_DATARD_17, DCR_DATARD_16 } : { DATAIN_23, DATAIN_22, DATAIN_21, DATAIN_20, DATAIN_19, DATAIN_18, DATAIN_17, DATAIN_16 };
  assign { DC_DATAWR_31, DC_DATAWR_30, DC_DATAWR_29, DC_DATAWR_28, DC_DATAWR_27, DC_DATAWR_26, DC_DATAWR_25, DC_DATAWR_24 } = _0371_ ? { DataIn_W_R_31, DataIn_W_R_30, DataIn_W_R_29, DataIn_W_R_28, DataIn_W_R_27, DataIn_W_R_26, DataIn_W_R_25, DataIn_W_R_24 } : { _0207_, _0206_, _0205_, _0204_, _0203_, _0202_, _0201_, _0200_ };
  assign { _0207_, _0206_, _0205_, _0204_, _0203_, _0202_, _0201_, _0200_ } = _0369_ ? { DCR_DATARD_31, DCR_DATARD_30, DCR_DATARD_29, DCR_DATARD_28, DCR_DATARD_27, DCR_DATARD_26, DCR_DATARD_25, DCR_DATARD_24 } : { DATAIN_31, DATAIN_30, DATAIN_29, DATAIN_28, DATAIN_27, DATAIN_26, DATAIN_25, DATAIN_24 };
  assign { _0043_, _0042_ } = RESET_D2_R_N ? { BurstOffset_P_3, BurstOffset_P_2 } : 2'h0;
  assign { _0137_, _0136_ } = RESET_D2_R_N ? { FirstOffset_P_3, FirstOffset_P_2 } : 2'h0;
  assign { _0041_, _0040_ } = RESET_D2_R_N ? { BurstCounter_P_3, BurstCounter_P_2 } : 2'h0;
  assign { _1226_, _1225_ } = MEMSEQUENTIAL ? { _0327_, _0326_ } : { _1341_, _1340_ };
  assign { _1228_, _1227_ } = _0365_ ? { _1226_, _1225_ } : 2'hx;
  assign { _0307_, _0306_ } = _0923_ ? 2'hx : { _1228_, _1227_ };
  assign { _1230_, _1229_ } = _0365_ ? { _0307_, _0306_ } : { BurstOffset_R_3, BurstOffset_R_2 };
  assign { _0256_, _0255_ } = _0923_ ? 2'hx : { _1230_, _1229_ };
  assign { _1232_, _1231_ } = _0365_ ? { _0325_, _0324_ } : { BurstCounter_R_3, BurstCounter_R_2 };
  assign { _0209_, _0208_ } = _0923_ ? 2'hx : { _1232_, _1231_ };
  assign { _1234_, _1233_ } = MEMZEROFIRST ? 2'h0 : { LogAddr_R_3, LogAddr_R_2 };
  assign { _0211_, _0210_ } = _0923_ ? { _1234_, _1233_ } : 2'hx;
  assign { _1236_, _1235_ } = MEMZEROFIRST ? 2'h0 : { LogAddr_R_3, LogAddr_R_2 };
  assign { _0213_, _0212_ } = _0923_ ? { _1236_, _1235_ } : 2'hx;
  assign { BurstOffset_P_3, BurstOffset_P_2 } = _0923_ ? { _0211_, _0210_ } : { _0256_, _0255_ };
  assign { FirstOffset_P_3, FirstOffset_P_2 } = _0923_ ? { _0213_, _0212_ } : { FirstOffset_R_3, FirstOffset_R_2 };
  assign { BurstCounter_P_3, BurstCounter_P_2 } = _0923_ ? 2'h0 : { _0209_, _0208_ };
  assign _0180_ = RESET_D2_R_N ? WrPartialHit_W_P : 1'h0;
  assign WrPartialHit_W_P = \DCACHE_TAG.CMP  ? _0460_ : _1086_;
  assign { _1262_, _1261_, _1259_, _1258_, _1257_, _1256_, _1255_, _1254_, _1253_, _1252_, _1251_, _1250_, _1248_, _1247_, _1246_, _1245_, _1244_, _1243_, _1242_, _1241_, _1240_, _1239_, _1268_, _1267_, _1266_, _1265_, _1264_, _1263_, _1260_, _1249_, _1238_, _1237_ } = _0929_ ? { DATAIN_31, DATAIN_30, DATAIN_29, DATAIN_28, DATAIN_27, DATAIN_26, DATAIN_25, DATAIN_24, DATAIN_23, DATAIN_22, DATAIN_21, DATAIN_20, DATAIN_19, DATAIN_18, DATAIN_17, DATAIN_16, DATAIN_15, DATAIN_14, DATAIN_13, DATAIN_12, DATAIN_11, DATAIN_10, DATAIN_9, DATAIN_8, DATAIN_7, DATAIN_6, DATAIN_5, DATAIN_4, DATAIN_3, DATAIN_2, DATAIN_1, DATAIN_0 } : { DataIn_W_R_31, DataIn_W_R_30, DataIn_W_R_29, DataIn_W_R_28, DataIn_W_R_27, DataIn_W_R_26, DataIn_W_R_25, DataIn_W_R_24, DataIn_W_R_23, DataIn_W_R_22, DataIn_W_R_21, DataIn_W_R_20, DataIn_W_R_19, DataIn_W_R_18, DataIn_W_R_17, DataIn_W_R_16, DataIn_W_R_15, DataIn_W_R_14, DataIn_W_R_13, DataIn_W_R_12, DataIn_W_R_11, DataIn_W_R_10, DataIn_W_R_9, DataIn_W_R_8, DataIn_W_R_7, DataIn_W_R_6, DataIn_W_R_5, DataIn_W_R_4, DataIn_W_R_3, DataIn_W_R_2, DataIn_W_R_1, DataIn_W_R_0 };
  assign { _0097_, _0096_, _0094_, _0093_, _0092_, _0091_, _0090_, _0089_, _0088_, _0087_, _0086_, _0085_, _0083_, _0082_, _0081_, _0080_, _0079_, _0078_, _0077_, _0076_, _0075_, _0074_, _0103_, _0102_, _0101_, _0100_, _0099_, _0098_, _0095_, _0084_, _0073_, _0072_ } = RESET_D2_R_N ? { _1262_, _1261_, _1259_, _1258_, _1257_, _1256_, _1255_, _1254_, _1253_, _1252_, _1251_, _1250_, _1248_, _1247_, _1246_, _1245_, _1244_, _1243_, _1242_, _1241_, _1240_, _1239_, _1268_, _1267_, _1266_, _1265_, _1264_, _1263_, _1260_, _1249_, _1238_, _1237_ } : 32'd0;
  assign _1269_ = _0928_ ? \DCACHE_TAG.wrPartial  : \SM.HoldWrPartial_R ;
  assign _0197_ = RESET_D2_R_N ? _1269_ : 1'h0;
  assign _1270_ = _0928_ ? \DCACHE_TAG.CMP  : Miss_W_R;
  assign _0178_ = RESET_D2_R_N ? _1270_ : 1'h0;
  assign _1271_ = _0928_ ? SX_R : \LMI_ALIGN1.SX ;
  assign _0185_ = RESET_D2_R_N ? _1271_ : 1'h0;
  assign { _1275_, _1274_, _1273_, _1272_ } = _0928_ ? { BE_R_3, BE_R_2, BE_R_1, BE_R_0 } : { BE_W_R_3, BE_W_R_2, BE_W_R_1, BE_W_R_0 };
  assign { _0039_, _0038_, _0037_, _0036_ } = RESET_D2_R_N ? { _1275_, _1274_, _1273_, _1272_ } : 4'hf;
  assign { _1301_, _1300_, _1298_, _1297_, _1296_, _1295_, _1294_, _1293_, _1292_, _1291_, _1290_, _1289_, _1287_, _1286_, _1285_, _1284_, _1283_, _1282_, _1281_, _1280_, _1279_, _1278_, _1307_, _1306_, _1305_, _1304_, _1303_, _1302_, _1299_, _1288_, _1277_, _1276_ } = _0928_ ? { \DCACHE_TAG.ADDR_31 , \DCACHE_TAG.ADDR_30 , \DCACHE_TAG.ADDR_29 , LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 } : { Addr_W_R_31, Addr_W_R_30, Addr_W_R_29, Addr_W_R_28, Addr_W_R_27, Addr_W_R_26, Addr_W_R_25, Addr_W_R_24, Addr_W_R_23, Addr_W_R_22, Addr_W_R_21, Addr_W_R_20, Addr_W_R_19, Addr_W_R_18, Addr_W_R_17, Addr_W_R_16, Addr_W_R_15, Addr_W_R_14, Addr_W_R_13, Addr_W_R_12, Addr_W_R_11, Addr_W_R_10, Addr_W_R_9, Addr_W_R_8, Addr_W_R_7, Addr_W_R_6, Addr_W_R_5, Addr_W_R_4, Addr_W_R_3, Addr_W_R_2, Addr_W_R_1, Addr_W_R_0 };
  assign { _0025_, _0024_, _0022_, _0021_, _0020_, _0019_, _0018_, _0017_, _0016_, _0015_, _0014_, _0013_, _0011_, _0010_, _0009_, _0008_, _0007_, _0006_, _0005_, _0004_, _0003_, _0002_, _0031_, _0030_, _0029_, _0028_, _0027_, _0026_, _0023_, _0012_, _0001_, _0000_ } = RESET_D2_R_N ? { _1301_, _1300_, _1298_, _1297_, _1296_, _1295_, _1294_, _1293_, _1292_, _1291_, _1290_, _1289_, _1287_, _1286_, _1285_, _1284_, _1283_, _1282_, _1281_, _1280_, _1279_, _1278_, _1307_, _1306_, _1305_, _1304_, _1303_, _1302_, _1299_, _1288_, _1277_, _1276_ } : 32'd0;
  assign { _0129_, _0128_, _0126_, _0125_, _0124_, _0123_, _0122_, _0121_, _0120_, _0119_, _0118_, _0117_, _0115_, _0114_, _0113_, _0112_, _0111_, _0110_, _0109_, _0108_, _0107_, _0106_, _0135_, _0134_, _0133_, _0132_, _0131_, _0130_, _0127_, _0116_, _0105_, _0104_ } = RESET_D2_R_N ? { _1333_, _1332_, _1330_, _1329_, _1328_, _1327_, _1326_, _1325_, _1324_, _1323_, _1322_, _1321_, _1319_, _1318_, _1317_, _1316_, _1315_, _1314_, _1313_, _1312_, _1311_, _1310_, _1339_, _1338_, _1337_, _1336_, _1335_, _1334_, _1331_, _1320_, _1309_, _1308_ } : 32'd0;
  assign _0063_ = RESET_D2_R_N ? DC_GNTRAM_P : 1'h0;
  assign _0183_ = RESET_D2_R_N ? RdPartialReq_P : 1'h0;
  assign _0196_ = RESET_D2_R_N ? WrPartialReq_P : 1'h0;
  assign _0198_ = RESET_D2_R_N ? WrWordReq_P : 1'h0;
  assign _0145_ = RESET_D2_R_N ? Kseg1_P : 1'h0;
  assign _0181_ = RESET_D2_R_N ? Partial_P : 1'h0;
  assign _0184_ = RESET_D2_R_N ? SX_P : 1'h0;
  assign _0194_ = RESET_D2_R_N ? WROP_P : 1'h0;
  assign _0182_ = RESET_D2_R_N ? RDOP_P : 1'h0;
  assign _0071_ = RESET_D2_R_N ? DWORD_M_P : 1'h0;
  assign { _0035_, _0034_, _0033_, _0032_ } = RESET_D2_R_N ? { BE_P_3, BE_P_2, BE_P_1, BE_P_0 } : 4'hf;
  assign { _0171_, _0170_, _0168_, _0167_, _0166_, _0165_, _0164_, _0163_, _0162_, _0161_, _0160_, _0159_, _0157_, _0156_, _0155_, _0154_, _0153_, _0152_, _0151_, _0150_, _0149_, _0148_, _0177_, _0176_, _0175_, _0174_, _0173_, _0172_, _0169_, _0158_, _0147_, _0146_ } = RESET_D2_R_N ? { LogAddr_P_31, LogAddr_P_30, LogAddr_P_29, LogAddr_P_28, LogAddr_P_27, LogAddr_P_26, LogAddr_P_25, LogAddr_P_24, LogAddr_P_23, LogAddr_P_22, LogAddr_P_21, LogAddr_P_20, LogAddr_P_19, LogAddr_P_18, LogAddr_P_17, LogAddr_P_16, LogAddr_P_15, LogAddr_P_14, LogAddr_P_13, LogAddr_P_12, LogAddr_P_11, LogAddr_P_10, LogAddr_P_9, LogAddr_P_8, LogAddr_P_7, LogAddr_P_6, LogAddr_P_5, LogAddr_P_4, LogAddr_P_3, LogAddr_P_2, LogAddr_P_1, LogAddr_P_0 } : 32'd0;
  assign RdPartialReq_P = anyBusy ? _0448_ : _0458_;
  assign WrPartialReq_P = anyBusy ? _0447_ : _0456_;
  assign WrWordReq_P = anyBusy ? WrWordReq_R : _0454_;
  assign Kseg1_P = anyBusy ? Kseg1_R : _0452_;
  assign Partial_P = anyBusy ? Partial_R : _0997_;
  assign SX_P = anyBusy ? SX_R : NEXTSX;
  assign WROP_P = anyBusy ? _0446_ : _0450_;
  assign RDOP_P = anyBusy ? _0445_ : _0449_;
  assign DWORD_M_P = anyBusy ? DWORD_M_R : DWORD_E;
  assign { BE_P_3, BE_P_2, BE_P_1, BE_P_0 } = anyBusy ? { BE_R_3, BE_R_2, BE_R_1, BE_R_0 } : { NEXTBE_3, NEXTBE_2, NEXTBE_1, NEXTBE_0 };
  assign { LogAddr_P_31, LogAddr_P_30, LogAddr_P_29, LogAddr_P_28, LogAddr_P_27, LogAddr_P_26, LogAddr_P_25, LogAddr_P_24, LogAddr_P_23, LogAddr_P_22, LogAddr_P_21, LogAddr_P_20, LogAddr_P_19, LogAddr_P_18, LogAddr_P_17, LogAddr_P_16, LogAddr_P_15, LogAddr_P_14, LogAddr_P_13, LogAddr_P_12, LogAddr_P_11, LogAddr_P_10, LogAddr_P_9, LogAddr_P_8, LogAddr_P_7, LogAddr_P_6, LogAddr_P_5, LogAddr_P_4, LogAddr_P_3, LogAddr_P_2, LogAddr_P_1, LogAddr_P_0 } = anyBusy ? { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 } : { NEXTADDR_31, NEXTADDR_30, NEXTADDR_29, NEXTADDR_28, NEXTADDR_27, NEXTADDR_26, NEXTADDR_25, NEXTADDR_24, NEXTADDR_23, NEXTADDR_22, NEXTADDR_21, NEXTADDR_20, NEXTADDR_19, NEXTADDR_18, NEXTADDR_17, NEXTADDR_16, NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2, NEXTADDR_1, NEXTADDR_0 };
  assign _0044_ = RESET_D2_R_N ? BusyRAW_P : 1'h0;
  assign { _0069_, _0068_, _0067_ } = RESET_D2_R_N ? { DC_HALT_W_P, DC_HALT_W_P, DC_HALT_W_P } : 3'h0;
  assign { _0066_, _0065_, _0064_ } = RESET_D2_R_N ? { DC_HALT_M_P, DC_HALT_M_P, DC_HALT_M_P } : 3'h0;
  assign _0179_ = RESET_D2_R_N ? _1083_ : 1'h0;
  assign BusyRAW_P = _0432_ ? _0435_ : _0437_;
  assign { _0141_, _0140_, _0139_, _0138_ } = RESET_D2_R_N ? { IST_P_3, IST_P_2, IST_P_1, 1'h0 } : 4'h1;
  assign _0195_ = RESET_D2_R_N ? WasWrite_P : 1'h0;
  assign _0144_ = RESET_D2_R_N ? InvalPending_P : 1'h0;
  assign _0143_ = RESET_D2_R_N ? Inval1_R : 1'h0;
  assign _0142_ = RESET_D2_R_N ? INVALIDATE : 1'h0;
  assign _0193_ = RESET_D2_R_N ? WIP_P : 1'h0;
  assign _0062_ = RESET_D2_R_N ? \DCACHE_TAG.CMP  : 1'h0;
  assign _0070_ = RESET_D2_R_N ? DC_MISS_P : 1'h0;
  assign \SM.otherBusy  = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, 1'h0, X_HALT_R_9, 2'h0, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign \SM.anyAck  = | { LACK_1, LACK_0 };
  assign { dataRdMergeAlign_31, dataRdMergeAlign_30, dataRdMergeAlign_29, dataRdMergeAlign_28, dataRdMergeAlign_27, dataRdMergeAlign_26, dataRdMergeAlign_25, dataRdMergeAlign_24, dataRdMergeAlign_23, dataRdMergeAlign_22, dataRdMergeAlign_21, dataRdMergeAlign_20, dataRdMergeAlign_19, dataRdMergeAlign_18, dataRdMergeAlign_17, dataRdMergeAlign_16, dataRdMergeAlign_15, dataRdMergeAlign_14, dataRdMergeAlign_13, dataRdMergeAlign_12, dataRdMergeAlign_11, dataRdMergeAlign_10, dataRdMergeAlign_9, dataRdMergeAlign_8, dataRdMergeAlign_7, dataRdMergeAlign_6, dataRdMergeAlign_5, dataRdMergeAlign_4, dataRdMergeAlign_3, dataRdMergeAlign_2, dataRdMergeAlign_1, dataRdMergeAlign_0 } = wrMergeHit ? { DataRd_R_31, DataRd_R_30, DataRd_R_29, DataRd_R_28, DataRd_R_27, DataRd_R_26, DataRd_R_25, DataRd_R_24, DataRd_R_23, DataRd_R_22, DataRd_R_21, DataRd_R_20, DataRd_R_19, DataRd_R_18, DataRd_R_17, DataRd_R_16, DataRd_R_15, DataRd_R_14, DataRd_R_13, DataRd_R_12, DataRd_R_11, DataRd_R_10, DataRd_R_9, DataRd_R_8, DataRd_R_7, DataRd_R_6, DataRd_R_5, DataRd_R_4, DataRd_R_3, DataRd_R_2, DataRd_R_1, DataRd_R_0 } : { \LMI_ALIGN1.DA3_7 , \LMI_ALIGN1.DA3_6 , \LMI_ALIGN1.DA3_5 , \LMI_ALIGN1.DA3_4 , \LMI_ALIGN1.DA3_3 , \LMI_ALIGN1.DA3_2 , \LMI_ALIGN1.DA3_1 , \LMI_ALIGN1.DA3_0 , \LMI_ALIGN1.DA2_7 , \LMI_ALIGN1.DA2_6 , \LMI_ALIGN1.DA2_5 , \LMI_ALIGN1.DA2_4 , \LMI_ALIGN1.DA2_3 , \LMI_ALIGN1.DA2_2 , \LMI_ALIGN1.DA2_1 , \LMI_ALIGN1.DA2_0 , \LMI_ALIGN1.DB1_7 , \LMI_ALIGN1.DB1_6 , \LMI_ALIGN1.DB1_5 , \LMI_ALIGN1.DB1_4 , \LMI_ALIGN1.DB1_3 , \LMI_ALIGN1.DB1_2 , \LMI_ALIGN1.DB1_1 , \LMI_ALIGN1.DB1_0 , \LMI_ALIGN1.DB0_7 , \LMI_ALIGN1.DB0_6 , \LMI_ALIGN1.DB0_5 , \LMI_ALIGN1.DB0_4 , \LMI_ALIGN1.DB0_3 , \LMI_ALIGN1.DB0_2 , \LMI_ALIGN1.DB0_1 , \LMI_ALIGN1.DB0_0  };
  assign { DC_DATAOUT_31, DC_DATAOUT_30, DC_DATAOUT_29, DC_DATAOUT_28, DC_DATAOUT_27, DC_DATAOUT_26, DC_DATAOUT_25, DC_DATAOUT_24, DC_DATAOUT_23, DC_DATAOUT_22, DC_DATAOUT_21, DC_DATAOUT_20, DC_DATAOUT_19, DC_DATAOUT_18, DC_DATAOUT_17, DC_DATAOUT_16, DC_DATAOUT_15, DC_DATAOUT_14, DC_DATAOUT_13, DC_DATAOUT_12, DC_DATAOUT_11, DC_DATAOUT_10, DC_DATAOUT_9, DC_DATAOUT_8, DC_DATAOUT_7, DC_DATAOUT_6, DC_DATAOUT_5, DC_DATAOUT_4, DC_DATAOUT_3, DC_DATAOUT_2, DC_DATAOUT_1, DC_DATAOUT_0 } = _0364_ ? { DCR_DATARD_31, DCR_DATARD_30, DCR_DATARD_29, DCR_DATARD_28, DCR_DATARD_27, DCR_DATARD_26, DCR_DATARD_25, DCR_DATARD_24, DCR_DATARD_23, DCR_DATARD_22, DCR_DATARD_21, DCR_DATARD_20, DCR_DATARD_19, DCR_DATARD_18, DCR_DATARD_17, DCR_DATARD_16, DCR_DATARD_15, DCR_DATARD_14, DCR_DATARD_13, DCR_DATARD_12, DCR_DATARD_11, DCR_DATARD_10, DCR_DATARD_9, DCR_DATARD_8, DCR_DATARD_7, DCR_DATARD_6, DCR_DATARD_5, DCR_DATARD_4, DCR_DATARD_3, DCR_DATARD_2, DCR_DATARD_1, DCR_DATARD_0 } : { dataRdMergeAlign_31, dataRdMergeAlign_30, dataRdMergeAlign_29, dataRdMergeAlign_28, dataRdMergeAlign_27, dataRdMergeAlign_26, dataRdMergeAlign_25, dataRdMergeAlign_24, dataRdMergeAlign_23, dataRdMergeAlign_22, dataRdMergeAlign_21, dataRdMergeAlign_20, dataRdMergeAlign_19, dataRdMergeAlign_18, dataRdMergeAlign_17, dataRdMergeAlign_16, dataRdMergeAlign_15, dataRdMergeAlign_14, dataRdMergeAlign_13, dataRdMergeAlign_12, dataRdMergeAlign_11, dataRdMergeAlign_10, dataRdMergeAlign_9, dataRdMergeAlign_8, dataRdMergeAlign_7, dataRdMergeAlign_6, dataRdMergeAlign_5, dataRdMergeAlign_4, dataRdMergeAlign_3, dataRdMergeAlign_2, dataRdMergeAlign_1, dataRdMergeAlign_0 };
  assign { _1333_, _1332_, _1330_, _1329_, _1328_, _1327_, _1326_, _1325_, _1324_, _1323_, _1322_, _1321_, _1319_, _1318_, _1317_, _1316_, _1315_, _1314_, _1313_, _1312_, _1311_, _1310_, _1339_, _1338_, _1337_, _1336_, _1335_, _1334_, _1331_, _1320_, _1309_, _1308_ } = wrMerge ? { DC_DATAWR_31, DC_DATAWR_30, DC_DATAWR_29, DC_DATAWR_28, DC_DATAWR_27, DC_DATAWR_26, DC_DATAWR_25, DC_DATAWR_24, DC_DATAWR_23, DC_DATAWR_22, DC_DATAWR_21, DC_DATAWR_20, DC_DATAWR_19, DC_DATAWR_18, DC_DATAWR_17, DC_DATAWR_16, DC_DATAWR_15, DC_DATAWR_14, DC_DATAWR_13, DC_DATAWR_12, DC_DATAWR_11, DC_DATAWR_10, DC_DATAWR_9, DC_DATAWR_8, DC_DATAWR_7, DC_DATAWR_6, DC_DATAWR_5, DC_DATAWR_4, DC_DATAWR_3, DC_DATAWR_2, DC_DATAWR_1, DC_DATAWR_0 } : { DCR_DATARD_31, DCR_DATARD_30, DCR_DATARD_29, DCR_DATARD_28, DCR_DATARD_27, DCR_DATARD_26, DCR_DATARD_25, DCR_DATARD_24, DCR_DATARD_23, DCR_DATARD_22, DCR_DATARD_21, DCR_DATARD_20, DCR_DATARD_19, DCR_DATARD_18, DCR_DATARD_17, DCR_DATARD_16, DCR_DATARD_15, DCR_DATARD_14, DCR_DATARD_13, DCR_DATARD_12, DCR_DATARD_11, DCR_DATARD_10, DCR_DATARD_9, DCR_DATARD_8, DCR_DATARD_7, DCR_DATARD_6, DCR_DATARD_5, DCR_DATARD_4, DCR_DATARD_3, DCR_DATARD_2, DCR_DATARD_1, DCR_DATARD_0 };
  assign { _1341_, _1340_ } = { FirstOffset_R_3, FirstOffset_R_2 } ^ { _0325_, _0324_ };
  assign \DCACHE_TAG.ADDR_11  = LogAddr_R_11;
  assign \DCACHE_TAG.ADDR_12  = LogAddr_R_12;
  assign \DCACHE_TAG.ADDR_13  = LogAddr_R_13;
  assign \DCACHE_TAG.ADDR_14  = LogAddr_R_14;
  assign \DCACHE_TAG.ADDR_15  = LogAddr_R_15;
  assign \DCACHE_TAG.ADDR_16  = LogAddr_R_16;
  assign \DCACHE_TAG.ADDR_17  = LogAddr_R_17;
  assign \DCACHE_TAG.ADDR_18  = LogAddr_R_18;
  assign \DCACHE_TAG.ADDR_19  = LogAddr_R_19;
  assign \DCACHE_TAG.ADDR_20  = LogAddr_R_20;
  assign \DCACHE_TAG.ADDR_21  = LogAddr_R_21;
  assign \DCACHE_TAG.ADDR_22  = LogAddr_R_22;
  assign \DCACHE_TAG.ADDR_23  = LogAddr_R_23;
  assign \DCACHE_TAG.ADDR_24  = LogAddr_R_24;
  assign \DCACHE_TAG.ADDR_25  = LogAddr_R_25;
  assign \DCACHE_TAG.ADDR_26  = LogAddr_R_26;
  assign \DCACHE_TAG.ADDR_27  = LogAddr_R_27;
  assign \DCACHE_TAG.ADDR_28  = LogAddr_R_28;
  assign IST_P_0 = 1'h0;
  assign DC_TAGWR_10 = DC_TAGINDEX_10;
  assign DC_RPALGNIFB = CST_R_12;
  assign DC_RPQUIETIFB = CST_R_14;
endmodule
