<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 12.4 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml toplevel1.twx toplevel1.ncd -o toplevel1.twr toplevel1.pcf

</twCmdLine><twDesign>toplevel1.ncd</twDesign><twDesignPath>toplevel1.ncd</twDesignPath><twPCF>toplevel1.pcf</twPCF><twPcfPath>toplevel1.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.15 2010-12-02</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="4" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 66.6667 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.999</twMinPer></twConstHead><twPinLimitRpt anchorID="5"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 66.6667 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="6" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="9.999" period="14.999" constraintValue="7.500" deviceLimit="2.500" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="7" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="9.999" period="14.999" constraintValue="7.500" deviceLimit="2.500" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="12.779" period="14.999" constraintValue="14.999" deviceLimit="2.220" freqLimit="450.450" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin         HIGH 50%;</twConstName><twItemCnt>3772175</twItemCnt><twErrCntSetup>1042</twErrCntSetup><twErrCntEndPt>1042</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12817</twEndPtCnt><twPathErrCnt>2456538</twPathErrCnt><twMinPer>33.330</twMinPer></twConstHead><twPathRptBanner iPaths="158592" iCriticalPaths="151517" sType="EndPoint">Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3 (SLICE_X10Y3.C2), 158592 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-18.331</twSlack><twSrc BELType="RAM">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType="FF">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3</twDest><twTotPathDel>33.174</twTotPathDel><twClkSkew dest = "0.312" src = "0.359">0.047</twClkSkew><twDelConst>14.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.205" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.109</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType='FF'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB8_X0Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y6.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">2.472</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15&lt;23&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20&lt;26&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>toplevel1_0/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11&lt;29&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>toplevel1_0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;4&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr24</twBEL><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3</twBEL></twPathDel><twLogDel>9.783</twLogDel><twRouteDel>23.391</twRouteDel><twTotDel>33.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-18.309</twSlack><twSrc BELType="RAM">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType="FF">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3</twDest><twTotPathDel>33.152</twTotPathDel><twClkSkew dest = "0.312" src = "0.359">0.047</twClkSkew><twDelConst>14.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.205" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.109</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType='FF'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB8_X0Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y6.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15&lt;23&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20&lt;26&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>toplevel1_0/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11&lt;29&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>toplevel1_0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;4&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr24</twBEL><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3</twBEL></twPathDel><twLogDel>9.783</twLogDel><twRouteDel>23.369</twRouteDel><twTotDel>33.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-18.216</twSlack><twSrc BELType="RAM">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType="FF">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3</twDest><twTotPathDel>33.059</twTotPathDel><twClkSkew dest = "0.312" src = "0.359">0.047</twClkSkew><twDelConst>14.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.205" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.109</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType='FF'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB8_X0Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y6.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">2.472</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15&lt;23&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_25&lt;24&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>toplevel1_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11&lt;29&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>toplevel1_0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;4&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr24</twBEL><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3</twBEL></twPathDel><twLogDel>9.824</twLogDel><twRouteDel>23.235</twRouteDel><twTotDel>33.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="158592" iCriticalPaths="150927" sType="EndPoint">Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6 (SLICE_X8Y5.A2), 158592 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-18.160</twSlack><twSrc BELType="RAM">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType="FF">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6</twDest><twTotPathDel>33.005</twTotPathDel><twClkSkew dest = "0.314" src = "0.359">0.045</twClkSkew><twDelConst>14.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.205" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.109</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType='FF'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB8_X0Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y6.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">2.472</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15&lt;23&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20&lt;26&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>toplevel1_0/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11&lt;29&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>toplevel1_0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;4&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;6&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr271</twBEL><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6</twBEL></twPathDel><twLogDel>9.831</twLogDel><twRouteDel>23.174</twRouteDel><twTotDel>33.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-18.138</twSlack><twSrc BELType="RAM">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType="FF">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6</twDest><twTotPathDel>32.983</twTotPathDel><twClkSkew dest = "0.314" src = "0.359">0.045</twClkSkew><twDelConst>14.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.205" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.109</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType='FF'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB8_X0Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y6.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15&lt;23&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20&lt;26&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>toplevel1_0/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11&lt;29&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>toplevel1_0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;4&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;6&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr271</twBEL><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6</twBEL></twPathDel><twLogDel>9.831</twLogDel><twRouteDel>23.152</twRouteDel><twTotDel>32.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-18.045</twSlack><twSrc BELType="RAM">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType="FF">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6</twDest><twTotPathDel>32.890</twTotPathDel><twClkSkew dest = "0.314" src = "0.359">0.045</twClkSkew><twDelConst>14.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.205" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.109</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType='FF'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB8_X0Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y6.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">2.472</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15&lt;23&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_25&lt;24&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>toplevel1_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11&lt;29&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>toplevel1_0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;4&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;6&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr271</twBEL><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6</twBEL></twPathDel><twLogDel>9.872</twLogDel><twRouteDel>23.018</twRouteDel><twTotDel>32.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="158592" iCriticalPaths="149696" sType="EndPoint">Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2 (SLICE_X11Y4.D4), 158592 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-17.757</twSlack><twSrc BELType="RAM">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType="FF">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2</twDest><twTotPathDel>32.598</twTotPathDel><twClkSkew dest = "0.310" src = "0.359">0.049</twClkSkew><twDelConst>14.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.205" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.109</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType='FF'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB8_X0Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y6.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">2.472</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15&lt;23&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20&lt;26&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>toplevel1_0/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11&lt;29&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>toplevel1_0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;4&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;2&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr231</twBEL><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2</twBEL></twPathDel><twLogDel>9.765</twLogDel><twRouteDel>22.833</twRouteDel><twTotDel>32.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-17.735</twSlack><twSrc BELType="RAM">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType="FF">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2</twDest><twTotPathDel>32.576</twTotPathDel><twClkSkew dest = "0.310" src = "0.359">0.049</twClkSkew><twDelConst>14.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.205" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.109</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType='FF'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB8_X0Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y6.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15&lt;23&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20&lt;26&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>toplevel1_0/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11&lt;29&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>toplevel1_0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;4&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;2&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr231</twBEL><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2</twBEL></twPathDel><twLogDel>9.765</twLogDel><twRouteDel>22.811</twRouteDel><twTotDel>32.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-17.642</twSlack><twSrc BELType="RAM">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType="FF">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2</twDest><twTotPathDel>32.483</twTotPathDel><twClkSkew dest = "0.310" src = "0.359">0.049</twClkSkew><twDelConst>14.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.205" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.109</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twSrc><twDest BELType='FF'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB8_X0Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y6.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">2.472</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;1&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;12&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15&lt;23&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_25&lt;24&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>toplevel1_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11&lt;29&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y5.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>toplevel1_0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;4&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address&lt;2&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr231</twBEL><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2</twBEL></twPathDel><twLogDel>9.806</twLogDel><twRouteDel>22.677</twRouteDel><twTotDel>32.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (SLICE_X6Y39.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1</twSrc><twDest BELType="FF">USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0</twDest><twTotPathDel>0.259</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1</twSrc><twDest BELType='FF'>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4</twComp><twBEL>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>USB_UART/USB_UART/UARTLITE_CORE_I/rx_Data&lt;6&gt;</twComp><twBEL>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>88.0</twPctLog><twPctRoute>12.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAMB8_X0Y6.ADDRAWRADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/TDT4255_COM/write_addr_4</twSrc><twDest BELType="RAM">toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.123" src = "0.125">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/TDT4255_COM/write_addr_4</twSrc><twDest BELType='RAM'>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/TDT4255_COM/write_addr&lt;7&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/TDT4255_COM/write_addr_4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y6.ADDRAWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/TDT4255_COM/write_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y6.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twComp><twBEL>toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point toplevel1_0/toplevel1_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0 (SLICE_X11Y38.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST</twSrc><twDest BELType="FF">toplevel1_0/toplevel1_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0</twDest><twTotPathDel>0.318</twTotPathDel><twClkSkew dest = "0.085" src = "0.086">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST</twSrc><twDest BELType='FF'>toplevel1_0/toplevel1_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_66_6667MHz</twSrcClk><twPathDel><twSite>SLICE_X9Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mb_plb_SPLB_Rst&lt;2&gt;</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>mb_plb_SPLB_Rst&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y38.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>toplevel1_0/toplevel1_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg&lt;3&gt;</twComp><twBEL>toplevel1_0/toplevel1_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.999">clk_66_6667MHz</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.154" period="14.999" constraintValue="14.999" deviceLimit="3.845" freqLimit="260.078" physResource="lmb_bram/lmb_bram/ramb16bwer_0/CLKA" logResource="lmb_bram/lmb_bram/ramb16bwer_0/CLKA" locationPin="RAMB16_X1Y22.CLKA" clockNet="clk_66_6667MHz"/><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.154" period="14.999" constraintValue="14.999" deviceLimit="3.845" freqLimit="260.078" physResource="lmb_bram/lmb_bram/ramb16bwer_0/CLKB" logResource="lmb_bram/lmb_bram/ramb16bwer_0/CLKB" locationPin="RAMB16_X1Y22.CLKB" clockNet="clk_66_6667MHz"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.154" period="14.999" constraintValue="14.999" deviceLimit="3.845" freqLimit="260.078" physResource="lmb_bram/lmb_bram/ramb16bwer_1/CLKA" logResource="lmb_bram/lmb_bram/ramb16bwer_1/CLKA" locationPin="RAMB16_X1Y20.CLKA" clockNet="clk_66_6667MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="38"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 66.6667 MHz HIGH 50%;" type="origin" depth="0" requirement="15.000" prefType="period" actual="4.999" actualRollup="33.330" errors="0" errorRollup="1042" items="0" itemsRollup="3772175"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" fullName="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin         HIGH 50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="33.330" actualRollup="N/A" errors="1042" errorRollup="0" items="3772175" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="39">1</twUnmetConstCnt><twDataSheet anchorID="40" twNameLen="24"><twClk2SUList anchorID="41" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>33.330</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="42"><twErrCnt>1042</twErrCnt><twScore>9597664</twScore><twSetupScore>9597664</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3772175</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>18446</twConnCnt></twConstCov><twStats anchorID="43"><twMinPer>33.330</twMinPer><twFootnote number="1" /><twMaxFreq>30.003</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Oct 01 23:03:19 2012 </twTimestamp></twFoot><twClientInfo anchorID="44"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 206 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
