$date
	Mon Sep 16 07:23:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module AND_GATE_tb $end
$var wire 3 ! c_tb [2:0] $end
$var reg 3 " a_tb [2:0] $end
$var reg 3 # b_tb [2:0] $end
$scope module u_gate $end
$var wire 3 $ a [2:0] $end
$var wire 3 % b [2:0] $end
$var wire 3 & c [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5000
b1 #
b1 %
b10 "
b10 $
#10000
b11 #
b11 %
b100 "
b100 $
#15000
b100 !
b100 &
b101 #
b101 %
b110 "
b110 $
#20000
