{
    "BENCHMARKS": {
        "adder": {
            "status": "inactive",
            "top": "aes_inv_cipher_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/crypto_core/aes_core/trunk/rtl/verilog/aes_inv_cipher_top.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "adder": {
            "design":"RTL_Benchmark/Verilog/EPFL/adder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "arbiter": {
            "design":"RTL_Benchmark/Verilog/EPFL/arbiter/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bar": {
            "design":"RTL_Benchmark/Verilog/EPFL/bar/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "i2c": {
            "design":"RTL_Benchmark/Verilog/EPFL/i2c/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "log2": {
            "design":"RTL_Benchmark/Verilog/EPFL/log2/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "max": {
            "design":"RTL_Benchmark/Verilog/EPFL/max/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mem_ctrl": {
            "design":"RTL_Benchmark/Verilog/EPFL/mem_ctrl/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "multiplier": {
            "design":"RTL_Benchmark/Verilog/EPFL/multiplier/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}