Return-Path: <devicetree+bounces-286319-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id aM4MCKlg2GnScggAu9opvQ
	(envelope-from <devicetree+bounces-286319-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 10 Apr 2026 04:30:01 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [IPv6:2600:3c04:e001:36c::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id BAC6E3D1641
	for <lists+devicetree@lfdr.de>; Fri, 10 Apr 2026 04:30:00 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 9BE0D3014511
	for <lists+devicetree@lfdr.de>; Fri, 10 Apr 2026 02:29:59 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 8FB822BDC0B;
	Fri, 10 Apr 2026 02:29:57 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="CDrMSJJm"
X-Original-To: devicetree@vger.kernel.org
Received: from DUZPR83CU001.outbound.protection.outlook.com (mail-northeuropeazon11012034.outbound.protection.outlook.com [52.101.66.34])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id B695E30EF90;
	Fri, 10 Apr 2026 02:29:55 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.66.34
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1775788197; cv=fail; b=coAv1nvlqsvJi61NqfASWwo8+/RGXDedkum+jqaF+1YXAv4L/eEhn8reUXokdkktN/9G0VrP27z/R9jUe+62DL/yrm+ykp70tGtnH17UuP8vnQR81CXf97RiKeyVLv4x9AW8QC4boiKdKaxDQQJsnsdntGPy/rBD6mHUR5MMEt4=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1775788197; c=relaxed/simple;
	bh=CH30cpcEUTakAp7SrhLSxpXnoJIFazC4NhE+xLWZfWw=;
	h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:
	 Content-Type:MIME-Version; b=PmJ6XZfpwISnGmlEF/4yCetBuDblKvukwvyHJKSyV0v8Dcs7InTp4gxskILQamHjhldQrIFDGYXAv6tpZKjnH9p6L28gti0xV7E3Y164PphXvMGSEGGalv9naNhOBVFLsWWSanVv9Su9oi6UnZO5jcCWj9gNZs1+lQ+b5qj67Ag=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=CDrMSJJm; arc=fail smtp.client-ip=52.101.66.34
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=ssM/gWSSn4nK9DRgfMxsbeubsmfsF6hSfQRxaIT7TiFALeLKYaQ4aGFhzpUsTGXIpt8yuRg4mBICxalcQoPNZyUi5pyB5lS9J1+Acazw3ZFyZwSemiywMPBCD9gpaIP6aGP+RZn97wZXFPuoe8VFKLxw7a97oalishORrI/BugbbKPobcA8WbNRVx9wFGo9pYxPbzFD4C0Yp7ksCrsiidNtQFM/97p1c9E4tZTrsYg6YgyU90jvmpWnfJJwt9xducQKt1gFouDI8ehZo3TaXrgq91kleTARahDqCpJjXaNTnLdm54TxdCF+qDUVUFUrn7iKtBH4y610FRUuJiPd/ng==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=Oetyax/zJKsWLe34r4BV8nO3nP8kzMsqayC38SLS5ZQ=;
 b=GZji00QScJMgdiqszasYoQ0u/tMJhc4Ursfp2g2+7C960ldzzElCKL5mjkqPPSuJjEh0WDmnVwssCKUsGFzYLbGs5Y3WBIqGSXYibCnCROLAnKw6ZmysGUQTzmptO9gtfpgeSwDH0tkVuDkaWgv++3fK81qT1Y0zEd2Erw02BcuiM4+e/xsHA89IrP2OeQ22vdXV0KWBR7eP1T3rTijHgKtzimxpUnz9WiC7w3QXYlysCKf8JZtSknSwPRX014naReFCCRWeL+lfy275LNDjJZlOOmcVLBJaHkUvzpjUwupqZGxrytK+/8bchRWs25f2zMbz6kYfpCV5H/OfSMDJMA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass
 header.d=nxp.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=Oetyax/zJKsWLe34r4BV8nO3nP8kzMsqayC38SLS5ZQ=;
 b=CDrMSJJmsNlytcQWIceY3Ra4WZoue42tM7cH9EPsV5+yScpqptLGZ2quJ14v4UUPGeL03DFo66zvWtdAyEo1VnYVHG7IiEPb3L+NvCcejMQPqxE+s+z1NPZlEEy7fTzETdN9cgXqwbwoKt5OzyKU/kVSJSxoLfSsXTjhdc9gXoKr3NR0nAlBrDTBShyzqDWHwRS6sBXmut6nI/3cRmZWqaMwVOqiSJEqx2cghD5/JFpGgrTQ8HhZOI+jh5z8/YV5TWumxtaBwkdD7nGZ0okZX41T9HH2TuIhQ/q46OhWoUKor+E3pVa8ouG32vJFiuC+76CVHeaUJogrwNx6MtO6aA==
Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=nxp.com;
Received: from VI0PR04MB12114.eurprd04.prod.outlook.com
 (2603:10a6:800:315::13) by AS5PR04MB9826.eurprd04.prod.outlook.com
 (2603:10a6:20b:673::20) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.42; Fri, 10 Apr
 2026 02:29:53 +0000
Received: from VI0PR04MB12114.eurprd04.prod.outlook.com
 ([fe80::feda:fd0e:147f:f994]) by VI0PR04MB12114.eurprd04.prod.outlook.com
 ([fe80::feda:fd0e:147f:f994%6]) with mapi id 15.20.9769.018; Fri, 10 Apr 2026
 02:29:53 +0000
From: Sherry Sun <sherry.sun@nxp.com>
To: robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org,
	Frank.Li@nxp.com,
	s.hauer@pengutronix.de,
	kernel@pengutronix.de,
	festevam@gmail.com,
	lpieralisi@kernel.org,
	kwilczynski@kernel.org,
	mani@kernel.org,
	bhelgaas@google.com,
	hongxing.zhu@nxp.com,
	l.stach@pengutronix.de
Cc: imx@lists.linux.dev,
	linux-pci@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Subject: [PATCH V12 03/12] PCI: imx6: Assert PERST# before enabling regulators
Date: Fri, 10 Apr 2026 10:30:46 +0800
Message-Id: <20260410023055.2439146-4-sherry.sun@nxp.com>
X-Mailer: git-send-email 2.37.1
In-Reply-To: <20260410023055.2439146-1-sherry.sun@nxp.com>
References: <20260410023055.2439146-1-sherry.sun@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-ClientProxiedBy: SI1PR02CA0020.apcprd02.prod.outlook.com
 (2603:1096:4:1f4::9) To VI0PR04MB12114.eurprd04.prod.outlook.com
 (2603:10a6:800:315::13)
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: VI0PR04MB12114:EE_|AS5PR04MB9826:EE_
X-MS-Office365-Filtering-Correlation-Id: a78ac298-cd06-4de6-e507-08de96a90c02
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|1800799024|366016|19092799006|52116014|7416014|376014|38350700014|921020|18002099003|56012099003|22082099003;
X-Microsoft-Antispam-Message-Info:
	NXO5/HNJAdxfIg1EJqSYs4Y1yiuoKWkisJV+be4BmZP/Hgj2T1Ice2pluCNMdjL5+hSf1wO8itqDhYGElbqQ46Njc0nfUVsDyVaR77RY/u5/axYtAdkbwtgLoOuN9W1LED9Y7mzCwqADr/Ws6TktLloddgRinmV+z6xB8kxk5yX1pDhZkVffCGJs7T7FrzYfH/pYvSwq4KGOds5MnZaXx7uTCDz5W1xZ88dI5a9Lav+jFkczZTCx7YuKzYge03eSJRFEdB5z9QB6WKTzbNPLQ+iG6LdOXspH13pXbDOOY0FMp1nLQeXZDp0xXvePVy505AMQNl5B/hOybNhxOXVHKKCSZW0AcvURrw7JWbK36WEIQiZlCps0GWMnF0LxuGqjpYmFTe6xtkj/+hcU1P/jro44tkEEdzbAUOxBEm0M99JvwvaUzOCFTQD7q3/TUCJ3o+haVeVHgnjjMElbDdbTdhUFPMFOx3H1Tek+8tYqoirWejT/uXpBFdiBv1J52f6IEW0EN7aUmb4G8DJN7YqkPUGncnv/p0WJserTjoADcMLHc4dIlhMDhd0o3FUXIj18dYbWn6dxCwjWPRYOvlZZljRwrNTy1z5kH9EWZidBu+3hHqdiFifPUb7ACqmkTCKvw7nmJpizoGpbqf1D5ODHk6cPOl0NlDBtiBNcIl6ALLAIcANVtTdDwKekMxVl0xwBk/R/K/fQG76mImP6u42oHkgjYSNhkR7LNaz5ttY+HWQQQVxIvoOTvRjM2tyrZtdS38RUjxbzrvXMJiBxaFfNq/aSAEysNgFu5pWDJqj/WDb0YcEngueNAg9J1MOvVpgs
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:VI0PR04MB12114.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(19092799006)(52116014)(7416014)(376014)(38350700014)(921020)(18002099003)(56012099003)(22082099003);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?PvPfq0hQrOutZ3sYjZyrJs6b6IN1svsDMfSMxpQuwPJptV6ZfXhvsi+bNo3o?=
 =?us-ascii?Q?8mmNwPeBc0GRsBmD+loLFhlBO98b0bppEX1IGbik/QCXt+EY2Qw5wP0tD3kH?=
 =?us-ascii?Q?q2xejI0CeFbFMEa88sDnfYz6J4UUGTFPJ9wSdsDV+SXM+B+tLEhgixm0yzFQ?=
 =?us-ascii?Q?rAiF2hUIITe3Una2NZRuMEDxmdruj5IhG0tQkTgdWGv984IUp8FX9oSXo8wO?=
 =?us-ascii?Q?Lp/dZgt1U5yuiUWrmZ9aXUqr6eEWUCkxneYfuTUmcPkCA519KmderBpTBLSz?=
 =?us-ascii?Q?nPAIZOe+0vX1YanSuhSh49dsPWQWlx8BDFNkX96EO9mbUopxFQHD5bfmRcuO?=
 =?us-ascii?Q?/d52USrBpQPPiCJnt95axKOOWYorw+/QJvrmF4rfWYqw0cp7k3ENHbzXktD0?=
 =?us-ascii?Q?Lv+XSLtCXsNkVkeK5m9I2NT3woFgewrt7GNOs4lp1cUdKnGN02gW21rSFFs2?=
 =?us-ascii?Q?KaY745fuUQr1T4t5K3IpbOdF02ObKh27Ade6L/m0pHYKhKgMyp+tETq9eMt9?=
 =?us-ascii?Q?lEaMU/AdCVXzW+mkezLf0rQew2gk/ryV0ARqEHEgX+hzqwl1M5KsvElIGfXA?=
 =?us-ascii?Q?DxoFw2ZBNVJPPvo2Qjj/bQGu5VJgPoBuWmQZV3fzUi2y2AHhYVyEwCquxaU8?=
 =?us-ascii?Q?bC/Ts2HqoeICnk4XweAE1/mKuwqO3Inrfn1pvcHEC24ek84+iTAXsBHCRL8P?=
 =?us-ascii?Q?Qs1QNR3EtBlE5T/OYduMoR4UUqmUCtcBw6eIVE6xLnspfziybkBw7YHx1hv+?=
 =?us-ascii?Q?vSDD69NKpPjB8snSJ3W4O85OuTloam1ujAmhcrhAd59ifWyumd5R/e4CyQjH?=
 =?us-ascii?Q?7hZbIkX/ATLOUAV9EjIOG+vwBm1vvAXG7p05W6+xsB+aP7dyT3yCxz3u/2Im?=
 =?us-ascii?Q?cHedA5LFq0eOUi0/aIYZ1UPxXJtDw1TJzarVGTbt4UzLkzk/iPU0SbCteb8c?=
 =?us-ascii?Q?NvGMwljuDQYewm+hkAr7v9yH5r/y6rkU13N5ScHu9DKXV4HZ5cn+uy6uJm9Z?=
 =?us-ascii?Q?sPEr9xBRsU5dJ+MwSYp+sBCsgq7BCXxmAX1Bd/nf1fWcsEQssxaT2tflXnSt?=
 =?us-ascii?Q?chsBr+fWWTg9g0KDRlo1q38MNAY2XDbvcUAUgE62xLvHZTXa8ClIlJQ0YWWT?=
 =?us-ascii?Q?3bGPT3i1MPWyRVZkXvAyGaVBEh/o//q77wVqsRYvBvs+iEK6ftSGDL2b+l5s?=
 =?us-ascii?Q?BQTRIGHmVFUla06+dvDgpj2VyLMuKDKPIQJgdEWzUOSBRAMDIoTo1f+j6DKb?=
 =?us-ascii?Q?O70mfjQTmOmkaV3dvjkXVPgqpo4L7dTIP2N81uyQUlJORlWXrYs0zFJxooY9?=
 =?us-ascii?Q?RVk+CqCLXYdQfAXaXzYiinaqiBWvarHiLaN2stjQmGqeojoVXEYtneZf1FOX?=
 =?us-ascii?Q?cS4WNOg6yoQgIF6H4lbjcA0AJNvnZv4NJrWM24zTExQmocMTFU85LZK4Alke?=
 =?us-ascii?Q?OjFUbiDY8uMVq5Q68S0xzmYThD+DAZ3FWORq5nsG0KF1W2LUVadxV36l7uZs?=
 =?us-ascii?Q?DKKYvH7Lv59dXV61gv93AvEbnwrEDMAiD7ZtwnwzbY6xrZYeyexQiy1oEM7h?=
 =?us-ascii?Q?zUKdD0E3oFfjODB12UsrWBMiQuqKB1LJ0eYgjR537SvTsH9d4WLvca1FQUYy?=
 =?us-ascii?Q?2yp5Qn3Af02Z6ErcTK1K2/4rJm+wmWGefBtlWh29wxXTKWUFSzAJ6pFaDiw+?=
 =?us-ascii?Q?B7DGtvI19+pIsg86dTegXxLzPUnbshrBBkDKYDAn4EcqRugYF7idmAE8fDL5?=
 =?us-ascii?Q?40A0tz/omg=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: a78ac298-cd06-4de6-e507-08de96a90c02
X-MS-Exchange-CrossTenant-AuthSource: VI0PR04MB12114.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Apr 2026 02:29:52.9682
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: kUYRISYHLrk0Yesz0npnmieClaf6FTzsF37oqSrPGPpixTMXFXI8Bs3zxyhhdEec6VXQtx1qcsQoGODE8HrwTw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS5PR04MB9826
X-Spamd-Result: default: False [2.84 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_REJECT(1.00)[cv is fail on i=2];
	MID_CONTAINS_FROM(1.00)[];
	R_MISSING_CHARSET(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[nxp.com,none];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c04:e001:36c::/64:c];
	R_DKIM_ALLOW(-0.20)[nxp.com:s=selector1];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	FREEMAIL_TO(0.00)[kernel.org,nxp.com,pengutronix.de,gmail.com,google.com];
	MIME_TRACE(0.00)[0:+];
	RCVD_TLS_LAST(0.00)[];
	TAGGED_FROM(0.00)[bounces-286319-lists,devicetree=lfdr.de];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[18];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[sherry.sun@nxp.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[nxp.com:+];
	RCVD_COUNT_FIVE(0.00)[5];
	NEURAL_HAM(-0.00)[-1.000];
	TO_DN_NONE(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c04::/32, country:SG];
	TAGGED_RCPT(0.00)[devicetree,dt];
	DBL_BLOCKED_OPENRESOLVER(0.00)[nxp.com:dkim,nxp.com:email,nxp.com:mid,tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns]
X-Rspamd-Queue-Id: BAC6E3D1641
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

The PCIe endpoint may start responding or driving signals as soon as
its supply is enabled, even before the reference clock is stable.
Asserting PERST# before enabling the regulator ensures that the
endpoint remains in reset throughout the entire power-up sequence,
until both power and refclk are known to be stable and link
initialization can safely begin.

Currently, the driver enables the vpcie3v3aux regulator in
imx_pcie_probe() before PERST# is asserted in imx_pcie_host_init(),
which may cause PCIe endpoint undefined behavior during early
power-up. However, there is no issue so far because PERST# is
requested as GPIOD_OUT_HIGH in imx_pcie_probe(), which guarantees
that PERST# is asserted before enabling the vpcie3v3aux regulator.

This is prepare for the upcoming changes that will parse the reset
property using the new Root Port binding, which will use GPIOD_ASIS
when requesting the reset GPIO. With GPIOD_ASIS, the GPIO state is not
guaranteed, so explicit sequencing is required.

Fix the power sequencing by:
1. Moving vpcie3v3aux regulator enable from probe to
   imx_pcie_host_init(), where it can be properly sequenced with PERST#.
2. Moving imx_pcie_assert_perst() before regulator and clock enable to
   ensure correct ordering.

Signed-off-by: Sherry Sun <sherry.sun@nxp.com>
---
 drivers/pci/controller/dwc/pci-imx6.c | 49 +++++++++++++++++++++------
 1 file changed, 39 insertions(+), 10 deletions(-)

diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller/dwc/pci-imx6.c
index 915061ea75b9..d99da7e42590 100644
--- a/drivers/pci/controller/dwc/pci-imx6.c
+++ b/drivers/pci/controller/dwc/pci-imx6.c
@@ -168,6 +168,8 @@ struct imx_pcie {
 	u32			tx_swing_full;
 	u32			tx_swing_low;
 	struct regulator	*vpcie;
+	struct regulator	*vpcie_aux;
+	bool			vpcie_aux_enabled;
 	struct regulator	*vph;
 	void __iomem		*phy_base;
 
@@ -1222,6 +1224,13 @@ static void imx_pcie_disable_device(struct pci_host_bridge *bridge,
 	imx_pcie_remove_lut(imx_pcie, pci_dev_id(pdev));
 }
 
+static void imx_pcie_vpcie_aux_disable(void *data)
+{
+	struct regulator *vpcie_aux = data;
+
+	regulator_disable(vpcie_aux);
+}
+
 static void imx_pcie_assert_perst(struct imx_pcie *imx_pcie, bool assert)
 {
 	if (assert) {
@@ -1242,6 +1251,24 @@ static int imx_pcie_host_init(struct dw_pcie_rp *pp)
 	struct imx_pcie *imx_pcie = to_imx_pcie(pci);
 	int ret;
 
+	imx_pcie_assert_perst(imx_pcie, true);
+
+	/* Keep 3.3Vaux supply enabled for the entire PCIe controller lifecycle */
+	if (imx_pcie->vpcie_aux && !imx_pcie->vpcie_aux_enabled) {
+		ret = regulator_enable(imx_pcie->vpcie_aux);
+		if (ret) {
+			dev_err(dev, "failed to enable vpcie_aux regulator: %d\n",
+				ret);
+			return ret;
+		}
+		imx_pcie->vpcie_aux_enabled = true;
+
+		ret = devm_add_action_or_reset(dev, imx_pcie_vpcie_aux_disable,
+					       imx_pcie->vpcie_aux);
+		if (ret)
+			return ret;
+	}
+
 	if (imx_pcie->vpcie) {
 		ret = regulator_enable(imx_pcie->vpcie);
 		if (ret) {
@@ -1251,25 +1278,24 @@ static int imx_pcie_host_init(struct dw_pcie_rp *pp)
 		}
 	}
 
+	ret = imx_pcie_clk_enable(imx_pcie);
+	if (ret) {
+		dev_err(dev, "unable to enable pcie clocks: %d\n", ret);
+		goto err_reg_disable;
+	}
+
 	if (pp->bridge && imx_check_flag(imx_pcie, IMX_PCIE_FLAG_HAS_LUT)) {
 		pp->bridge->enable_device = imx_pcie_enable_device;
 		pp->bridge->disable_device = imx_pcie_disable_device;
 	}
 
 	imx_pcie_assert_core_reset(imx_pcie);
-	imx_pcie_assert_perst(imx_pcie, true);
 
 	if (imx_pcie->drvdata->init_phy)
 		imx_pcie->drvdata->init_phy(imx_pcie);
 
 	imx_pcie_configure_type(imx_pcie);
 
-	ret = imx_pcie_clk_enable(imx_pcie);
-	if (ret) {
-		dev_err(dev, "unable to enable pcie clocks: %d\n", ret);
-		goto err_reg_disable;
-	}
-
 	if (imx_pcie->phy) {
 		ret = phy_init(imx_pcie->phy);
 		if (ret) {
@@ -1782,9 +1808,12 @@ static int imx_pcie_probe(struct platform_device *pdev)
 	of_property_read_u32(node, "fsl,max-link-speed", &pci->max_link_speed);
 	imx_pcie->supports_clkreq = of_property_read_bool(node, "supports-clkreq");
 
-	ret = devm_regulator_get_enable_optional(&pdev->dev, "vpcie3v3aux");
-	if (ret < 0 && ret != -ENODEV)
-		return dev_err_probe(dev, ret, "failed to enable Vaux supply\n");
+	imx_pcie->vpcie_aux = devm_regulator_get_optional(&pdev->dev, "vpcie3v3aux");
+	if (IS_ERR(imx_pcie->vpcie_aux)) {
+		if (PTR_ERR(imx_pcie->vpcie_aux) != -ENODEV)
+			return PTR_ERR(imx_pcie->vpcie_aux);
+		imx_pcie->vpcie_aux = NULL;
+	}
 
 	imx_pcie->vpcie = devm_regulator_get_optional(&pdev->dev, "vpcie");
 	if (IS_ERR(imx_pcie->vpcie)) {
-- 
2.37.1


