ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_NVIC_SetPriorityGrouping
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_NVIC_SetPriorityGrouping:
  26              	.LFB280:
  27              		.file 1 "../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c"
   1:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
   2:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
   3:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @file    stm32l4xx_hal_cortex.c
   4:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  11:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   @verbatim
  12:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
  13:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
  15:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  16:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  17:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===========================================================
  19:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  20:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  23:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.
  24:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  25:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  26:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  27:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  28:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  29:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  30:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  31:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest pre-emption priority
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 2


  32:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest sub priority
  33:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  34:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  35:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  36:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     *** How to configure SysTick using CORTEX HAL driver ***
  37:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ========================================================
  38:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  39:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  40:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  41:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  42:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        is a CMSIS function that:
  43:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  44:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  45:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  46:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  47:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  48:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  49:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  50:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  51:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  52:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  53:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        inside the stm32l4xx_hal_cortex.h file.
  54:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  55:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  56:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  57:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  58:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  59:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  60:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  61:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  62:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  63:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  64:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  65:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   @endverbatim
  66:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
  67:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  68:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   The table below gives the allowed values of the pre-emption priority and subpriority according
  69:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.
  70:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
  71:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
  72:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |     
  73:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
  74:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_0  |                0                  |            0-15             | 0 bi
  75:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 4 bi
  76:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  77:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_1  |                0-1                |            0-7              | 1 bi
  78:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 3 bi
  79:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  80:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_2  |                0-3                |            0-3              | 2 bi
  81:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 2 bi
  82:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  83:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_3  |                0-7                |            0-1              | 3 bi
  84:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 1 bi
  85:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  86:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_4  |                0-15               |            0                | 4 bi
  87:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 0 bi
  88:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 3


  89:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  90:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
  91:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @attention
  92:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  93:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  94:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  95:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  96:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * are permitted provided that the following conditions are met:
  97:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  98:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer.
  99:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
 100:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer in the documentation
 101:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *      and/or other materials provided with the distribution.
 102:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
 103:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *      may be used to endorse or promote products derived from this software
 104:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *      without specific prior written permission.
 105:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
 106:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 107:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 108:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 109:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 110:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 111:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 112:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 113:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 114:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 115:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 116:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
 117:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
 118:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 119:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 120:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 121:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #include "stm32l4xx_hal.h"
 122:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 123:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup STM32L4xx_HAL_Driver
 124:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 125:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 126:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 127:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX
 128:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 129:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 130:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 131:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 132:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 133:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 134:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 135:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 136:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 137:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 138:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 139:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 140:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 141:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 142:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 143:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 144:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 145:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 4


 146:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions
 147:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *
 148:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @verbatim
 149:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 150:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 151:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 152:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
 153:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 154:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       SysTick functionalities
 155:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 156:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @endverbatim
 157:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 158:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 159:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 160:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 161:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 162:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set the priority grouping field (pre-emption priority and subpriority)
 163:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         using the required unlock sequence.
 164:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  PriorityGroup: The priority grouping bits length.
 165:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 166:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bit  for pre-emption priority,
 167:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 168:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bit  for pre-emption priority,
 169:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 170:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 171:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 172:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 173:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    1 bit  for subpriority
 174:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 175:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    0 bit  for subpriority
 176:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 177:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 178:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 179:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 180:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 181:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
  28              		.loc 1 181 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
  34              	.LBB20:
  35              	.LBB21:
  36              		.file 2 "../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h"
   1:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**************************************************************************//**
   2:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @file     core_cm4.h
   3:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @version  V5.0.1
   5:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @date     30. January 2017
   6:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
   7:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*
   8:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  10:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  12:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 5


  13:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * You may obtain a copy of the License at
  15:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  16:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  18:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * limitations under the License.
  23:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
  24:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  25:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
  30:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  31:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  34:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #include <stdint.h>
  35:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  36:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
  37:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  extern "C" {
  38:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
  39:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  40:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
  41:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  44:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  47:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  50:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
  53:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  54:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  55:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*******************************************************************************
  56:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *                 CMSIS definitions
  57:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
  58:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
  59:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup Cortex_M4
  60:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
  61:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
  62:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  63:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  69:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 6


  70:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  71:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
  74:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined ( __CC_ARM )
  75:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
  78:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
  79:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
  81:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
  82:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
  83:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
  84:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
  85:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  86:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
  90:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
  91:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
  93:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
  94:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
  95:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
  96:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
  97:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  98:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __GNUC__ )
  99:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 102:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 103:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 105:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 106:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 107:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 108:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 109:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 110:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __ARMVFP__
 112:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 114:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 115:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 117:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 118:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 119:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 120:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 121:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 122:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 126:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 7


 127:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 129:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 130:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 131:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 132:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 133:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 134:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __TASKING__ )
 135:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __FPU_VFP__
 136:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 138:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 139:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 141:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 142:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 143:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 144:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 145:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 146:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __CSMC__ )
 147:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 150:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 151:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 153:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 154:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 155:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 156:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 157:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 158:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 159:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 160:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 162:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 163:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
 164:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
 165:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 166:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 167:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 169:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 171:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 174:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
 175:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  extern "C" {
 176:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 177:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 178:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* check device defines and use defaults */
 179:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __CM4_REV
 181:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 8


 184:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 185:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 189:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 190:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 194:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 195:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 199:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 200:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 204:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 205:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 206:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 208:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 210:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
 214:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
 215:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #else
 217:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 219:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 222:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* following defines should be used for structure members */
 223:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 227:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 229:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 230:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 231:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*******************************************************************************
 232:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *                 Register Abstraction
 233:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   Core Register contain:
 234:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Register
 235:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core NVIC Register
 236:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core SCB Register
 237:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core SysTick Register
 238:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Debug Register
 239:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core MPU Register
 240:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core FPU Register
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 9


 241:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
 242:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 243:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
 246:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 247:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 248:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Core Register type definitions.
 251:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 252:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 253:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 254:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 255:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 257:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 258:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 259:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 260:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 261:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } APSR_Type;
 272:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 273:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* APSR Register Definitions */
 274:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 277:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 280:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 283:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 286:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 289:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 292:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 293:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 294:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 296:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 297:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 10


 298:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 299:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 300:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } IPSR_Type;
 305:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 306:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* IPSR Register Definitions */
 307:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 310:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 311:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 312:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 314:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 315:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 316:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 317:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 318:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } xPSR_Type;
 333:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 334:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* xPSR Register Definitions */
 335:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 338:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 341:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 344:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 347:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 350:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 353:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 11


 355:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 356:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 359:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 362:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 365:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 366:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 367:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 369:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 370:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 371:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 372:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 373:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } CONTROL_Type;
 380:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 381:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* CONTROL Register Definitions */
 382:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 385:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 388:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 391:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 393:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 394:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 395:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 399:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 400:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 401:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 402:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 404:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 405:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 406:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[24U];
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 12


 412:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }  NVIC_Type;
 420:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 421:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 425:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 427:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 428:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 429:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 433:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 434:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 435:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 436:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 438:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 439:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 440:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } SCB_Type;
 462:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 463:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 467:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 13


 469:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 470:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 473:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 476:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 479:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 483:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 486:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 489:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 492:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 495:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 498:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 501:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 504:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 507:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 510:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 514:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 518:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 521:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 524:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 14


 526:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 527:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 530:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 533:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 536:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB System Control Register Definitions */
 537:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 540:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 543:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 546:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 550:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 553:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 556:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 559:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 562:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 565:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 569:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 572:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 575:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 578:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 581:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 15


 583:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 584:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 587:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 590:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 593:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 596:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 599:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 602:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 605:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 608:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 612:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 615:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 618:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 622:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 625:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 628:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 631:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 634:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 637:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 16


 640:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 641:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 644:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 647:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 650:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 653:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 656:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 659:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 663:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 666:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 669:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 672:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 675:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 678:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 682:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 685:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 688:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 692:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 695:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 17


 697:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 698:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 701:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 704:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 706:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 707:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 708:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 712:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 713:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 714:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 715:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 717:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 718:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 719:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } SCnSCB_Type;
 723:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 724:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 728:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 732:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 735:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 738:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 741:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 744:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 746:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 747:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 748:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 752:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 753:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 18


 754:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 755:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 757:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 758:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 759:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } SysTick_Type;
 764:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 765:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 769:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 772:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 775:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 778:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 782:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Current Register Definitions */
 783:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 786:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 790:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 793:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 796:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 798:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 799:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 800:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 804:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 805:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 807:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 809:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 810:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 19


 811:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  union
 812:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 813:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } ITM_Type;
 844:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 845:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 849:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 853:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 856:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 859:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 862:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 865:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 20


 868:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 871:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 874:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 877:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 881:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 885:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 889:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 893:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 896:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 899:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 901:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 902:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 903:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 907:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 908:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 909:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 910:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 912:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 913:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 914:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 21


 925:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } DWT_Type;
 938:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 939:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Control Register Definitions */
 940:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 943:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 946:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 949:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 952:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 955:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 958:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 961:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 964:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 967:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 970:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 973:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 976:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 979:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 22


 982:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 985:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 988:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 991:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 994:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 998:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1002:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1006:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1010:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1014:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1018:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1022:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1025:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1028:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1031:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1034:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1037:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 23


1039:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1040:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1043:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1046:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1048:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1049:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1050:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1054:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1055:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1056:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1057:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1059:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1060:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1061:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } TPI_Type;
1086:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1087:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1091:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1095:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 24


1096:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1099:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1102:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1105:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1108:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1112:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1115:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1119:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1123:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1126:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1129:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1132:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1135:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1138:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1141:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1145:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1149:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1152:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 25


1153:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1155:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1158:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1161:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1164:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1167:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1171:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1175:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1179:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1182:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1185:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1188:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1191:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1194:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1198:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1201:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1203:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1204:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1206:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 26


1210:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1211:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1212:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1213:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1215:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1216:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1217:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } MPU_Type;
1229:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1230:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Type Register Definitions */
1231:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1234:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1237:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1240:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Control Register Definitions */
1241:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1244:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1247:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1250:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1254:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1258:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1261:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1264:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 27


1267:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1268:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1271:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1274:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1277:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1280:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1283:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1286:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1289:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1292:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1295:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1298:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1299:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1300:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1304:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1305:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1306:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1307:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1309:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1310:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1311:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } FPU_Type;
1318:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1319:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1323:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 28


1324:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1326:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1329:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1332:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1335:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1338:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1341:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1344:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1347:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1351:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1355:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1358:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1361:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1364:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1368:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1371:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1374:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1377:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1380:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 29


1381:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1383:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1386:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1389:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1393:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1396:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1399:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1402:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1404:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1405:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1406:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1410:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1411:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1412:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1413:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1415:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1416:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1417:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } CoreDebug_Type;
1422:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1423:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1427:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1430:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1433:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1436:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 30


1438:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1439:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1442:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1445:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1448:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1451:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1454:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1457:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1460:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1464:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1467:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1471:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1474:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1477:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1480:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1483:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1486:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1489:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1492:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 31


1495:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1498:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1501:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1504:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1507:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1509:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1510:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1511:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1515:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1516:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1517:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1518:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return           Masked and shifted value.
1522:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
1523:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1525:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1526:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
1531:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1533:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1535:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1536:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1537:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1541:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1542:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1543:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 32


1552:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1553:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1562:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
1566:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1567:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1570:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} */
1571:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1572:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1573:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1574:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*******************************************************************************
1575:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *                Hardware Abstraction Layer
1576:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   Core Function Interface contains:
1577:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core NVIC Functions
1578:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core SysTick Functions
1579:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Debug Functions
1580:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Register Access Functions
1581:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
1582:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1583:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
1585:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1586:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1587:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1588:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1590:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1594:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1595:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1596:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
1600:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #else
1602:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 33


1609:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1616:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
1620:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #else
1622:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1626:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1628:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1629:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1630:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1631:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Priority Grouping
1632:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            Only values from 0..7 are used.
1635:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1639:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1641:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t reg_value;
1642:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1644:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  37              		.loc 2 1644 0
  38 0000 074A     		ldr	r2, .L2
  39 0002 D368     		ldr	r3, [r2, #12]
  40              	.LVL1:
1645:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  41              		.loc 2 1645 0
  42 0004 23F4E063 		bic	r3, r3, #1792
  43              	.LVL2:
  44 0008 1B04     		lsls	r3, r3, #16
  45 000a 1B0C     		lsrs	r3, r3, #16
  46 000c 43F0BF63 		orr	r3, r3, #100139008
1646:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  47              		.loc 2 1648 0
  48 0010 0002     		lsls	r0, r0, #8
  49              	.LVL3:
  50 0012 43F40033 		orr	r3, r3, #131072
  51 0016 00F4E060 		and	r0, r0, #1792
1646:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value  =  (reg_value                                   |
  52              		.loc 2 1646 0
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 34


  53 001a 0343     		orrs	r3, r3, r0
  54              	.LVL4:
1649:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SCB->AIRCR =  reg_value;
  55              		.loc 2 1649 0
  56 001c D360     		str	r3, [r2, #12]
  57              	.LVL5:
  58              	.LBE21:
  59              	.LBE20:
 182:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 183:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 184:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 185:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 186:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 187:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
  60              		.loc 1 187 0
  61 001e 7047     		bx	lr
  62              	.L3:
  63              		.align	2
  64              	.L2:
  65 0020 00ED00E0 		.word	-536810240
  66              		.cfi_endproc
  67              	.LFE280:
  69              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  70              		.align	1
  71              		.global	HAL_NVIC_SetPriority
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  75              		.fpu fpv4-sp-d16
  77              	HAL_NVIC_SetPriority:
  78              	.LFB281:
 188:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 189:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 190:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set the priority of an interrupt.
 191:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 192:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 193:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 194:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  PreemptPriority: The pre-emption priority for the IRQn channel.
 195:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 196:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 197:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  SubPriority: the subpriority level for the IRQ channel.
 198:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 199:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
 200:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 201:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 202:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 203:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
  79              		.loc 1 203 0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83              	.LVL6:
  84              	.LBB28:
  85              	.LBB29:
1650:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1651:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1652:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 35


1653:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1654:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Priority Grouping
1655:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1658:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1660:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  86              		.loc 2 1660 0
  87 0000 174B     		ldr	r3, .L9
  88              	.LBE29:
  89              	.LBE28:
  90              		.loc 1 203 0
  91 0002 70B5     		push	{r4, r5, r6, lr}
  92              	.LCFI0:
  93              		.cfi_def_cfa_offset 16
  94              		.cfi_offset 4, -16
  95              		.cfi_offset 5, -12
  96              		.cfi_offset 6, -8
  97              		.cfi_offset 14, -4
  98              	.LBB31:
  99              	.LBB30:
 100              		.loc 2 1660 0
 101 0004 DC68     		ldr	r4, [r3, #12]
 102 0006 C4F30224 		ubfx	r4, r4, #8, #3
 103              	.LVL7:
 104              	.LBE30:
 105              	.LBE31:
 106              	.LBB32:
 107              	.LBB33:
1661:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1662:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1663:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1664:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1665:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Enable Interrupt
1666:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1669:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1670:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1672:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1674:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1676:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1677:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1678:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1679:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1680:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1686:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1687:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 36


1688:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1689:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1691:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1693:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1694:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1695:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(0U);
1696:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1697:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1698:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1699:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1700:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1701:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Disable Interrupt
1702:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1705:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1706:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1708:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1710:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __DSB();
1712:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __ISB();
1713:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1714:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1715:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1716:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1717:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1718:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Pending Interrupt
1719:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1724:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1725:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1727:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1729:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1731:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1732:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1733:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(0U);
1734:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1735:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1736:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1737:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1738:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1739:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Pending Interrupt
1740:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1743:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1744:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 37


1745:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1746:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1748:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1750:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1751:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1752:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1753:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1754:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1758:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1759:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1761:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1763:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1765:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1766:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1767:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1768:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1769:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Active Interrupt
1770:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             1  Interrupt status is active.
1774:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1775:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1776:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1778:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1780:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1782:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1783:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1784:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(0U);
1785:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1786:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1787:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1788:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1789:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1790:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Interrupt Priority
1791:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1794:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1798:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1800:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1801:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 38


1802:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1803:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1804:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1805:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1808:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1809:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1810:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1811:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1812:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Interrupt Priority
1813:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1816:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             Interrupt Priority.
1818:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1820:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1822:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1823:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1824:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1825:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1826:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1827:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1828:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1829:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1830:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1831:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1832:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1833:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1834:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1835:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Encode Priority
1836:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            preemptive priority value, and subpriority value.
1838:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1839:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1845:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1846:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1847:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1848:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PreemptPriorityBits;
1849:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t SubPriorityBits;
1850:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1851:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 108              		.loc 2 1851 0
 109 000a C4F10705 		rsb	r5, r4, #7
 110 000e 042D     		cmp	r5, #4
1852:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 111              		.loc 2 1852 0
 112 0010 04F10403 		add	r3, r4, #4
1851:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 39


 113              		.loc 2 1851 0
 114 0014 28BF     		it	cs
 115 0016 0425     		movcs	r5, #4
 116              	.LVL8:
1853:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1854:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   return (
1855:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 117              		.loc 2 1855 0
 118 0018 4FF0FF36 		mov	r6, #-1
1852:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 119              		.loc 2 1852 0
 120 001c 062B     		cmp	r3, #6
 121              		.loc 2 1855 0
 122 001e 06FA05F3 		lsl	r3, r6, r5
1852:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 123              		.loc 2 1852 0
 124 0022 8CBF     		ite	hi
 125 0024 033C     		subhi	r4, r4, #3
 126              	.LVL9:
 127 0026 0024     		movls	r4, #0
 128              	.LVL10:
 129              		.loc 2 1855 0
 130 0028 21EA0303 		bic	r3, r1, r3
 131 002c A340     		lsls	r3, r3, r4
1856:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 132              		.loc 2 1856 0
 133 002e 06FA04F4 		lsl	r4, r6, r4
 134              	.LVL11:
 135 0032 22EA0404 		bic	r4, r2, r4
 136              	.LBE33:
 137              	.LBE32:
 138              	.LBB35:
 139              	.LBB36:
1800:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 140              		.loc 2 1800 0
 141 0036 0028     		cmp	r0, #0
 142              	.LBE36:
 143              	.LBE35:
 144              	.LBB38:
 145              	.LBB34:
1855:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 146              		.loc 2 1855 0
 147 0038 43EA0403 		orr	r3, r3, r4
 148              	.LBE34:
 149              	.LBE38:
 150              	.LBB39:
 151              	.LBB37:
1802:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 152              		.loc 2 1802 0
 153 003c A8BF     		it	ge
 154 003e 00F16040 		addge	r0, r0, #-536870912
 155              	.LVL12:
 156 0042 4FEA0313 		lsl	r3, r3, #4
1806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 157              		.loc 2 1806 0
 158 0046 BCBF     		itt	lt
 159 0048 00F00F00 		andlt	r0, r0, #15
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 40


 160 004c 054A     		ldrlt	r2, .L9+4
 161              	.LVL13:
 162 004e DBB2     		uxtb	r3, r3
1802:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 163              		.loc 2 1802 0
 164 0050 AABF     		itet	ge
 165 0052 00F56140 		addge	r0, r0, #57600
1806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 166              		.loc 2 1806 0
 167 0056 1354     		strblt	r3, [r2, r0]
 168              	.LVL14:
1802:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 169              		.loc 2 1802 0
 170 0058 80F80033 		strbge	r3, [r0, #768]
 171              	.LBE37:
 172              	.LBE39:
 204:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00;
 205:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 206:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 207:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 208:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 209:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 210:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 211:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 212:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 213:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 173              		.loc 1 213 0
 174 005c 70BD     		pop	{r4, r5, r6, pc}
 175              	.L10:
 176 005e 00BF     		.align	2
 177              	.L9:
 178 0060 00ED00E0 		.word	-536810240
 179 0064 14ED00E0 		.word	-536810220
 180              		.cfi_endproc
 181              	.LFE281:
 183              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 184              		.align	1
 185              		.global	HAL_NVIC_EnableIRQ
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 189              		.fpu fpv4-sp-d16
 191              	HAL_NVIC_EnableIRQ:
 192              	.LFB282:
 214:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 215:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 216:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 217:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 218:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         function should be called before.
 219:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 220:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 221:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 222:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 223:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 224:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 225:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 193              		.loc 1 225 0
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 41


 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197              		@ link register save eliminated.
 198              	.LVL15:
 199              	.LBB42:
 200              	.LBB43:
1672:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 201              		.loc 2 1672 0
 202 0000 0028     		cmp	r0, #0
 203              	.LVL16:
 204 0002 08DB     		blt	.L11
1674:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 205              		.loc 2 1674 0
 206 0004 4209     		lsrs	r2, r0, #5
 207 0006 0123     		movs	r3, #1
 208 0008 00F01F00 		and	r0, r0, #31
 209 000c 03FA00F0 		lsl	r0, r3, r0
 210 0010 014B     		ldr	r3, .L13
 211 0012 43F82200 		str	r0, [r3, r2, lsl #2]
 212              	.LVL17:
 213              	.L11:
 214              	.LBE43:
 215              	.LBE42:
 226:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 227:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 228:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 229:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Enable interrupt */
 230:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 231:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 216              		.loc 1 231 0
 217 0016 7047     		bx	lr
 218              	.L14:
 219              		.align	2
 220              	.L13:
 221 0018 00E100E0 		.word	-536813312
 222              		.cfi_endproc
 223              	.LFE282:
 225              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 226              		.align	1
 227              		.global	HAL_NVIC_DisableIRQ
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 231              		.fpu fpv4-sp-d16
 233              	HAL_NVIC_DisableIRQ:
 234              	.LFB283:
 232:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 233:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 234:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 235:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 236:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 237:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 238:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 239:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 240:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 241:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 42


 235              		.loc 1 241 0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239              		@ link register save eliminated.
 240              	.LVL18:
 241              	.LBB50:
 242              	.LBB51:
1708:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 243              		.loc 2 1708 0
 244 0000 0028     		cmp	r0, #0
 245              	.LVL19:
 246 0002 0DDB     		blt	.L15
1710:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __DSB();
 247              		.loc 2 1710 0
 248 0004 4309     		lsrs	r3, r0, #5
 249 0006 0122     		movs	r2, #1
 250 0008 00F01F00 		and	r0, r0, #31
 251 000c 02FA00F0 		lsl	r0, r2, r0
 252 0010 2033     		adds	r3, r3, #32
 253 0012 044A     		ldr	r2, .L17
 254 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 255              	.LBB52:
 256              	.LBB53:
 257              		.file 3 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h"
   1:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**************************************************************************//**
   2:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * @version  V5.0.1
   5:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * @date     02. February 2017
   6:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  ******************************************************************************/
   7:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /*
   8:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  *
  10:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  *
  12:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  *
  16:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  *
  18:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * limitations under the License.
  23:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
  24:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  25:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  28:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 43


  33:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  34:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __ASM
  36:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __ASM                     __asm
  37:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  38:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __INLINE
  39:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __INLINE                  inline
  40:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  41:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  44:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  47:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __USED
  48:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  50:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __WEAK
  51:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  53:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  61:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  64:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __PACKED
  65:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  67:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  70:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  71:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  72:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   @{
  76:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
  77:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  78:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
  79:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
  83:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
  85:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
  87:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  88:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  89:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 44


  90:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
  94:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
  96:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
  98:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  99:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 100:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 101:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Control Register
 102:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Control Register value
 104:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 105:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 107:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 108:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 109:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 111:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 112:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 113:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 114:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 116:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               non-secure Control Register value
 119:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 120:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 122:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 123:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 124:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 126:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 127:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 128:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 129:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 130:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 131:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Control Register
 132:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 135:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 137:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 139:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 140:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 141:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 143:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 45


 147:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 149:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 151:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 152:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 153:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 154:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 155:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get IPSR Register
 156:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               IPSR Register value
 158:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 159:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 161:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 162:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 163:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 165:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 166:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 167:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 168:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 169:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get APSR Register
 170:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               APSR Register value
 172:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 173:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 175:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 176:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 177:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 179:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 180:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 181:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 182:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 183:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get xPSR Register
 184:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               xPSR Register value
 186:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 187:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 189:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 190:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 191:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 193:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 194:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 195:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 196:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 197:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               PSP Register value
 200:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 201:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 203:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 46


 204:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 205:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 207:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 208:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 209:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 210:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 212:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               PSP Register value
 215:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 216:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 218:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 219:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 220:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 222:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 223:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 224:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 225:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 226:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 227:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 231:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 233:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 235:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 236:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 237:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 239:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 243:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 245:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 247:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 248:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 249:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 250:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 251:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               MSP Register value
 254:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 255:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 257:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 258:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 259:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 47


 261:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 262:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 263:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 264:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 266:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               MSP Register value
 269:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 270:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 272:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 273:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 274:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 276:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 277:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 278:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 279:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 280:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 281:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 285:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 287:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 289:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 290:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 291:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 293:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 297:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 299:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 301:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 302:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 303:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 304:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 305:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Priority Mask
 306:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Priority Mask value
 308:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 309:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 311:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 312:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 313:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 315:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 316:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 317:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 48


 318:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 320:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Priority Mask value
 323:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 324:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 326:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 327:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 328:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 330:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 331:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 332:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 333:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 334:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 335:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Priority Mask
 336:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 339:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 341:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 343:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 344:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 345:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 347:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 351:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 353:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 355:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 356:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 357:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 358:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 362:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Enable FIQ
 363:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 366:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 368:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 370:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 371:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 372:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 373:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Disable FIQ
 374:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 49


 375:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 377:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 379:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 381:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 382:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 383:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 384:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Base Priority
 385:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Base Priority register value
 387:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 388:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 390:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 391:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 392:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 394:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 395:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 396:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 397:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 399:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Base Priority register value
 402:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 403:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 405:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 406:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 407:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 409:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 410:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 411:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 412:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 413:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 414:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority
 415:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 418:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 420:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 422:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 423:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 424:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 426:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 430:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 50


 432:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 434:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 435:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 436:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 437:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 438:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 443:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 445:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 447:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 448:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 449:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 450:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Fault Mask
 451:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Fault Mask register value
 453:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 454:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 456:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 457:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 458:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 460:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 461:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 462:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 463:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 465:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Fault Mask register value
 468:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 469:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 471:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 472:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 473:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 475:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 476:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 477:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 478:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 479:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 480:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Fault Mask
 481:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 484:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 486:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 488:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 51


 489:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 490:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 492:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 496:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 498:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 500:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 501:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 502:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 506:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 507:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 510:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 511:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               PSPLIM Register value
 514:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 515:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 517:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 518:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 519:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 521:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 522:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 523:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 524:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 527:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               PSPLIM Register value
 530:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 531:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 533:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 534:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 535:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 537:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 538:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 539:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 540:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 541:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 542:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 52


 546:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 548:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 550:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 551:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 552:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 555:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 559:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 561:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 563:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 564:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 565:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 566:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 567:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               MSPLIM Register value
 570:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 571:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 573:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 574:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 575:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 577:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 578:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 579:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 580:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 581:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 584:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               MSPLIM Register value
 587:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 588:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 590:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 591:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 592:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 594:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 595:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 596:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 597:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 598:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 599:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 53


 603:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 605:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 607:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 608:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 609:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 612:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 616:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 618:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 620:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 621:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 622:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 625:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 626:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 629:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 630:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get FPSCR
 631:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 634:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 636:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 639:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 640:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 642:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #else
 643:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****    return(0U);
 644:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 645:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 646:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 647:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 648:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 649:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set FPSCR
 650:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 653:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 655:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #else
 659:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   (void)fpscr;
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 54


 660:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 661:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 662:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 663:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 666:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 667:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 668:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 670:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 671:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   Access to dedicated instructions
 674:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   @{
 675:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** */
 676:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 677:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #else
 685:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 689:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 690:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 691:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   No Operation
 692:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 694:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //{
 696:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //}
 698:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 700:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 701:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 704:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //{
 706:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //}
 708:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 710:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 711:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 712:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Wait For Event
 713:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 716:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 55


 717:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //{
 718:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //}
 720:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 722:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 723:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 724:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Send Event
 725:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 727:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //{
 729:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //}
 731:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 733:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 734:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 735:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            after the instruction has been completed.
 739:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 740:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 742:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 744:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 745:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 746:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 747:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 751:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 753:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 258              		.loc 3 753 0
 259              		.syntax unified
 260              	@ 753 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 261 0018 BFF34F8F 		dsb 0xF
 262              	@ 0 "" 2
 263              		.thumb
 264              		.syntax unified
 265              	.LBE53:
 266              	.LBE52:
 267              	.LBB54:
 268              	.LBB55:
 742:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 269              		.loc 3 742 0
 270              		.syntax unified
 271              	@ 742 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 272 001c BFF36F8F 		isb 0xF
 273              	@ 0 "" 2
 274              	.LVL20:
 275              		.thumb
 276              		.syntax unified
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 56


 277              	.L15:
 278              	.LBE55:
 279              	.LBE54:
 280              	.LBE51:
 281              	.LBE50:
 242:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 243:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 244:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 245:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Disable interrupt */
 246:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 247:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 282              		.loc 1 247 0
 283 0020 7047     		bx	lr
 284              	.L18:
 285 0022 00BF     		.align	2
 286              	.L17:
 287 0024 00E100E0 		.word	-536813312
 288              		.cfi_endproc
 289              	.LFE283:
 291              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_NVIC_SystemReset
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 297              		.fpu fpv4-sp-d16
 299              	HAL_NVIC_SystemReset:
 300              	.LFB284:
 248:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 249:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 250:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 251:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 252:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 253:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 254:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 301              		.loc 1 254 0
 302              		.cfi_startproc
 303              		@ Volatile: function does not return.
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306              		@ link register save eliminated.
 307              	.LBB62:
 308              	.LBB63:
 309              	.LBB64:
 310              	.LBB65:
 311              		.loc 3 753 0
 312              		.syntax unified
 313              	@ 753 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 314 0000 BFF34F8F 		dsb 0xF
 315              	@ 0 "" 2
 316              		.thumb
 317              		.syntax unified
 318              	.LBE65:
 319              	.LBE64:
1857:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****          );
1858:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1859:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 57


1860:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1861:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1862:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Decode Priority
1863:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1864:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            preemptive priority value and subpriority value.
1865:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1866:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1867:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1868:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1869:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1870:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1871:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1872:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1873:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1874:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1875:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PreemptPriorityBits;
1876:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t SubPriorityBits;
1877:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1878:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1879:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1880:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1881:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1882:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1883:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1884:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1885:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1886:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1887:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Interrupt Vector
1888:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1889:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1890:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1891:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            VTOR must been relocated to SRAM before.
1892:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1893:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1894:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1895:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1896:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1897:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1898:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1899:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1900:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1901:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1902:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1903:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Interrupt Vector
1904:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1905:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1907:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1908:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return                 Address of interrupt handler function
1909:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1910:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1911:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1912:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1913:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1914:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1915:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1916:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 58


1917:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1918:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   System Reset
1919:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1920:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1921:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SystemReset(void)
1922:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1923:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1924:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                                                                        buffered write are completed
1925:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1926:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 320              		.loc 2 1926 0
 321 0004 0549     		ldr	r1, .L21
1925:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 322              		.loc 2 1925 0
 323 0006 064B     		ldr	r3, .L21+4
 324              		.loc 2 1926 0
 325 0008 CA68     		ldr	r2, [r1, #12]
 326 000a 02F4E062 		and	r2, r2, #1792
1925:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 327              		.loc 2 1925 0
 328 000e 1343     		orrs	r3, r3, r2
 329 0010 CB60     		str	r3, [r1, #12]
 330              	.LBB66:
 331              	.LBB67:
 332              		.loc 3 753 0
 333              		.syntax unified
 334              	@ 753 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 335 0012 BFF34F8F 		dsb 0xF
 336              	@ 0 "" 2
 337              		.thumb
 338              		.syntax unified
 339              	.L20:
 340              	.LBE67:
 341              	.LBE66:
1927:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1928:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1929:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1930:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1931:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1932:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __NOP();
 342              		.loc 2 1932 0
 343              		.syntax unified
 344              	@ 1932 "../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h" 1
 345 0016 00BF     		nop
 346              	@ 0 "" 2
 347              		.thumb
 348              		.syntax unified
 349 0018 FDE7     		b	.L20
 350              	.L22:
 351 001a 00BF     		.align	2
 352              	.L21:
 353 001c 00ED00E0 		.word	-536810240
 354 0020 0400FA05 		.word	100270084
 355              	.LBE63:
 356              	.LBE62:
 357              		.cfi_endproc
 358              	.LFE284:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 59


 360              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 361              		.align	1
 362              		.global	HAL_SYSTICK_Config
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 366              		.fpu fpv4-sp-d16
 368              	HAL_SYSTICK_Config:
 369              	.LFB285:
 255:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* System Reset */
 256:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SystemReset();
 257:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 258:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 259:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 260:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 261:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 262:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 263:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 264:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                  - 1  Function failed.
 265:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 266:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 267:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 370              		.loc 1 267 0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 375              	.LVL21:
 376              	.LBB72:
 377              	.LBB73:
1933:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1934:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1935:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1936:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1937:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1938:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1939:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1940:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1941:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1942:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1943:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Function that provides FPU type.
1944:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1945:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1946:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1947:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1948:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   get FPU type
1949:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details returns the FPU type
1950:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \returns
1951:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    - \b  0: No FPU
1952:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    - \b  1: Single precision FPU
1953:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    - \b  2: Double + Single precision FPU
1954:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1955:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1956:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1957:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t mvfr0;
1958:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1959:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   mvfr0 = FPU->MVFR0;
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 60


1960:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1961:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1962:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return 1U;           /* Single precision FPU */
1963:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1964:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1965:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1966:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return 0U;           /* No FPU */
1967:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1968:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1969:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1970:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1971:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1972:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1973:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1974:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1975:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ##################################    SysTick function  ########################################
1976:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1977:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1978:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1979:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Functions that configure the System.
1980:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1981:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1982:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1983:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1984:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1985:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1986:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   System Tick Configuration
1987:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1988:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1989:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1990:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return          0  Function succeeded.
1991:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return          1  Function failed.
1992:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1993:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1994:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            must contain a vendor-specific implementation of this function.
1995:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1996:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1997:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1998:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 378              		.loc 2 1998 0
 379 0000 0138     		subs	r0, r0, #1
 380              	.LVL22:
 381 0002 B0F1807F 		cmp	r0, #16777216
 382 0006 0AD2     		bcs	.L25
1999:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
2000:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2001:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
2002:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
2003:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 383              		.loc 2 2003 0
 384 0008 064B     		ldr	r3, .L26
 385              	.LBB74:
 386              	.LBB75:
1806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 387              		.loc 2 1806 0
 388 000a 074A     		ldr	r2, .L26+4
 389              	.LBE75:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 61


 390              	.LBE74:
 391              		.loc 2 2003 0
 392 000c 5860     		str	r0, [r3, #4]
 393              	.LVL23:
 394              	.LBB77:
 395              	.LBB76:
1806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 396              		.loc 2 1806 0
 397 000e F021     		movs	r1, #240
 398 0010 82F82310 		strb	r1, [r2, #35]
 399              	.LVL24:
 400              	.LBE76:
 401              	.LBE77:
2004:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2005:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 402              		.loc 2 2005 0
 403 0014 0020     		movs	r0, #0
 404              	.LVL25:
2006:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 405              		.loc 2 2006 0
 406 0016 0722     		movs	r2, #7
2005:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 407              		.loc 2 2005 0
 408 0018 9860     		str	r0, [r3, #8]
 409              		.loc 2 2006 0
 410 001a 1A60     		str	r2, [r3]
 411 001c 7047     		bx	lr
 412              	.L25:
2000:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 413              		.loc 2 2000 0
 414 001e 0120     		movs	r0, #1
 415              	.LVL26:
 416              	.LBE73:
 417              	.LBE72:
 268:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 269:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 418              		.loc 1 269 0
 419 0020 7047     		bx	lr
 420              	.L27:
 421 0022 00BF     		.align	2
 422              	.L26:
 423 0024 10E000E0 		.word	-536813552
 424 0028 00ED00E0 		.word	-536810240
 425              		.cfi_endproc
 426              	.LFE285:
 428              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 429              		.align	1
 430              		.global	HAL_NVIC_GetPriorityGrouping
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 434              		.fpu fpv4-sp-d16
 436              	HAL_NVIC_GetPriorityGrouping:
 437              	.LFB286:
 270:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 271:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @}
 272:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 62


 273:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 274:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 275:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *  @brief   Cortex control functions
 276:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *
 277:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @verbatim
 278:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 279:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 280:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 281:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
 282:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 283:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 284:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 285:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 286:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @endverbatim
 287:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 288:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 289:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 290:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 291:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
 292:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 293:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 294:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 295:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 438              		.loc 1 295 0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 443              	.LBB80:
 444              	.LBB81:
1660:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
 445              		.loc 2 1660 0
 446 0000 024B     		ldr	r3, .L29
 447 0002 D868     		ldr	r0, [r3, #12]
 448              	.LBE81:
 449              	.LBE80:
 296:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 297:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 298:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 450              		.loc 1 298 0
 451 0004 C0F30220 		ubfx	r0, r0, #8, #3
 452 0008 7047     		bx	lr
 453              	.L30:
 454 000a 00BF     		.align	2
 455              	.L29:
 456 000c 00ED00E0 		.word	-536810240
 457              		.cfi_endproc
 458              	.LFE286:
 460              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 461              		.align	1
 462              		.global	HAL_NVIC_GetPriority
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 466              		.fpu fpv4-sp-d16
 468              	HAL_NVIC_GetPriority:
 469              	.LFB287:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 63


 299:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 300:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 301:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 302:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 303:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 304:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 305:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param   PriorityGroup: the priority grouping bits length.
 306:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 307:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority,
 308:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 309:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority,
 310:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 311:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 312:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 313:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 314:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      1 bit for subpriority
 315:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 316:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      0 bit for subpriority
 317:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
 318:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
 319:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 320:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 321:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 322:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 470              		.loc 1 322 0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 0
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 474              	.LVL27:
 475 0000 70B5     		push	{r4, r5, r6, lr}
 476              	.LCFI1:
 477              		.cfi_def_cfa_offset 16
 478              		.cfi_offset 4, -16
 479              		.cfi_offset 5, -12
 480              		.cfi_offset 6, -8
 481              		.cfi_offset 14, -4
 482              	.LBB86:
 483              	.LBB87:
1823:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 484              		.loc 2 1823 0
 485 0002 0028     		cmp	r0, #0
 486              	.LVL28:
1825:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 487              		.loc 2 1825 0
 488 0004 AEBF     		itee	ge
 489 0006 00F16040 		addge	r0, r0, #-536870912
1829:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 490              		.loc 2 1829 0
 491 000a 00F00F00 		andlt	r0, r0, #15
 492 000e 124C     		ldrlt	r4, .L37
 493              	.LBE87:
 494              	.LBE86:
 495              	.LBB90:
 496              	.LBB91:
1874:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PreemptPriorityBits;
 497              		.loc 2 1874 0
 498 0010 01F00701 		and	r1, r1, #7
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 64


 499              	.LVL29:
 500              	.LBE91:
 501              	.LBE90:
 502              	.LBB94:
 503              	.LBB88:
1825:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 504              		.loc 2 1825 0
 505 0014 AABF     		itet	ge
 506 0016 00F56140 		addge	r0, r0, #57600
1829:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 507              		.loc 2 1829 0
 508 001a 205C     		ldrblt	r0, [r4, r0]	@ zero_extendqisi2
1825:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 509              		.loc 2 1825 0
 510 001c 90F80003 		ldrbge	r0, [r0, #768]	@ zero_extendqisi2
 511              	.LBE88:
 512              	.LBE94:
 513              	.LBB95:
 514              	.LBB92:
1878:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 515              		.loc 2 1878 0
 516 0020 C1F10704 		rsb	r4, r1, #7
1879:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 517              		.loc 2 1879 0
 518 0024 0D1D     		adds	r5, r1, #4
1878:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 519              		.loc 2 1878 0
 520 0026 042C     		cmp	r4, #4
 521 0028 28BF     		it	cs
 522 002a 0424     		movcs	r4, #4
1879:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 523              		.loc 2 1879 0
 524 002c 062D     		cmp	r5, #6
 525              	.LBE92:
 526              	.LBE95:
 527              	.LBB96:
 528              	.LBB89:
1829:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 529              		.loc 2 1829 0
 530 002e 4FEA1010 		lsr	r0, r0, #4
 531              	.LVL30:
 532              	.LBE89:
 533              	.LBE96:
 534              	.LBB97:
 535              	.LBB93:
1879:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 536              		.loc 2 1879 0
 537 0032 8CBF     		ite	hi
 538 0034 0339     		subhi	r1, r1, #3
 539              	.LVL31:
 540 0036 0021     		movls	r1, #0
 541              	.LVL32:
1881:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 542              		.loc 2 1881 0
 543 0038 4FF0FF35 		mov	r5, #-1
 544              	.LVL33:
 545 003c 20FA01F6 		lsr	r6, r0, r1
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 65


 546 0040 05FA04F4 		lsl	r4, r5, r4
 547              	.LVL34:
1882:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
 548              		.loc 2 1882 0
 549 0044 05FA01F1 		lsl	r1, r5, r1
 550              	.LVL35:
1881:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 551              		.loc 2 1881 0
 552 0048 26EA0404 		bic	r4, r6, r4
1882:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
 553              		.loc 2 1882 0
 554 004c 20EA0100 		bic	r0, r0, r1
1881:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 555              		.loc 2 1881 0
 556 0050 1460     		str	r4, [r2]
1882:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
 557              		.loc 2 1882 0
 558 0052 1860     		str	r0, [r3]
 559              	.LVL36:
 560              	.LBE93:
 561              	.LBE97:
 323:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 324:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 325:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 326:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 327:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 562              		.loc 1 327 0
 563 0054 70BD     		pop	{r4, r5, r6, pc}
 564              	.L38:
 565 0056 00BF     		.align	2
 566              	.L37:
 567 0058 14ED00E0 		.word	-536810220
 568              		.cfi_endproc
 569              	.LFE287:
 571              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 572              		.align	1
 573              		.global	HAL_NVIC_SetPendingIRQ
 574              		.syntax unified
 575              		.thumb
 576              		.thumb_func
 577              		.fpu fpv4-sp-d16
 579              	HAL_NVIC_SetPendingIRQ:
 580              	.LFB288:
 328:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 329:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 330:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 331:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 332:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 333:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 334:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 335:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 336:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 337:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 581              		.loc 1 337 0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 66


 585              		@ link register save eliminated.
 586              	.LVL37:
 587              	.LBB100:
 588              	.LBB101:
1746:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 589              		.loc 2 1746 0
 590 0000 0028     		cmp	r0, #0
 591              	.LVL38:
 592 0002 09DB     		blt	.L39
1748:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 593              		.loc 2 1748 0
 594 0004 4309     		lsrs	r3, r0, #5
 595 0006 0122     		movs	r2, #1
 596 0008 00F01F00 		and	r0, r0, #31
 597 000c 02FA00F0 		lsl	r0, r2, r0
 598 0010 4033     		adds	r3, r3, #64
 599 0012 024A     		ldr	r2, .L41
 600 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 601              	.LVL39:
 602              	.L39:
 603              	.LBE101:
 604              	.LBE100:
 338:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 339:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 340:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 341:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set interrupt pending */
 342:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 343:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 605              		.loc 1 343 0
 606 0018 7047     		bx	lr
 607              	.L42:
 608 001a 00BF     		.align	2
 609              	.L41:
 610 001c 00E100E0 		.word	-536813312
 611              		.cfi_endproc
 612              	.LFE288:
 614              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 615              		.align	1
 616              		.global	HAL_NVIC_GetPendingIRQ
 617              		.syntax unified
 618              		.thumb
 619              		.thumb_func
 620              		.fpu fpv4-sp-d16
 622              	HAL_NVIC_GetPendingIRQ:
 623              	.LFB289:
 344:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 345:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 346:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 347:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 348:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 349:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 350:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 351:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 352:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 353:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 354:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 355:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 67


 624              		.loc 1 355 0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 628              		@ link register save eliminated.
 629              	.LVL40:
 630              	.LBB104:
 631              	.LBB105:
1727:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 632              		.loc 2 1727 0
 633 0000 031E     		subs	r3, r0, #0
1729:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 634              		.loc 2 1729 0
 635 0002 A1BF     		itttt	ge
 636 0004 5A09     		lsrge	r2, r3, #5
 637 0006 4032     		addge	r2, r2, #64
 638 0008 0549     		ldrge	r1, .L46
 639 000a 51F82200 		ldrge	r0, [r1, r2, lsl #2]
 640              	.LVL41:
 641 000e A3BF     		ittte	ge
 642 0010 03F01F03 		andge	r3, r3, #31
 643 0014 D840     		lsrge	r0, r0, r3
 644 0016 00F00100 		andge	r0, r0, #1
1733:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 645              		.loc 2 1733 0
 646 001a 0020     		movlt	r0, #0
 647              	.LVL42:
 648              	.LBE105:
 649              	.LBE104:
 356:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 357:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 358:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 359:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 360:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 361:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 650              		.loc 1 361 0
 651 001c 7047     		bx	lr
 652              	.L47:
 653 001e 00BF     		.align	2
 654              	.L46:
 655 0020 00E100E0 		.word	-536813312
 656              		.cfi_endproc
 657              	.LFE289:
 659              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 660              		.align	1
 661              		.global	HAL_NVIC_ClearPendingIRQ
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv4-sp-d16
 667              	HAL_NVIC_ClearPendingIRQ:
 668              	.LFB290:
 362:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 363:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 364:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 365:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 366:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 68


 367:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 368:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 369:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 370:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 371:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 669              		.loc 1 371 0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673              		@ link register save eliminated.
 674              	.LVL43:
 675              	.LBB108:
 676              	.LBB109:
1761:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 677              		.loc 2 1761 0
 678 0000 0028     		cmp	r0, #0
 679              	.LVL44:
 680 0002 09DB     		blt	.L48
1763:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 681              		.loc 2 1763 0
 682 0004 4309     		lsrs	r3, r0, #5
 683 0006 0122     		movs	r2, #1
 684 0008 00F01F00 		and	r0, r0, #31
 685 000c 02FA00F0 		lsl	r0, r2, r0
 686 0010 6033     		adds	r3, r3, #96
 687 0012 024A     		ldr	r2, .L50
 688 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 689              	.LVL45:
 690              	.L48:
 691              	.LBE109:
 692              	.LBE108:
 372:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 373:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 374:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 375:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Clear pending interrupt */
 376:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 377:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 693              		.loc 1 377 0
 694 0018 7047     		bx	lr
 695              	.L51:
 696 001a 00BF     		.align	2
 697              	.L50:
 698 001c 00E100E0 		.word	-536813312
 699              		.cfi_endproc
 700              	.LFE290:
 702              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 703              		.align	1
 704              		.global	HAL_NVIC_GetActive
 705              		.syntax unified
 706              		.thumb
 707              		.thumb_func
 708              		.fpu fpv4-sp-d16
 710              	HAL_NVIC_GetActive:
 711              	.LFB291:
 378:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 379:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 380:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief Get active interrupt (read the active register in NVIC and return the active bit).
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 69


 381:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 382:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 383:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 384:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 385:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 386:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 387:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 388:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 712              		.loc 1 388 0
 713              		.cfi_startproc
 714              		@ args = 0, pretend = 0, frame = 0
 715              		@ frame_needed = 0, uses_anonymous_args = 0
 716              		@ link register save eliminated.
 717              	.LVL46:
 718              	.LBB112:
 719              	.LBB113:
1778:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 720              		.loc 2 1778 0
 721 0000 031E     		subs	r3, r0, #0
1780:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 722              		.loc 2 1780 0
 723 0002 A1BF     		itttt	ge
 724 0004 5A09     		lsrge	r2, r3, #5
 725 0006 8032     		addge	r2, r2, #128
 726 0008 0549     		ldrge	r1, .L55
 727 000a 51F82200 		ldrge	r0, [r1, r2, lsl #2]
 728              	.LVL47:
 729 000e A3BF     		ittte	ge
 730 0010 03F01F03 		andge	r3, r3, #31
 731 0014 D840     		lsrge	r0, r0, r3
 732 0016 00F00100 		andge	r0, r0, #1
1784:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 733              		.loc 2 1784 0
 734 001a 0020     		movlt	r0, #0
 735              	.LVL48:
 736              	.LBE113:
 737              	.LBE112:
 389:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 390:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 391:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 738              		.loc 1 391 0
 739 001c 7047     		bx	lr
 740              	.L56:
 741 001e 00BF     		.align	2
 742              	.L55:
 743 0020 00E100E0 		.word	-536813312
 744              		.cfi_endproc
 745              	.LFE291:
 747              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 748              		.align	1
 749              		.global	HAL_SYSTICK_CLKSourceConfig
 750              		.syntax unified
 751              		.thumb
 752              		.thumb_func
 753              		.fpu fpv4-sp-d16
 755              	HAL_SYSTICK_CLKSourceConfig:
 756              	.LFB292:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 70


 392:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 393:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 394:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 395:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  CLKSource: specifies the SysTick clock source.
 396:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 397:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 398:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 399:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 400:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 401:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 402:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 757              		.loc 1 402 0
 758              		.cfi_startproc
 759              		@ args = 0, pretend = 0, frame = 0
 760              		@ frame_needed = 0, uses_anonymous_args = 0
 761              		@ link register save eliminated.
 762              	.LVL49:
 763 0000 044B     		ldr	r3, .L61
 403:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 404:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 405:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 406:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 407:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 764              		.loc 1 407 0
 765 0002 1A68     		ldr	r2, [r3]
 405:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 766              		.loc 1 405 0
 767 0004 0428     		cmp	r0, #4
 768              		.loc 1 407 0
 769 0006 0CBF     		ite	eq
 770 0008 42F00402 		orreq	r2, r2, #4
 408:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 409:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   else
 410:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 411:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 771              		.loc 1 411 0
 772 000c 22F00402 		bicne	r2, r2, #4
 773 0010 1A60     		str	r2, [r3]
 412:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 413:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 774              		.loc 1 413 0
 775 0012 7047     		bx	lr
 776              	.L62:
 777              		.align	2
 778              	.L61:
 779 0014 10E000E0 		.word	-536813552
 780              		.cfi_endproc
 781              	.LFE292:
 783              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 784              		.align	1
 785              		.weak	HAL_SYSTICK_Callback
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 789              		.fpu fpv4-sp-d16
 791              	HAL_SYSTICK_Callback:
 792              	.LFB294:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 71


 414:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 415:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 416:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 417:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 418:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 419:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 420:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 421:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 422:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 423:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 424:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 425:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 426:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 427:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 428:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 429:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 793              		.loc 1 429 0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 0
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797              		@ link register save eliminated.
 430:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 431:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 432:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    */
 433:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 798              		.loc 1 433 0
 799 0000 7047     		bx	lr
 800              		.cfi_endproc
 801              	.LFE294:
 803              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 804              		.align	1
 805              		.global	HAL_SYSTICK_IRQHandler
 806              		.syntax unified
 807              		.thumb
 808              		.thumb_func
 809              		.fpu fpv4-sp-d16
 811              	HAL_SYSTICK_IRQHandler:
 812              	.LFB293:
 420:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 813              		.loc 1 420 0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 0
 816              		@ frame_needed = 0, uses_anonymous_args = 0
 817 0000 08B5     		push	{r3, lr}
 818              	.LCFI2:
 819              		.cfi_def_cfa_offset 8
 820              		.cfi_offset 3, -8
 821              		.cfi_offset 14, -4
 421:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 822              		.loc 1 421 0
 823 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 824              	.LVL50:
 422:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 825              		.loc 1 422 0
 826 0006 08BD     		pop	{r3, pc}
 827              		.cfi_endproc
 828              	.LFE293:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 72


 830              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 831              		.align	1
 832              		.global	HAL_MPU_Disable
 833              		.syntax unified
 834              		.thumb
 835              		.thumb_func
 836              		.fpu fpv4-sp-d16
 838              	HAL_MPU_Disable:
 839              	.LFB295:
 434:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 435:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1)
 436:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 437:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Disable the MPU.
 438:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 439:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 440:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 441:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 840              		.loc 1 441 0
 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 0
 843              		@ frame_needed = 0, uses_anonymous_args = 0
 844              		@ link register save eliminated.
 845              	.LBB114:
 846              	.LBB115:
 754:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 755:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 756:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 757:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 758:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Data Memory Barrier
 759:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 760:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 761:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 762:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 763:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 764:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 847              		.loc 3 764 0
 848              		.syntax unified
 849              	@ 764 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 850 0000 BFF35F8F 		dmb 0xF
 851              	@ 0 "" 2
 852              		.thumb
 853              		.syntax unified
 854              	.LBE115:
 855              	.LBE114:
 442:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 443:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __DMB();
 444:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 445:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Disable fault exceptions */
 446:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 856              		.loc 1 446 0
 857 0004 044A     		ldr	r2, .L66
 858 0006 536A     		ldr	r3, [r2, #36]
 859 0008 23F48033 		bic	r3, r3, #65536
 860 000c 5362     		str	r3, [r2, #36]
 447:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 448:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 449:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->CTRL = 0U;
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 73


 861              		.loc 1 449 0
 862 000e 034B     		ldr	r3, .L66+4
 863 0010 0022     		movs	r2, #0
 864 0012 5A60     		str	r2, [r3, #4]
 450:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 865              		.loc 1 450 0
 866 0014 7047     		bx	lr
 867              	.L67:
 868 0016 00BF     		.align	2
 869              	.L66:
 870 0018 00ED00E0 		.word	-536810240
 871 001c 90ED00E0 		.word	-536810096
 872              		.cfi_endproc
 873              	.LFE295:
 875              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 876              		.align	1
 877              		.global	HAL_MPU_Enable
 878              		.syntax unified
 879              		.thumb
 880              		.thumb_func
 881              		.fpu fpv4-sp-d16
 883              	HAL_MPU_Enable:
 884              	.LFB296:
 451:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 452:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 453:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 454:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault, 
 455:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged accessto the default memory 
 456:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 457:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 458:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 459:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 460:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 461:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 462:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 463:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 464:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 885              		.loc 1 464 0
 886              		.cfi_startproc
 887              		@ args = 0, pretend = 0, frame = 0
 888              		@ frame_needed = 0, uses_anonymous_args = 0
 889              		@ link register save eliminated.
 890              	.LVL51:
 465:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Enable the MPU */
 466:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 891              		.loc 1 466 0
 892 0000 064B     		ldr	r3, .L69
 467:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 468:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Enable fault exceptions */
 469:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 893              		.loc 1 469 0
 894 0002 074A     		ldr	r2, .L69+4
 466:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 895              		.loc 1 466 0
 896 0004 40F00100 		orr	r0, r0, #1
 897              	.LVL52:
 898 0008 5860     		str	r0, [r3, #4]
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 74


 899              		.loc 1 469 0
 900 000a 536A     		ldr	r3, [r2, #36]
 901 000c 43F48033 		orr	r3, r3, #65536
 902 0010 5362     		str	r3, [r2, #36]
 903              	.LBB116:
 904              	.LBB117:
 753:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 905              		.loc 3 753 0
 906              		.syntax unified
 907              	@ 753 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 908 0012 BFF34F8F 		dsb 0xF
 909              	@ 0 "" 2
 910              		.thumb
 911              		.syntax unified
 912              	.LBE117:
 913              	.LBE116:
 914              	.LBB118:
 915              	.LBB119:
 742:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 916              		.loc 3 742 0
 917              		.syntax unified
 918              	@ 742 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 919 0016 BFF36F8F 		isb 0xF
 920              	@ 0 "" 2
 921              		.thumb
 922              		.syntax unified
 923              	.LBE119:
 924              	.LBE118:
 470:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 471:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Ensure MPU settings take effects */
 472:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __DSB();
 473:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __ISB();
 474:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 925              		.loc 1 474 0
 926 001a 7047     		bx	lr
 927              	.L70:
 928              		.align	2
 929              	.L69:
 930 001c 90ED00E0 		.word	-536810096
 931 0020 00ED00E0 		.word	-536810240
 932              		.cfi_endproc
 933              	.LFE296:
 935              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 936              		.align	1
 937              		.global	HAL_MPU_ConfigRegion
 938              		.syntax unified
 939              		.thumb
 940              		.thumb_func
 941              		.fpu fpv4-sp-d16
 943              	HAL_MPU_ConfigRegion:
 944              	.LFB297:
 475:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 476:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 477:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 478:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains
 479:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                the initialization and configuration information.
 480:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 75


 481:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 482:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 483:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 945              		.loc 1 483 0
 946              		.cfi_startproc
 947              		@ args = 0, pretend = 0, frame = 0
 948              		@ frame_needed = 0, uses_anonymous_args = 0
 949              	.LVL53:
 484:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 485:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 486:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 487:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 488:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set the Region number */
 489:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 950              		.loc 1 489 0
 951 0000 124A     		ldr	r2, .L74
 952 0002 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 483:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 953              		.loc 1 483 0
 954 0004 10B5     		push	{r4, lr}
 955              	.LCFI3:
 956              		.cfi_def_cfa_offset 8
 957              		.cfi_offset 4, -8
 958              		.cfi_offset 14, -4
 959              		.loc 1 489 0
 960 0006 9360     		str	r3, [r2, #8]
 490:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 491:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 961              		.loc 1 491 0
 962 0008 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 963 000a D9B1     		cbz	r1, .L72
 492:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 493:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     /* Check the parameters */
 494:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 495:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 496:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 497:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 498:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 499:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 500:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 501:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 502:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 503:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 964              		.loc 1 503 0
 965 000c 4368     		ldr	r3, [r0, #4]
 966 000e D360     		str	r3, [r2, #12]
 504:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 505:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 967              		.loc 1 505 0
 968 0010 C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 504:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 969              		.loc 1 504 0
 970 0012 047B     		ldrb	r4, [r0, #12]	@ zero_extendqisi2
 971              		.loc 1 505 0
 972 0014 1B06     		lsls	r3, r3, #24
 504:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 973              		.loc 1 504 0
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 76


 974 0016 43EA0473 		orr	r3, r3, r4, lsl #28
 506:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 507:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable        << MPU_RASR_S_Pos)    |
 508:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 509:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 510:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 511:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 975              		.loc 1 511 0
 976 001a 0B43     		orrs	r3, r3, r1
 506:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 977              		.loc 1 506 0
 978 001c 817A     		ldrb	r1, [r0, #10]	@ zero_extendqisi2
 979              		.loc 1 511 0
 980 001e 43EAC143 		orr	r3, r3, r1, lsl #19
 507:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 981              		.loc 1 507 0
 982 0022 417B     		ldrb	r1, [r0, #13]	@ zero_extendqisi2
 983              		.loc 1 511 0
 984 0024 43EA8143 		orr	r3, r3, r1, lsl #18
 508:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 985              		.loc 1 508 0
 986 0028 817B     		ldrb	r1, [r0, #14]	@ zero_extendqisi2
 987              		.loc 1 511 0
 988 002a 43EA4143 		orr	r3, r3, r1, lsl #17
 509:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 989              		.loc 1 509 0
 990 002e C17B     		ldrb	r1, [r0, #15]	@ zero_extendqisi2
 991              		.loc 1 511 0
 992 0030 43EA0143 		orr	r3, r3, r1, lsl #16
 510:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 993              		.loc 1 510 0
 994 0034 417A     		ldrb	r1, [r0, #9]	@ zero_extendqisi2
 995              		.loc 1 511 0
 996 0036 43EA0123 		orr	r3, r3, r1, lsl #8
 997 003a 017A     		ldrb	r1, [r0, #8]	@ zero_extendqisi2
 998 003c 43EA4103 		orr	r3, r3, r1, lsl #1
 504:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 999              		.loc 1 504 0
 1000 0040 1361     		str	r3, [r2, #16]
 1001              	.L71:
 512:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 513:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 514:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   else
 515:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 516:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RBAR = 0x00;
 517:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = 0x00;
 518:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 519:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1002              		.loc 1 519 0
 1003 0042 10BD     		pop	{r4, pc}
 1004              	.L72:
 516:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = 0x00;
 1005              		.loc 1 516 0
 1006 0044 D160     		str	r1, [r2, #12]
 517:../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 1007              		.loc 1 517 0
 1008 0046 1161     		str	r1, [r2, #16]
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 77


 1009              		.loc 1 519 0
 1010 0048 FBE7     		b	.L71
 1011              	.L75:
 1012 004a 00BF     		.align	2
 1013              	.L74:
 1014 004c 90ED00E0 		.word	-536810096
 1015              		.cfi_endproc
 1016              	.LFE297:
 1018              		.text
 1019              	.Letext0:
 1020              		.file 4 "D:/File/bearpi_liteos/bearpi-iot_std_liteos-master/targets/STM32L431_BearPi/Inc/stm32l431
 1021              		.file 5 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 1022              		.file 6 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 1023              		.file 7 "D:/File/bearpi_liteos/bearpi-iot_std_liteos-master/targets/STM32L431_BearPi/Inc/system_st
 1024              		.file 8 "D:/File/bearpi_liteos/bearpi-iot_std_liteos-master/targets/STM32L431_BearPi/Inc/stm32l4xx
 1025              		.file 9 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 1026              		.file 10 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\inclu
 1027              		.file 11 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\lib\\gcc\\arm-none-e
 1028              		.file 12 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\inclu
 1029              		.file 13 "../../drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s 			page 78


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_cortex.c
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:18     .text.HAL_NVIC_SetPriorityGrouping:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:25     .text.HAL_NVIC_SetPriorityGrouping:00000000 HAL_NVIC_SetPriorityGrouping
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:65     .text.HAL_NVIC_SetPriorityGrouping:00000020 $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:70     .text.HAL_NVIC_SetPriority:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:77     .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:178    .text.HAL_NVIC_SetPriority:00000060 $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:184    .text.HAL_NVIC_EnableIRQ:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:191    .text.HAL_NVIC_EnableIRQ:00000000 HAL_NVIC_EnableIRQ
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:221    .text.HAL_NVIC_EnableIRQ:00000018 $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:226    .text.HAL_NVIC_DisableIRQ:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:233    .text.HAL_NVIC_DisableIRQ:00000000 HAL_NVIC_DisableIRQ
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:287    .text.HAL_NVIC_DisableIRQ:00000024 $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:292    .text.HAL_NVIC_SystemReset:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:299    .text.HAL_NVIC_SystemReset:00000000 HAL_NVIC_SystemReset
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:353    .text.HAL_NVIC_SystemReset:0000001c $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:361    .text.HAL_SYSTICK_Config:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:368    .text.HAL_SYSTICK_Config:00000000 HAL_SYSTICK_Config
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:423    .text.HAL_SYSTICK_Config:00000024 $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:429    .text.HAL_NVIC_GetPriorityGrouping:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:436    .text.HAL_NVIC_GetPriorityGrouping:00000000 HAL_NVIC_GetPriorityGrouping
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:456    .text.HAL_NVIC_GetPriorityGrouping:0000000c $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:461    .text.HAL_NVIC_GetPriority:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:468    .text.HAL_NVIC_GetPriority:00000000 HAL_NVIC_GetPriority
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:567    .text.HAL_NVIC_GetPriority:00000058 $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:572    .text.HAL_NVIC_SetPendingIRQ:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:579    .text.HAL_NVIC_SetPendingIRQ:00000000 HAL_NVIC_SetPendingIRQ
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:610    .text.HAL_NVIC_SetPendingIRQ:0000001c $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:615    .text.HAL_NVIC_GetPendingIRQ:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:622    .text.HAL_NVIC_GetPendingIRQ:00000000 HAL_NVIC_GetPendingIRQ
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:655    .text.HAL_NVIC_GetPendingIRQ:00000020 $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:660    .text.HAL_NVIC_ClearPendingIRQ:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:667    .text.HAL_NVIC_ClearPendingIRQ:00000000 HAL_NVIC_ClearPendingIRQ
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:698    .text.HAL_NVIC_ClearPendingIRQ:0000001c $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:703    .text.HAL_NVIC_GetActive:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:710    .text.HAL_NVIC_GetActive:00000000 HAL_NVIC_GetActive
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:743    .text.HAL_NVIC_GetActive:00000020 $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:748    .text.HAL_SYSTICK_CLKSourceConfig:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:755    .text.HAL_SYSTICK_CLKSourceConfig:00000000 HAL_SYSTICK_CLKSourceConfig
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:779    .text.HAL_SYSTICK_CLKSourceConfig:00000014 $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:784    .text.HAL_SYSTICK_Callback:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:791    .text.HAL_SYSTICK_Callback:00000000 HAL_SYSTICK_Callback
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:804    .text.HAL_SYSTICK_IRQHandler:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:811    .text.HAL_SYSTICK_IRQHandler:00000000 HAL_SYSTICK_IRQHandler
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:831    .text.HAL_MPU_Disable:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:838    .text.HAL_MPU_Disable:00000000 HAL_MPU_Disable
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:870    .text.HAL_MPU_Disable:00000018 $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:876    .text.HAL_MPU_Enable:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:883    .text.HAL_MPU_Enable:00000000 HAL_MPU_Enable
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:930    .text.HAL_MPU_Enable:0000001c $d
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:936    .text.HAL_MPU_ConfigRegion:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:943    .text.HAL_MPU_ConfigRegion:00000000 HAL_MPU_ConfigRegion
C:\Users\LuckyE\AppData\Local\Temp\cc57J1O8.s:1014   .text.HAL_MPU_ConfigRegion:0000004c $d

NO UNDEFINED SYMBOLS
