ELF          (    A 4   ‘‚   4    (               †!  †!                  †!                             $	                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       A µ ª ¡ « Õ                 ” ·     Ô ˝ ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë ë 	 ë ë ë ë ë ë ë ë ë ë ë     ë ë µL#x3πK±HØÛ Ä##pΩ       Ä! µK±IHØÛ ÄΩ       Ä! Ä¥Ö∞ Ø #ª` #{`îKhìJC	`íK "`ëK "`ëKhêJC`åKhãJCÄs`âKhàJCÄc`ÜKhÖJCÄS`ÉKhÇJCÄC`ÅKÄJh`ÅK "`‡ªh3ª`|Kh+ˆ–ªhGÚ0RìB› #ª`wKhvJCÙÄC` #˚`‡˚h3˚`˚hqJìB¯›	‡ªh +›ªhGÚ/RìB‹#{`{h+‘— #{`$‡fKheJCÙÄS` #˚`‡˚h3˚`˚hDˆbìB˜›^Kh]J#ÙÄS` #˚`‡˚h3˚`˚hDˆbìB˜‹{h3{`{h+◊› #{`$‡QKhPJCÙ S` #˚`‡˚h3˚`˚hDˆbìB˜›HKhGJ#Ù S` #˚`‡˚h3˚`˚hDˆbìB˜‹{h3{`{h+◊› #{`$‡;Kh:JCÙ C` #˚`‡˚h3˚`˚hDˆbìB˜›3Kh2J#Ù C` #˚`‡˚h3˚`˚hDˆbìB˜‹{h3{`{h+◊› #{`$‡&Kh%JCÙÄS` #˚`‡˚h3˚`˚hIˆ?BìB˜›KhJ#ÙÄS` #˚`‡˚h3˚`˚hIˆ?BìB˜‹{h3{`{h+◊› #{`0‡KhJCÙ S` #˚`‡˚h3˚`˚hIˆ?BìB˜›KhJ#Ù S` #˚`‡08@ @  @ @@üÜ ˚h3˚`˚hIˆ?BìB˜‹{h3{`{h+À› #{`$‡RKhQJCÙ C` #˚`‡˚h3˚`˚hIˆ?BìB˜›IKhHJ#Ù C` #˚`‡˚h3˚`˚hIˆ?BìB˜‹{h3{`{h+◊› #{`"‡<Kh;JCÙÄS` #˚`‡˚h3˚`˚h7JìB¯›4Kh3J#ÙÄS` #˚`‡˚h3˚`˚h/JìB¯‹{h3{`{h+Ÿ› #{`"‡(Kh'JCÙ S` #˚`‡˚h3˚`˚h"JìB¯› KhJ#Ù S` #˚`‡˚h3˚`˚hJìB¯‹{h3{`{h+Ÿ› #{`"‡KhJCÙ C` #˚`‡˚h3˚`˚hJìB¯›Kh
J#Ù C` #˚`‡˚h3˚`˚hJìB¯‹{h3{`{h+Ÿ›JÊ ø@8 Ä¥ Ø˛ÁÄ¥ Ø˛ÁÄ¥ Ø˛ÁÄ¥ Ø˛ÁÄ¥ Ø˛ÁÄ¥ Ø øΩF]¯{pGÄ¥ Ø øΩF]¯{pGÄ¥ Ø øΩF]¯{pGÄµ Ø H¯ øÄΩÄµ ØH U¯ øÄΩ ø$   Ä¥ ØK”¯à0JCÙp¬¯à0 øΩF]¯{pG ø Ì ‡ﬂ¯4–HIJ #‡‘XƒP3ƒåB˘”JL #‡`2¢B˚”ˇ˜◊ˇc˝ˇ˜©˝pG          †!    (  ˛Á  Ä¥ ØKxFKhDJ` øΩF]¯{pG ø        ÄµÜ∞ Øx`{hh;a;i˚`{hhF˙F+@ˆÄ{hhFÛ˘F + ÏÄ{hhFÍ˘FÙ ≥ı —{hhOÙ Za{hhF⁄˘FÙÄ≥ıÄ—{hhOÙÄZa{hhF ˘FÄc≥ÒÄo—{hhOÄbZa{hhF∫˘F+—{hh"Za{hhF¨˘F S≥Ò _—{hhO RZa˚hıàch +—!8iŸ¯8i
˘{hh!F≠˘xh>¸{hhFÑ˘FÄs≥ÒÄ—xh)¯{hhFv˘F+—xh¸{hh"Za{hhFe˘F+—# ‡ # +–{hhöi{hh"öaxh ,ˇ{hhöi{hhBöa{hhFC˘F s≥Ò :—{hhFì˘∏` #{a%‡{i∫h"˙Û +–{iZ˚hDı†chÙ C≥ı O—{i€≤Fxh 6¯‡{i€≤Fxh Ñ˚{i3{a{hõhziöB‘”{hhO rZa ‡ ø7ΩFÄΩÄµÇ∞ Øx`{hì¯¯2+—#‡{h"É¯¯"{hhFS˙{h "É¯¯" #F7ΩFÄΩÄµÜ∞ Øx`F˚p{hh{a{i;a˚x˚`˚hZ;iDı†cõh+—˚hZ;iDı†cF#ì`zh˚h,!˚ÛDa3"p{hh˙h“≤FF˘Ø‡˚hZ;iDı†cõhÙÄs≥ıÄ—˚hZ;iDı†cFOÙÄsì`zh˚h,!˚ÛDa3"p{hh˙h“≤FFÙ¯á‡˚hZ;iDı†cõh  +	—˚hZ;iDı†cF #ì`r‡˚hZ;iDı†cõh+—˚hZ;iDı†cF#ì`zh˚h,!˚ÛDa3"p{hh˙h“≤FFπ¯L‡˚hZ;iDı†cõhÙÄc≥ıÄo—˚hZ;iDı†cFOÙÄcì`zh˚h,!˚ÛDa3"p{hh˙h“≤FFë¯$‡˚hZ;iDı†cõhÄÄ+—˚hZ;iDı†cFÄ#ì`zh˚h,!˚ÛDa3"p{hh˙h“≤FFk¯˚hZ;iDı†cõhÙ s≥ı —{hh˙h“≤FFW¯˚hZ;iDı†cFOÙ sì`N‚˚hZ;iDı†cõh+@ﬂÄ{hi +–zh˚h,!˚ÛDH3h˚hY;iDı†ci√Û“yh˚h,  ˚ÛDP3`zh˚h,!˚ÛDa3"pzh˚h,!˚ÛD\3 "`˚hZ;iDı†cF#ì`zh˚h,!˚ÛD?3x +	–zh˚h,!˚ÛD?3x+—{hh˙h“≤FF Îˇ˚hZ;iDı†cF#ì`:‡zh˚h,!˚ÛD?3x+	–zh˚h,!˚ÛD?3x+&—˚hZ;iDı†ch˙hQ:i
Dı†bC S`zh˚h,!˚ÛD`3"p˚hŸ≤zh˚h,  ˚ÛD`3xFxh˝˘{hi++—zh˚h,!˚ÛDH3hyh˙h,  ˚Ú
D@2à≥˚ÚÛ + éÅzh˚h,!˚ÛDT3xÉÿ≤zh˚h,!˚ÛDT3Fpx·zh˚h,!˚ÛDT3xÉÿ≤zh˚h,!˚ÛDT3Fpc·˚hZ;iDı†cõh+@ˆÄzh˚h,!˚ÛDa3x+	—zh˚h,!˚ÛD`3"p…‡zh˚h,!˚ÛDa3x+	—zh˚h,!˚ÛD`3"pµ‡zh˚h,!˚ÛDa3x+	–zh˚h,!˚ÛDa3x+P—zh˚h,!˚ÛD\3hZyh˚h,  ˚ÛD\3`zh˚h,!˚ÛD\3h+Ÿzh˚h,!˚ÛD\3 "`zh˚h,!˚ÛD`3"ps‡zh˚h,!˚ÛD`3"p˚hZ;iDı†chª`ªh#ÄCª`ªhC Cª`˚hZ;iDı†cFªh`P‡zh˚h,!˚ÛDa3x+"—zh˚h,!˚ÛD`3"p˚hZ;iDı†chª`ªh#ÄCª`ªhC Cª`˚hZ;iDı†cFªh`#‡zh˚h,!˚ÛDa3x+—zh˚h,!˚ÛD\3hZyh˚h,  ˚ÛD\3`zh˚h,!˚ÛD`3"p˚hZ;iDı†cF#ì`˚hŸ≤zh˚h,  ˚ÛD`3xFxh∑¯a‡˚hZ;iDı†cõh+V—zh˚h,!˚ÛD?3x+—zh˚h,!˚ÛD\3 "`{hh˙h“≤FF 9˛1‡zh˚h,!˚ÛD?3x +	–zh˚h,!˚ÛD?3x+—zh˚h,!˚ÛD\3 "`{hi +—zh˚h,!˚ÛDa3"p{hh˙h“≤FF ˛˚hZ;iDı†cF#ì` ø7ΩFÄΩÄµà∞ Øx`F˚p{hh˚a˚iªa˚x{a{iZªiDı†cõh+—{iZªiDı†cF#ì`zh{i,!˚ÛDa3"p{hhzi“≤FF «˝1„{iZªiDı†cõh  +.—{iZªiDı†cF #ì`zh{i,!˚ÛD=3x+@Ézh{i,!˚ÛD=3 "pzh{i,!˚ÛD`3"p{hhzi“≤FF ç˝˜‚{iZªiDı†cõhÙ s≥ı —{iZªiDı†cFOÙ sì`{hhzi“≤FF n˝ÿ‚{iZªiDı†cõh+@—zh{i,!˚ÛD\3 "`{iZªiDı†cõh@@+—zh{i,!˚ÛD=3"p{iZªiDı†cF@#ì`{iZªiDı†cF#ì`zh{i,!˚ÛDa3"p{hhzi“≤FF "˝å‚{iZªiDı†cõh@@+,—zh{i,!˚ÛDa3"pzh{i,!˚ÛD=3"pzh{i,!˚ÛD\3 "`{hhzi“≤FF Û¸{iZªiDı†cF@#ì`T‚{iZªiDı†cõh+—{iZªiDı†cF#ì`zh{i,!˚ÛDa3"p{hhzi“≤FF ƒ¸.‚{iZªiDı†cõh+@—zh{i,!˚ÛD\3 "`zh{i,!˚ÛDa3"pzh{i,!˚ÛD=3x +—zh{i,!˚ÛD<3x +—zh{i,!˚ÛD=3"p{hhzi“≤FF Å¸{iZªiDı†cF#ì`‚·{iZªiDı†cõhÄÄ+d—{hi +—zh{i,!˚ÛDa3"p{hhzi“≤FF W¸D‡zh{i,!˚ÛD\3hZyh{i,  ˚ÛD\3`zh{i,!˚ÛD\3h+ Ÿzh{i,!˚ÛD\3 "`zh{i,!˚ÛD`3"p{iŸ≤zh{i,  ˚ÛD`3xFxh r˛‡zh{i,!˚ÛD`3"p{iZªiDı†cFÄ#ì`r·{iZªiDı†cõhÙÄc≥ıÄo—zh{i,!˚ÛDa3"p{hhzi“≤FF Í˚{iZªiDı†cFOÙÄcì`J·{iZªiDı†cõh+@?Åzh{i,!˚ÛDa3x+}—zh{i,!˚ÛD`3"pzh{i,!˚ÛD?3x+
–zh{i,!˚ÛD?3x+@ Å{hi +—zh{i,!˚ÛDU3xÉÿ≤zh{i,!˚ÛDU3Fp{hi+@„Äzh{i,!˚ÛDL3h + ÿÄzh{i,!˚ÛDL3hyhzi,  ˚Ú
D@2àD;yhzi,  ˚Ú
D@2à≥˚ÚÛ˚`˚h + µÄzh{i,!˚ÛDU3xÉÿ≤zh{i,!˚ÛDU3Fpü‡zh{i,!˚ÛDa3x+	—zh{i,!˚ÛD`3"pã‡zh{i,!˚ÛDa3x+	—zh{i,!˚ÛD`3"pw‡zh{i,!˚ÛDa3x+	—zh{i,!˚ÛD`3"pc‡zh{i,!˚ÛDa3x+	–zh{i,!˚ÛDa3x+O—zh{i,!˚ÛD\3hZyh{i,  ˚ÛD\3`zh{i,!˚ÛD\3h+Ÿzh{i,!˚ÛD\3 "`zh{i,!˚ÛD`3"p!‡zh{i,!˚ÛD`3"p{iZªiDı†ch;a;i#ÄC;a;iC C;a{iZªiDı†cF;i`{iZªiDı†cF#ì`{iŸ≤zh{i,  ˚ÛD`3xFxh Î¸ ø 7ΩFÄΩÄµä∞ Øx`{hh{b{j;b{hhj˚a˚iªa˚i[{a˚i	√Û
;a{i+–{i+ ©Ä™‡;i + ¶Äzhªi,!˚ÛDD3h + õÄzhªi,!˚ÛDP3h;iDyhªi,  ˚ÛDL3höBzÿ{hhzhªi,!˚ÛDD3h:ií≤F w˘zhªi,!˚ÛDD3h;iDyhªi,  ˚ÛDD3`zhªi,!˚ÛDP3h;iDyhªi,  ˚ÛDP3`ªiZ;jDı†ci€√Û	˚`zhªi,!˚ÛD@3àF;iìB<—˚h +9–ªiZ;jDı†chª`ªh#ÄCª`ªhC Cª`ªiZ;jDı†cFªh`zhªi,!˚ÛDT3xÉÿ≤zhªi,!˚ÛDT3Fp‡zhªi,!˚ÛD`3"p‡ ø ‡ ø ø(7ΩFÄΩÄµÜ∞ Øx`{hh{a{i;a;iıàch˚`;iıàchª`ªh#.ª`˚h+—˚h+—xh ’˚ªhCª`˚h+2—ªhCª`˚h+&—{hõi+—˚hÙ¿#≥ıÄ/—{hh!F -˘‡{hh!F &˘
‡{h€h+—;iıÄcFNˆ`#S`xh «˚‡xh —˚˚h  +—ªhC ª`;iıàcFªh` ø7ΩFÄΩÄ¥É∞ Øx`{hõhC{hö` #F7ΩF]¯{pGÄ¥É∞ Øx`{hõh#{hö` #F7ΩF]¯{pG  Ä¥Ö∞ Øx`9` #˚`˚h3˚`˚hJìBŸ#‡{hi +Ú⁄ #˚`;hõC {ha˚h3˚`˚hJìBŸ#‡{hi  +– #F7ΩF]¯{pG@ Ä¥Ö∞ Øx` #˚`˚h3˚`˚hJìBŸ#‡{hi +Ú⁄ #˚`{h"a˚h3˚`˚hJìBŸ#‡{hi+– #F7ΩF]¯{pG@ Ä¥ã∞ Ø¯`π`F˚Ä˚hªaªh{b˚àõõ≤{a˚à˚É #;b‡ªiıÄSh{j`{j3{b{j3{b{j3{b{j3{b;j3;b:j{iöBÊ”˚ã +– #;bªiıÄSFÒh`:i;j€≤€ "˙Û⁄≤{jp;j3;b{j3{b˚ã;˚É˚ã +Í—{jF,7ΩF]¯{pGÄ¥Ö∞ Øx`{h[i˚`{hõi˙h@˚`˚hF7ΩF]¯{pGÄ¥É∞ Øx`{h[iF7ΩF]¯{pGÄ¥Ö∞ Øx`F˚p{h˚`˚hıÄch˙hıÄb#`˚hıÄch˚x˘hıÄaC`˚x+—˚hıÄcFKˆÄ3S`	‡˚x+—˚hıÄcFAÚpsS` #F7ΩF]¯{pGÄ¥Ö∞ Øx`{h˚`˚hıÄc[iõ≤F7ΩF]¯{pGÄ¥â∞ Øx`F˚p{h˚a˚xªa #˚`ªiZ˚iDı†chõ{aªiZ˚iDı†ch€;a{hõh  +—;i +— #»‡{i +–{i+c—ªiZ˚iDı†ch∫iQ˙i
Dı†bCÄC`{hõh  +@´Ä{h€jÙ +3—ªiZ˚iDı†ch∫iQ˙i
Dı†b# C`ªiZ˚iDı†ch∫iQ˙i
Dı†bC C`˚h3˚`˚h≥ızÿªiZ˚iDı†ch C≥Ò OÏ–p‡ªiZ˚iDı†ch∫iQ˙i
Dı†bC C`_‡ ø]‡ªiZ˚iDı†ch∫iQ˙i
Dı†bCÄC`˚iıÄciÙ +3—ªiZ˚iDı†ch∫iQ˙i
Dı†b# C`ªiZ˚iDı†ch∫iQ˙i
Dı†bC C`˚h3˚`˚h≥ızÿªiZ˚iDı†ch C≥Ò OÏ–‡ªiZ˚iDı†ch∫iQ˙i
Dı†bC C` ‡ ø #F$7ΩF]¯{pGÄµà∞ Øx` #˚w{h{a #˚`xhˇ˜Ω˝!xhˇ˜À˝F +–#˚wxhˇ˜˜˝F +–#˚w #ªa‡ªiZ{iDı†ch;a;iCÄC;a;i# C;a;i#Ù C;aªiZ{iDı†cF;i`ªi3ªaªi+‹Ÿ #ªa4‡ªiZ{iDı†ch;a;iCÄC;a;iC C;a;i#Ù C;aªiZ{iDı†cF;i`˚h3˚`˚h≥ızÿªiZ{iDı†ch C≥Ò OÏ– ‡ øªi3ªaªi+«Ÿ{iıÄcFOˇ3Sa{hOˇ2Zaxhˇ˜,˝˚F 7ΩFÄΩÄµÇ∞ Øx`{h”¯ƒ3Z{h√¯ƒ#xh ¯ ø7ΩFÄΩÄµÇ∞ Øx`{hx€≤+
—{h”¯|3 +–{h”¯|3õixhòG ø7ΩFÄΩÄ¥É∞ Øx`{h"É¯## ø7ΩF]¯{pGÄ¥É∞ Øx`{h "É¯## ø7ΩF]¯{pGÄ¥É∞ Øx`{h"É¯ #{h "É¯!#{h "É¯"# #F7ΩF]¯{pGÄµÇ∞ Øx`{h"É¯!#{h "É¯ #{h "É¯##xh É¯{hyFxh ¯{h[yFxh ¯ #F7ΩFÄΩÄ¥É∞ Øx`F˚p˚x+ÿ˚xzh‡3õ DZh˚x¬Ûyh‡3õ DZ` #F7ΩF]¯{pGÄµÇ∞ Øx`{h”¯ 3Fˇ˜Wˇ ø7ΩFÄΩÄµÇ∞ Øx`{h”¯ 3Fˇ˜èˇ ø7ΩFÄΩÄµÇ∞ Øx`{h”¯ 3Fˇ˜òˇ ø7ΩFÄΩÄ¥É∞ Øx`F˚pFªp ø7ΩF]¯{pGÄµÇ∞ Øx`{h”¯ 3Fˇ˜Iˇ ø7ΩFÄΩÄµÇ∞ Øx`{h”¯ 3Fˇ˜Iˇ ø7ΩFÄΩÄµÑ∞ Øx` #˚s #ªs{h”¯–3F˛˜¸F˚s˚{F ¯Fªsª{F7ΩFÄΩÄ¥Ö∞ ØF˚q #˚s˚y+ÿ¢R¯# ø! ! ! !  #˚s‡#˚s‡#˚s‡#˚s‡#˚s ø˚{F7ΩF]¯{pGpµMLd§ &¶B	—ML ¯d§ &¶B—pΩU¯;òG6ÓÁU¯;òG6ÚÁò! ò! ò! ú! ¯µ ø¯ººûFpG¯µ ø¯ººûFpG≠ â                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    A/   aeabi %   7E-M M	
"o        V%  1  ©                  t$  k   » Ï  úk   i  k   ëtb  k   ëpj  k   ël int  q   O   V%  ‰8 ©           ◊
  ;!  ¨ +<   Ü"    ÈÀ	 9V   µ  Á  .∂ Op   ≥  ~  ~*  int G   ¨ 0   ÎÀ	 $J   0∂ 0d   ´   ´   Ã   å    @	÷  	≤t ∑    	ñ  ∑   	Ÿ ∑   	ãπ ∑   	Ç˝ ∑   	#ﬁ  ∑   	˛ÿ !∑   	 "∑   	– #∑    	’D	 $∑   $	;7
 %∑   (	y &∑   ,	Ü” 'º   0	mÒ (∑   8
CID )∑   <	Ÿ *÷  @B +∑    7˝ ,ˆ   ´   Ê  å   / ∑   ˆ  å    Ê  — -Ã   ó' <   2*  ê‚  Ï˘  x0 5  ì   <   9q  Õz  ˜z €z ˚y íz H{  ‘˘ @>  <   F¬  •˝	  që 1” -{ °Ì G˙  "p %ë –0  É P}  4V	Å  Ù X´    µ \´   ß⁄ `´   ıH d´   _ f´   kO h´   |[ k´   "+ m´   æ	 o´    ’≠ q´   $∑  s´   (_ u´   ,ÆÉ w´   0 è@ yŒ  ,£	õ  ˘ •ì    bh  ®ì   A ´ì   I Æì   ß⁄ ±ì   h¿	 µì   ¥ ∑ì   D— πì   |. ºü   äJ øì   
í ¬8  Hz ƒ´   ! ∆´   N˛ »´   .Î
  ì   Pz	 Õì   Èò  –´    ·°
 “´   $2` ‘q  (6` ◊¬  ) àÌ Ÿç  <   0‘  «"
  Ω˛ W≈	 Õ˜ âe	  –ù 6ß  ‘  u… 8!˚  ìÎ 9!Å  •o :!õ  G	r  »ó Jr   ù KÒ  hc Lx  8Kè M*  ¯≥ N‡  ˘Õ∑ O∑   ¸¡S P6    Â  ˝  à  å    ¶ ]	  a∏ :à  ≤◊ ¸≤  ≤   à  W< ËC? Ã    úIë	 ∑¸    úÚt	 ™Ó    úÊ ù‡    úé– ê“    ú™ ÅÃ    úK˙ r∆    úkU
 c¿    ú¥f T∫    ú}X E¥    ú    Ë  V%  @ ©  h       
  ˆ  ;!  ¨ +<   Ü"    µ  Á  .∂ Od   ≥  ~  ~*  int G   ¨ 0   á   á   0∂ 0X   ù   ©   å∏	‰  l ∫Æ    g ª©   ’ º©    Ω©   	SCR æ©   	CCR ø©   	SHP ¿Ù  » ¡©   $1 ¬©   (Œ √©   ,9 ƒ©   0` ≈©   4õ ∆©   8¢ «©   <	PFR »  @	DFR …Æ   H	ADR  Æ   Lê À(  PΩ ÃB  `f ÕG  tï Œ©   à 
ì   Ù  Ä    ‰  
Æ   	  Ä    ˘  	  
Æ   #  Ä      #  
Æ   =  Ä    -  =  
ù   W  Ä     œ≥   
ù   t  Ä     9ù   
ò   ê  Ä    Ä  R ;ê  
ò   ±  Ä    °  Â <±  àT	p  	CR V©    ˝ W©     X©   	CIR Y©   0 Z©    [©   r \©   f ]ù   ¯ ^©    † _©   $p `d  ( a©   0_ b©   4© c©   8z dù   <” e©   @
 f©   DÑ gd  H> h©   P' i©   TÛ j©   Xé kù   \H l©   `6 m©   dò nd  h o©   p	CSR p©   t€ qd  x¬ r©   Ä{ s©   Ñ ± t¬  ó' t  â
    ï  ä    ∂  ã    ⁄ ‹       ú  tmp ﬁù   ëp ﬁù   ët" ﬁ!ù   ëlÜ ﬁ+ù   ëh ﬁ:ù   ëd % ß $   ú     ˛  Ü  Ä   ß ©  œ Äx	     V%  —	 ©  †         ¸  N  BN  m
 r» tˆ uD vÁ {ﬁ |r ~] ö  d
 i ´ L Ì  ^  ô 	6
 

 ∆ E Â Ö á  ˚ 	 # b T z & ò a y «	 Z ¯ # ‚  ∞	 !Û "Ω	 #P $ %d &Ø '§ (∫ ); *I +ª ,Ç -§ .π /?˜ 0l? 1W 2ÿ 3§ 4{	 5 6 7p 8
 9S :… ;ó <« =u > ?w @ AP Bd CÔ Dµ E» F G˜ Hë
 I J K? L9 M2 Nâ—
 P‡ Q ;!  € û)   Ü"    µ  Á  .∂ Oâ  ≥  ~  ~*  int G   0∂ 0}  ¨  	∏  
˜	  v	 ˘∏   §ª ˙∏  VAL ˚∏   ¸Ω   W ˝¬  ¨  "  •    	9¨  
:	p  ≥ <∏   CR =∏  ¡ >∏   	 ?∏   È @.  
»	Ë  ACR  ∏   Â À∏  ‚ Ã∏  SR Õ∏  CR Œ∏  ⁄ œ∏  Í –∏   6 —}  
àT	£  CR V∏   ˝ W∏    X∏  CIR Y∏  0 Z∏   [∏  r \∏  f ]¨  ¯ ^∏   † _∏  $p `  ( a∏  0_ b∏  4© c∏  8z d¨  <” e∏  @
 f∏  DÑ g  H> h∏  P' i∏  TÛ j∏  Xé k¨  \H l∏  `6 m∏  dò n  h o∏  pCSR p∏  t€ q  x¬ r∏  Ä{ s∏  Ñ ± tı  a  øÀ  ˝œ  >á  ó' a  '˘     û
 ©  Û ,“  a  2,   d√ 
Ü É   7  p Ã∏  + Õ¨  E Œ,  8  ^    D  _
    P  `    è 
£  U  ¨  ¨   Ò 
	
¨  ∫  ¨   L	 
Õ  ¨   i	 2
¨         ú= )
¨         ú0  
¨         ú        úZ        úÄo         ú›2 ¯        úíÁ Ô        ú2v Ê        ú¯Û ›        úGQ	 ‘        úe À
¨         ú	 ¬
¨         ú π
¨         ú  Ø        úJ ü        ú1 Ö    H   ú]  ¿) Ö ¨  ël› á¨  ëp à¨  ët – u,         ú± U˘      P   ú¿  € U7,  ëo({ W˘  ëw‡ X,  ëv Å
 L
¨         ú% C¨         úW< 8î (   ú ˝˘      `   ú+	  )
 ˝0¨  ët 	 Ê       úÀ €       ú◊ æ˘      X   ú< ù˘      D   ú ¬     V%  Ñ ©  Ä      
  b  ;!  ¨ +<   Ü"    ÈÀ	 9V   µ  Á  .∂ Op   ≥  ~  ~*  int G   ¨ 0   ÎÀ	 $J   0∂ 0d   ´   ´   Ã   å    @	÷  	≤t ∑    	ñ  ∑   	Ÿ ∑   	ãπ ∑   	Ç˝ ∑   	#ﬁ  ∑   	˛ÿ !∑   	 "∑   	– #∑    	’D	 $∑   $	;7
 %∑   (	y &∑   ,	Ü” 'º   0	mÒ (∑   8
CID )∑   <	Ÿ *÷  @B +∑    7˝ ,ˆ   ´   Ê  å   / ∑   ˆ  å    Ê  — -Ã   j	u  	[ l∑    	 m∑   		 n∑   	x o´   	· p∑   	 q∑   	© r∑    | s   x	Ô  	> z∑    	8 {∑   	 |∑   	m }∑   	{ ~∑   	Ü ∑   	. Äº    ∆ ÅÇ  ó' <   '*     û
 ©  Û ,  <   2Q  ê‚  Ï˘  x0 56  ì   <   /Ü  1  v ´  L 3e  <   9≈  Õz  ˜z €z ˚y íz H{  ‘˘ @í  <   F  •˝	  që 1” -{ °Ì G˙  "p %ë –0  É P—  4V	’  Ù X´    µ \´   ß⁄ `´   ıH d´   _ f´   kO h´   |[ k´   "+ m´   æ	 o´    ’≠ q´   $∑  s´   (_ u´   ,ÆÉ w´   0 è@ y"  ,£	Ô  ˘ •ì    bh  ®ì   A ´ì   I Æì   ß⁄ ±ì   h¿	 µì   ¥ ∑ì   D— πì   |. ºü   äJ øì   
í ¬_  Hz ƒ´   ! ∆´   N˛ »´   .Î
  ì   Pz	 Õì   Èò  –´    ·°
 “´   $2` ‘≈  (6` ◊  ) àÌ Ÿ·  <   0(  «"
  Ω˛ W≈	 Õ˜ âe	  –ù 6˚  (  u… 8!˚  ìÎ 9!’  •o :!Ô  Ç ;!≈  ê <!  G	ﬁ  »ó Jﬁ   ù KE  hc L‰  8Kè MQ  ¯≥ N4  ˘Õ∑ O∑   ¸¡S P]    9  Q  Ù  å    ¶ ]u  ∏ €]  !  !  _  ü    ˚  ¬ Ú´   >  !    Û´   U  !   # *  l  !   ñ ˝*  É  !   
 À*  ö  !   Ò Ò*  ∂  !  ì    7 ˙´   Õ  !   P Ô*  È  !  ì    k –*     !   ≤ —*    !  ´    ﬁ Á´   3  !   , Ê´   J  !    ˜*  k  !  k  ì    Ô   ˚*  ç  !  ì    ñ Ù*  ¬  !  ì   ì   ì   ì   ì   ü    1 Ó*  ﬁ  !  ’   È Œ*  ˙  !  Ü   ≤ …*  	  !  ’   € Ã*  -	  !   n _, Ê   úï	  Õ _4ï	  ëd a!  ëtå b´   ëp« c∑   ël$ d∑   ëh Ù  U à §  úC
  Õ 6ï	  ëT !  ëtå  ´   ëp” !´   ëdø "´   ë`` #´   ël $´   ë\A %´   ëXbh  &´   ëh  a∂ “  úÀ
  Õ a6ï	  ë\⁄ aDì   ë[ c!  ëtå d´   ëpbh  e´   ëlA f´   ëh“ g´   ëd H †	 ™  úC  Õ †5ï	  ëd⁄ †Cì   ëc ¢!  ëtå £´   ëpbh  §´   ëlA ¶´   ëh  â
´          úo  Õ â5ï	  ët ¸ 
´          úõ  Õ 5ï	  ët r ui      (   ú◊  Õ u<ï	  ët⁄ uJì   ës d _
´       (   ú  Õ _5ï	  ët⁄ _Cì   ës ¢ R]      (   úO  Õ R?ï	  ët⁄ RMì   ës ] ?(         ú{  Õ ?6ï	  ët ` "*         úß  Õ "8ï	  ët C *  “ :   ú”  Õ 3ï	  ët › *      F   úˇ  Õ 4ï	  ët π ≈       úG  Õ ≈Dï	  ët⁄ ≈Rì   ës2` ≈m]  ër % ¨       úo  Õ ¨>ï	  ët Î ù       úó  Õ ù=ï	  ët ? é       úø  Õ é<ï	  ët 6        úÁ  Õ 9ï	  ët ı p       ú  Õ p5ï	  ët E e       ú7  Õ e1ï	  ët ≤◊ Ìº   úù  Õ Ì,ï	  ëd Ô!  ëpå ´   ël i Ò´   ët Ú´   ëh ¬ n*      ™  ú9  Õ n?ï	  ëtbh  o4ì   ësˇ p4ì   ërD— q4ì   ëqO r4ì   ë º s5_  ëÇ t5ü   ëh¿	 u4ì   ë ô :       úa  Õ :3ï	  ët â +       úâ  Õ +1ï	  ët £ *      <   úµ  Õ 5ï	  ët !‡ ¯*      F   ú˝  "Õ ¯6ï	  ël"bh  ¯Dì   ëk#({ ˙*  ëw !] »*        úê  "Õ »6ï	  ëd"bh  …+ì   ëc"£  +ì   ëb" À+ì   ëa"ß⁄ Ã+ì   ë "D— Õ+ì   ë$mps Œ,ü   ë#({ –*  ëo %k n*      ƒ   ú"Õ n3ï	  ë\# p!  ëd  ì   õ  V%  [ ©  h      /  h  ;!  ¨ +<   Ü"    ÈÀ	 9V   µ  Á  .∂ Op   ≥  ~  ~*  int G   ¨ 0   ÎÀ	 $J   0∂ 0d   ´   ´ b÷   v b-´      j   v j,´     ´      	å    ´     	å    
@	  ≤t ∑    ñ  ∑   Ÿ ∑   ãπ ∑   Ç˝ ∑   #ﬁ  ∑   ˛ÿ !∑    "∑   – #∑    ’D	 $∑   $;7
 %∑   (y &∑   ,Ü” '   0mÒ (∑   8CID )∑   <Ÿ *  @B +∑    7˝ ,:   ´   *  	å   / ∑   :  	å    *  — -  à2	o  ™ 4∑    
 5∑   Æ 6∑   : 7´   P 8∑   c 9∑   ‚ :∑   2 ;∑   P <´    † =´   $∫ >∑   ( ?∑   ,} @∑   0s A∑   4Ü B∑   8Z C∑   <Ÿ D´   @ÿ E∑   Da F   H3 G∑   Ñ Œ HL   M	˜  k O∑    / P´   ì Q∑   : R´    S∑    T∑    U∑   E V´    I W|   \	q  ﬂ ^∑    / _´   è `∑   : a´   œ b∑   H c∑   E d    Ö e  j	Î  [ l∑     m∑   	 n∑   x o´   · p∑    q∑   © r∑    | s~   x	e  > z∑    8 {∑    |∑   m }∑   { ~∑   Ü ∑   . Ä    ∆ Å¯  ó' <   '†     û
 ©  Û ,y  ì   <   /’  1  v ´  L 3¥  <   9  Õz  ˜z €z ˚y íz H{  ‘˘ @·  <   Fe  •˝	  që 1” -{ °Ì G˙  "p %ë –0  É P   4V	$  Ù X´    µ \´   ß⁄ `´   ıH d´   _ f´   kO h´   |[ k´   "+ m´   æ	 o´    ’≠ q´   $∑  s´   (_ u´   ,ÆÉ w´   0 è@ yq  ${	  num }ì    ÇI Äì   ‰ Éì   X Üì   G— âì   : åì    èì   c íü   P ï´   í òÆ  Èò  ö´   ! ú´   § û´   N˛ †´     ˛ °0  ,£	
	  ˘ •ì    bh  ®ì   A ´ì   I Æì   ß⁄ ±ì   h¿	 µì   ¥ ∑ì   D— πì   |. ºü   äJ øì   
í ¬Æ  Hz ƒ´   ! ∆´   N˛ »´   .Î
  ì   Pz	 Õì   Èò  –´    ·°
 “´   $2` ‘  (6` ◊e  ) àÌ Ÿ¸  1 È(	  ´    Ô ò†      .   úd	   òEd	  ëlå ö´   ët ?   Ü†      >   ú¶	   ÜCd	  ëlå à´   ët ñ E†  † $  ú 
   E7d	  ë\ret G†  ëwå H´   ëlS˛ I∑   ëd[ J´   ëhi K´   ëp † -†      x   úú
   -5d	  ëdbh  -Cì   ëcå /´   ët⁄ 0´   ëp“ 1´   ëlA 2´   ëh  ‚†  ® ¯  ú(   ‚6d	  ë\) ‚Dì   ë[å ‰´   ët¥ Â´   ëpS˛ Ê∑   ëd∫ Á´   ël√ Ë´   ëh 7 ‘
´   Ü "   úd   ‘6d	  ëlå ÷´   ët  I†      Ñ  ú   I;d	  ë\hc IT  ëXdma I`ì   ëWå K´   ëpbh  L´   ëlA M∑   ë`ó Nì   ëi0 Oü   ëf“ Pü   ëvÁ Qü   ëj 
	  ñ À†      D  ú   À6d	  ë\bh  ÀDì   ë[£ Ã'ì   ëZ Ã6ì   ëYß⁄ ÃKì   ë D— Õ'ì   ëmps Õ9ü   ëret œ†  ëwå –´   ëh√ —´   ëpË “´   ëlø ”´   ëd  ¨
´       "   ú=   ¨5d	  ëlå Æ´   ët ¬ û
´       .   úâ   û2d	  ëlå †´   ët« °∑   ëp Ò Ä†      r   úÂ   Ä8d	  ël6` ÄFì   ëkå Ç´   ët« É∑   ëp # e†      T   ú1   e8d	  ëlå g´   ët« i∑   ëp P G†   t   ú}   G>d	  ëlK GLì   ëkå I´   ët 1 €†      Ä  úÁ   €7d	  ëTcfg €P$  ëtret ›†  ëgå ﬁ´   ë\i ﬂ´   ë` ﬁ ≥†      h   ú#   ≥?d	  ëlS˛ µ∑   ët  í†      º   úè   í;d	  ëldma íIì   ëk íWÆ  ëdå î´   ët' ï´   ëp › |†      F   úÀ   |=d	  ëlå ~´   ët , r
´   ˆ    ú˜   r-d	  ët õ e    "   ú/   e2d	  ët eA´   ëp ~ P
´       \   ú´   P:d	  ëd£ PHì   ëcå R´   ëtA S´   ëhmsk T´   ëpemp U´   ël Ì >
´       <   ú   >;d	  ël£ >Iì   ëkå @´   ëtA A´   ëp j ,
´       4   úS   ,=d	  ëlå .´   ëtA /´   ëp £ 
´       4   úü   >d	  ëlå ´   ëtA ´   ëp ﬁ ´   – &   ú€   5d	  ëlA ´   ët Ã ¸†      B   ú   ¸=d	  ëlå ˛´   ët ˜ Î†      B   úS   Î:d	  ëlå Ì´   ët ∫ ‹†      L   úü   ‹=d	  ël ‹Kì   ëkå ﬁ´   ët Ï ≥†      û   ú˘   ≥9d	  ëdret µ†  ëoå ∂´   ëpi ∑´   ët ! ñ†      Ã   úT   ñ;d	  ëlep ñTT  ëhå ò´   ët£ ô´   ëp   t w†      ‹   úµ   w9d	  ëlep wRT  ëhå y´   ët£ z´   ëp ∏ M¨    ∞   ú_   M-d	  ë\Ñ M<Æ  ëXlen MKü   ëVå O´   ëh¯ PÆ  ët¡S Q´   ë`i R´   ëpó S´   ëdÉ Tü   ën â .†      |   ú	   .:d	  ëdsrc .IÆ  ë`> /+ì   ë_len /?ü   ë\dma /Lì   ë å 1´   ëlí 2Æ  ëtó 3´   ëhi 4´   ëp – Ó†      T  út   Ó9d	  ëdep ÓRT  ë`S˛ ∑   ëlret Ò†  ëwå Ú´   ëp l ç†      ∞  úﬂ   ç;d	  ëlep çTT  ëhdma ç`ì   ëgå è´   ët£ ê´   ëp Õ ˚†      ê  úZ   ˚:d	  ëdep ˚ST  ë`dma ˚_ì   ë_å ˝´   ët£ ˛´   ëpø ˇü   ën ; —†      d  úµ   —Jd	  ëlep —cT  ëhå ”´   ët£ ‘´   ëp  ¢†      ∏  ú   ¢Ad	  ëlep ¢ZT  ëhå §´   ët£ •´   ëp - {†        úk   {Hd	  ëlep {aT  ëhå }´   ët£ ~´   ëp  U†        ú∆   U?d	  ëlep UXT  ëhå W´   ët£ X´   ëp Ø 8	ì       J   ú"   80d	  ëdå :´   ëpß⁄ ;ì   ëwó <´   ël ¿ (†      2   ún   (:d	  ëlß⁄ (Hì   ëkå *´   ët k ˝†  ¿ `   ú™   ˝:d	  ëlS˛ ˇ∑   ët ≤ ÿ†  X h   úˆ   ÿ:d	  ëlnum ÿI´   ëhS˛ ⁄∑   ët ˚ (†      »  ú`   (6d	  ëTcfg (O$  ëtret *†  ëgå +´   ë\i ,´   ë`  È ˘†      ò   úß  ! ˘=d	  ël!Ø ˘W’  ëk"ms ˚´   ët #€ Í†  4 "   ú—  ! Í?d	  ët #
 ﬁ†   "   ú˚  ! ﬁ>d	  ët #ô ã†      D  úR  ! ã@d	  ël!o å2´   ëh!ß⁄ å@ì   ëg$≥ é´   ët %≤ S†      ¬   ú! S7d	  ë\&cfg SP$  ët"ret U†  ëg  a   1
  V%  ›C ©  ¯      ºI  n  ;!  ¨ +<   Ü"    ÈÀ	 9V   µ  Á  .∂ Op   ≥  ~  ~*  int G   ó' B!  ú   £   ¨ 0   Æ   ÎÀ	 $J   0∂ 0d   À   	À   Ï   
å    Æ   BW ÿ
  msb ⁄Æ    lsb €Æ    ’	8  w ◊ø   bw ›Ú    ≥E ﬂ  d Ê
ì  ‰r ËÆ    „. ÈÆ   T@ Í8  ⁄I Î8  ßL Ï8   < ‚∂  d8 ‰‹   b ÌD   Á- Ôì  µ] ¯é  ù_ ˙Æ    -H ˚Æ   ÔU ¸ø   ÿ, ˝Æ   ,: ˛Æ   »< ˇÆ   Ö? Æ   M# ø   ı1 ø   
ƒ? ø   ‚_ Æ   √9 Æ   w? 	Æ   çg 
Æ    X ¬  UR ˛  ù_ Æ    -H Æ   •W Æ   E& Æ   ˆU ø   –^ Æ    rX õ  fr ¶  ù_ Æ    -H Æ   å8 Æ   Æ. Æ   ß< Æ   Ób  Æ   yG !Æ   ª- "Æ   Ñ9 #Æ   nN $$¶  
 	˛  ∂  
å    + &  Ãp >)P  ù_ +Æ    -H ,Æ   SS -ø   gg .Æ   ÷ /Æ   ı6 0Æ   E& 1Æ   <: 2Æ   …J 3$P  
 	∂  `  
å    t. 5√  <   :°  #  Or ≈l ˛% ö4 PT   B Am  °  <   I’  pU  ‹H /C  da N≥  <   RF  14  nt Œ? &W ·I QO ñR y9 X; *5 	>C 
˙t Î( çu  .d a‚  F  <   eò  ^X  ï@ N4 ö+ —7 _ ¥\ ıH  ©- nX  <   r	  ˝;  ª# U8 Mj OC 8< ∆N M ˘- –P 	D> 
¨+ ±4 πS  <7 Å•  <   Ü8  ÓY  úW †g  µ% ä  °	Œ  Ü& £Æ     e §Æ   „2 •Æ   ó ¶Ï   Ç ßø   r ®ø   
 ©∂  6` ™	  u< ´Æ    ¿7 ≠E  Z∞	©  î? ≤%©   ¬S ≥%π    ¥%Æ    ß⁄ µ%Æ   ŸN ∂%Æ   N8 ∑%Æ   aC ∏%∫   ZL π%∫   
; ∫%∫   r ª%Æ   rH º%Æ   á0 Ω%é  
–= æ%`   	Æ   π  
å   ˇ 	Æ      å   ˇ ©F ø€   ƒ	R  A@ ∆®    åG «Æ   ù »C	  ´ …C	  —I  C	  æd ÀC	  ÷s ÃC	  ¡S Õö    °  a  a   g  Fa ÿ—C	  :@ ”S   çS ‘ò  	+ ’8   V ÷Œ  e8 ◊   €_ ÿV	  x_  Ÿf	  |Dm ⁄À   Äág €l	  Ñ´? ‹◊   ƒva ›À   »id ﬁÆ   Ã¡S ﬂö   –)e ‡å	  ‘ R  e? Œ◊  	f	  f	  
å     I	  	À   |	  
å    å	  a  Æ    |	  Ga Ìg   ìv b°  ƒ	  ƒ	  Æ   Ï   ø    í	   «= h°  Â	  ƒ	  ø     ˆ] j°   
  ƒ	  Æ     ~0 `°  
  ƒ	  Æ     AO p°  6
  ƒ	  Æ     «& f°  Q
  ƒ	  ø     D M°  Ö
  ƒ	  Æ   Æ   Æ   Æ   Æ   ø     U0 X	Æ   †
  ƒ	  Æ     €M w’  ∂
  ƒ	    ]d x°  Ã
  ƒ	   !ª) ¶ﬁ
  À     O [°  ˘
  ƒ	  Æ     –X |°    ƒ	  Æ     ⁄] r°  *  ƒ	    ≈> s°  @  ƒ	    ß\ p°  V  ƒ	   "t °  ~ H   úÇ  #—c <ƒ	  ët $Év ˜°  P .   úÆ  #—c ˜9ƒ	  ët $_h Î	Æ          ú⁄  #—c Î0ƒ	  ët %€% ›4    ú  #—c ›/ƒ	  ët %r ∆    ú*  #—c ∆.ƒ	  ët &æK ∑Ë 0   úR  #—c ∑1ƒ	  ët '†? ™ƒ $   úz  #—c ™,ƒ	  ët %9 û       ú≤  #—c û,ƒ	  ët#æD û<À   ëp (@ K°      »  ú˛  #—c K?ƒ	  ël)z M°  ëw)FD N°  ëv "!` Ÿ°      ÷  úJ  #—c Ÿ6ƒ	  ël)({ €Æ  ëv*idx ‹Æ   ëw "vg ∫°      4   úv  #—c ∫9ƒ	  ët "B §°      8   ú¢  #—c §3ƒ	  ët "Äw í°          úŒ  #—c í4ƒ	  ët $.a v
Æ       f   úJ  #—c v6ƒ	  ëd#«S vEÆ   ëc#ç+ v_Æ   ëb*pif xJ  ëp)Jr yP  ël)< zÆ   ëw ∂  `  $‡P U
Æ       å   ú‚  #—c U1ƒ	  ëd#ÜG U@Æ   ëc#ÉG UOÆ   ëb#≈- UaÆ   ëa*pif WJ  ëp)Jr XP  ël)< YÆ   ëw $^M E	Æ          ú  #—c E1ƒ	  ët $5B (°      8   úZ  #—c (=ƒ	  ël#zH (LÆ   ëk)({ *°  ëw $T °      T   ú¶  #—c ;ƒ	  ël#Ø Uf	  ëh)({ °  ëw +#( ›°      ®   ú›  ,—c ›Bƒ	  ël-i ﬂÀ   ët .∑H ≤°      X   ú  ,—c ≤4ƒ	  ët .hX `°      t   úN  ,—c `3ƒ	  ët,õ0 a&^  ëp/id bEÆ   ëo ^  ƒ	  Æ    N   0   H  V%  wy ©  ®      _[  ü  ;!  ¨ +<   Ü"    ÈÀ	 9V   µ  Á  .∂ Op   ≥  ~  ~*  int G   ó' B!  ú   £   ¨ 0   Æ   ÎÀ	 $J   0∂ 0d   À   	À   Ï   
å    Æ   BW ÿ
  msb ⁄Æ    lsb €Æ    ’	8  w ◊ø   bw ›Ú    ≥E ﬂ  d Ê
ì  ‰r ËÆ    „. ÈÆ   T@ Í8  ⁄I Î8  ßL Ï8   < ‚∂  d8 ‰‹   b ÌD   Á- Ôì  µ] ¯é  ù_ ˙Æ    -H ˚Æ   ÔU ¸ø   ÿ, ˝Æ   ,: ˛Æ   »< ˇÆ   Ö? Æ   M# ø   ı1 ø   
ƒ? ø   ‚_ Æ   √9 Æ   w? 	Æ   çg 
Æ    X ¬  UR ˛  ù_ Æ    -H Æ   •W Æ   E& Æ   ˆU ø   –^ Æ    rX õ  fr ¶  ù_ Æ    -H Æ   å8 Æ   Æ. Æ   ß< Æ   Ób  Æ   yG !Æ   ª- "Æ   Ñ9 #Æ   nN $$¶  
 	˛  ∂  
å    + &  Ãp >)P  ù_ +Æ    -H ,Æ   SS -ø   gg .Æ   ÷ /Æ   ı6 0Æ   E& 1Æ   <: 2Æ   …J 3$P  
 	∂  `  
å    t. 5√  <   :°  #  Or ≈l ˛% ö4 PT   B Am  <   R  14  nt Œ? &W ·I QO ñR y9 X; *5 	>C 
˙t Î( çu  .d aÆ    <   ed  ^X  ï@ N4 ö+ —7 _ ¥\ ıH  ©- n$  <   r’  ˝;  ª# U8 Mj OC 8< ∆N M ˘- –P 	D> 
¨+ ±4 πS  <7 Åq  <   Ü  ÓY  úW †g  µ% ä‚  °	ö  Ü& £Æ     e §Æ   „2 •Æ   ó ¶Ï   Ç ßø   r ®ø   
 ©∂  6` ™’  u< ´Æ    ¿7 ≠  Z∞	u  î? ≤%u   ¬S ≥%Ö    ¥%Æ    ß⁄ µ%Æ   ŸN ∂%Æ   N8 ∑%Æ   aC ∏%∫   ZL π%∫   
; ∫%∫   r ª%Æ   rH º%Æ   á0 Ω%é  
–= æ%`   	Æ   Ö  
å   ˇ 	Æ   ñ  å   ˇ ©F øß   ƒ	  A@ ∆®    åG «Æ   ù »	  ´ …	  —I  	  æd À	  ÷s Ã	  ¡S Õö    °  -  -   3  Fa ÿ—	  :@ ”   çS ‘d  	+ ’   V ÷ö  e8 ◊ñ  €_ ÿ"	  x_  Ÿ2	  |Dm ⁄À   Äág €8	  Ñ´? ‹◊   ƒva ›À   »id ﬁÆ   Ã¡S ﬂö   –)e ‡X	  ‘   e? Œ£  	2	  2	  
å     	  	À   H	  
å    X	  -  Æ    H	  Ga Ì3   ’y á°  Ü	  Ü	  Æ    ^	   øy °  ¿	  Ü	  Æ   Æ   Æ   Æ   Æ   ø    !Wy úø       H   ú˘	  "—c ú6Ü	  ël#idx ûÆ   ëw $O ã°  ∆ <   ú2
  "—c ã6Ü	  ët%idx ãEÆ   ës &U0 u	Æ       B   úz
  "—c u,Ü	  ël"Oy u;Æ   ëk'–y wø   ëv &hy f°          ú≥
  "—c f7Ü	  ët"∂y fFÆ   ës (D U°      >   ú"—c U6Ü	  ët"∂y UEÆ   ës"£ V*Æ   ër" V9Æ   ëq"ß⁄ W*Æ   ë "D— W9Æ   ë%mps WKø   ë  )   ∏  V%  ê{ ©  ÿ      f  ¬  ;!  ¨ +<   Ü"    ÈÀ	 9V   µ  Á  .∂ Op   ≥  ~  ~*  int G   ó' B!  ú   £   ¨ 0   Æ   ÎÀ	 $J   0∂ 0d   À   	)   B  
m
 r
» t
ˆ u
D v
Á {
ﬁ |
r ~
] ö  d
 i ´ L Ì  ^  ô 	6
 

 ∆ E Â Ö á  ˚ 	 # b T z & ò a y «	 Z ¯ # ‚  ∞	 !Û "Ω	 #P $ %d &Ø '§ (∫ ); *I +ª ,Ç -§ .π /?˜ 0l? 1W 2ÿ 3§ 4{	 5 6 7p 8
 9S :… ;ó <« =u > ?w @ AP Bd CÔ Dµ E» F G˜ Hë
 I J K? L9 M2 Nâ—
 P‡ Q € û‹   À     å    (	¶  `{ ◊    w{ ◊   ƒ{ ◊   f{ ◊   IDR ◊   ODR ◊   √z ◊   Ø{ ◊   AFR ∂    ◊   ∂  å    ¶  ﬁ{   àT	v  CR V◊    ˝ W◊     X◊   CIR Y◊   0 Z◊    [◊   r \◊   f ]À   ¯ ^◊    † _◊   $p `  ( a◊   0_ b◊   4© c◊   8z dÀ   <” e◊   @
 f◊   DÑ g  H> h◊   P' i◊   TÛ j◊   Xé kÀ   \H l◊   `6 m◊   dò n  h o◊   pCSR p◊   t€ q  x¬ r◊   Ä{ s◊   Ñ ± t»  @	ç  ≤t ◊    ñ  ◊   Ÿ ◊   ãπ ◊   Ç˝ ◊   #ﬁ  ◊   ˛ÿ !◊    "◊   – #◊    ’D	 $◊   $;7
 %◊   (y &◊   ,Ü” '  0mÒ (◊   8CID )◊   <Ÿ *ç  @B +◊    7˝ ,≠   À   ù  å   / ◊   ≠  å    ù  — -É  	<   ø⁄  ˝œ  >á  	<   '     û
 ©  Û ,⁄  	<   2(  ê‚  Ï˘  x0 5  .	  Pin 0À    `Q	 3À   { 6À   « 9À   { <À    (z >4  Æ   	<   9ƒ  Õz  ˜z €z ˚y íz H{  ‘˘ @ë  	<   F  •˝	  që 1” -{ °Ì G˙  "p %ë –0  É P–  4V	‘  Ù XÀ    µ \À   ß⁄ `À   ıH dÀ   _ fÀ   kO hÀ   |[ kÀ   "+ mÀ   æ	 oÀ    ’≠ qÀ   $∑  sÀ   (_ uÀ   ,ÆÉ wÀ   0 è@ y!  ,£	Ó	  ˘ •Æ    bh  ®Æ   A ´Æ   I ÆÆ   ß⁄ ±Æ   h¿	 µÆ   ¥ ∑Æ   D— πÆ   |. ºø   äJ øÆ   
í ¬ã  Hz ƒÀ   ! ∆À   N˛ »À   .Î
  Æ   Pz	 ÕÆ   Èò  –À    ·°
 “À   $2` ‘ƒ  (6` ◊  ) àÌ Ÿ‡  	<   	0'
  «"
  Ω˛ W≈	 Õ˜ âe	  –ù 	6˙	  '
  u… 	8!≤  ìÎ 	9!‘  •o 	:!Ó	  Ç 	;!ƒ  	G	—
  »ó 	J—
   ù 	KD
  hc 	L◊
  8Kè 	M(  ¯≥ 	N3
  ˘Õ∑ 	O◊   ¸¡S 	Pö     8
  P
  Á
  å    ¶ 	]h
  BW 
ÿ
  msb 
⁄Æ    lsb 
€Æ    
’	9  w 
◊ø   bw 
›Û
   ≥E 
ﬂ  d 
Ê
î  ‰r 
ËÆ    „. 
ÈÆ   T@ 
Í9  ⁄I 
Î9  ßL 
Ï9   < 
‚∑  d8 
‰  b 
ÌE   Á- 
Ôî  µ] 
¯è  ù_ 
˙Æ    -H 
˚Æ   ÔU 
¸ø   ÿ, 
˝Æ   ,: 
˛Æ   »< 
ˇÆ   Ö? 
Æ   M# 
ø   ı1 
ø   
ƒ? 
ø   ‚_ 
Æ   √9 
Æ   w? 
	Æ   çg 

Æ    X 
√  UR 
ˇ  ù_ 
Æ    -H 
Æ   •W 
Æ   E& 
Æ   ˆU 
ø   –^ 
Æ    rX 
ú  fr 
ß  ù_ 
Æ    -H 
Æ   å8 
Æ   Æ. 
Æ   ß< 
Æ   Ób 
 Æ   yG 
!Æ   ª- 
"Æ   Ñ9 
#Æ   nN 
$$ß  
 ˇ  ∑  å    + 
&  Ãp >
)Q  ù_ 
+Æ    -H 
,Æ   SS 
-ø   gg 
.Æ   ÷ 
/Æ   ı6 
0Æ   E& 
1Æ   <: 
2Æ   …J 
3$Q  
 ∑  a  å    t. 
5ƒ  <   
:¢  #  Or ≈l ˛% ö4 PT   B 
An  <   
I—  pU  ‹H /C  da 
NØ  <   
RB  14  nt Œ? &W ·I QO ñR y9 X; *5 	>C 
˙t Î( çu  .d 
aﬁ  B  <   
eî  ^X  ï@ N4 ö+ —7 _ ¥\ ıH  ©- 
nT  <   
r  ˝;  ª# U8 Mj OC 8< ∆N M ˘- –P 	D> 
¨+ ±4 πS  <7 
Å°  <   
Ü4  ÓY  úW †g  µ% 
ä  <   
çu  »z  Úz ÷z ˆy çz C{  Æz 
îA  
°	  Ü& 
£Æ     e 
§Æ   „2 
•Æ   ó 
¶ã  Ç 
ßø   r 
®ø   
 
©∑  6` 
™  u< 
´Æ    ¿7 
≠Ç  Z
∞	Ê  î? 
≤%Ê   ¬S 
≥%ˆ    
¥%Æ    ß⁄ 
µ%Æ   ŸN 
∂%Æ   N8 
∑%Æ   aC 
∏%∫   ZL 
π%∫   
; 
∫%∫   r 
ª%Æ   rH 
º%Æ   á0 
Ω%è  
–= 
æ%a   Æ   ˆ  å   ˇ Æ      å   ˇ ©F 
ø   
ƒ	è  A@ 
∆®    åG 
«Æ   ù 
»Ä  ´ 
…Ä  —I 
 Ä  æd 
ÀÄ  ÷s 
ÃÄ  ¡S 
Õö    !¢  û  "û   §  #Fa ÿ
—Ä  :@ 
”O   çS 
‘î  	+ 
’4   V 
÷  e8 
◊  €_ 
ÿì  x_  
Ÿ£  |Dm 
⁄À   Äág 
€©  Ñ´? 
‹◊   ƒva 
›À   »$id 
ﬁÆ   Ã¡S 
ﬂö   –)e 
‡…  ‘ è  e? 
Œ  £  £  å     Ü  À   π  å    %…  "û  "Æ    π  Ga 
Ì§  &a∏ &Á
  $   '1 È   "À    'z #  "Æ    (¢ 	\
  .  ".  "Æ    Á
  )¬ 	ˆ  m  ".  "Æ   "Æ   "Æ   "Æ   "ã  "ø   "Æ    )‡ 	º  à  ".  "Æ    )] 	∏  º  ".  "Æ   "Æ   "Æ   "Æ   "Æ   "ø    (d 	À   ÿ  ".  "Æ    (` 	  Ô  ".   ( 	À     ".   (C 	    ".   (› 	  4  ".   )£ 	∑  J  ".   '9 £a  "a  "À    œ  (¸ 	À   ~  ".   * { ')k 	∂  ú  ".   '€% üÆ  "a   'r †¿  "a   )t v¢  ÷  "a   )Év u¢  Ï  "a   '†? §˛  "a   + |   "   '¥{ ·(  "(  "À    ª  +rz A  "   +è ^  "  "À   "À    'R{ ‡u  "(  "u     ,z ¢  ‡  X   ú∑  -l{ :  ëo.${ ¢  ëw /ª)        úﬂ  -¿) À   ët ,~{ Ï	Æ       `   ú;  -—c Ï/a  ël-–y Ï>Æ   ëk.{ ÓÆ   ëw.Öz Ô.  ëp ,Ã{ ’¢      `   úó  -—c ’:a  ël-–y ’IÆ   ëk-{ ’WÆ   ëj.Öz ◊.  ët 0–X ¿¢      .   ú”  -—c ¿;a  ët-6` ¿JÆ   ës 0/{ ≤u      &   ú  -—c ≤>a  ët-–y ≤MÆ   ës 0úz ï¢      b   úÀ  -—c ï:a  ëd-–y ïIÆ   ëc-ˇ ïWÆ   ëb-D— ñ.Æ   ëa-O ñ?Æ   ë -º ñOã  ë-Ç ñ_ø   ë-h¿	 ó.Æ   ë.l{ ô  ëo.${ ö¢  ën 0’y n¢      >   ú'  -—c n:a  ël-–y nIÆ   ëk.l{ p  ëw.${ q¢  ëv 0øy Z¢      ^   ú”  -—c Z9a  ëd-∂y ZHÆ   ëc-£ ZZÆ   ëb- [-Æ   ëa-ß⁄ [BÆ   ë -D— [QÆ   ë1mps [cø   ë.l{ ]  ëo.${ ^¢  ën 09z J
À       &   ú  -—c J6a  ët-–y JEÆ   ës 0]d 8¢      6   ú[  -—c 8:a  ël.l{ :  ëw.${ ;¢  ëv 0€M —      N   úó  -—c 8a  ël.ß⁄ —  ëw 0≈> 	¢  ™  6   ú„  -—c 	5a  ël.l{   ëw.${ ¢  ëv 2⁄] ¯¢      6   ú+  3—c ¯6a  ël4l{ ˙  ëw4${ ˚¢  ëv 2Áy Á¢      6   ús  3—c Á7a  ël4l{ È  ëw4${ Í¢  ëv 2ß\  ¢      x   úù  3—c  5a  ët 5% ºé     ú√  3Õ º7.  ët 5Î ≤r     úÈ  3Õ ≤6.  ët 6π ¶V     ú-  3Õ ¶=.  ët3⁄ ¶KÆ   ës32` ¶f\
  ër 5? ö:     úS  3Õ ö5.  ët 56 ê     úy  3Õ ê2.  ët 5ı Ü     úü  3Õ Ü..  ët 5ô f    @   ú≈  3Ëz f+.  ët 7â >    ƒ   ú3Ëz >).  ëT4Qz @  ëd8         4A G◊   ë` 9       4A [◊   ë\   %UôB  .?:;9I@óB  4 :;9I  $ >   %UôB  $ >   :;9I  $ >  5 I  I  ! I/  :;9  	 :;9I8  
 :;9I8   :;9I8   :;9I  >I:;9  (       I  :;9   :;9I8  :;9   :;9I8   :;9I8  4 :;9I?<  .?:;9'<   I  . ?:;9'<  . ?:;9'@ñB  . ?:;9'@óB   %UôB  $ >   :;9I  $ >  5 I  & I  :;9   :;9I8  	 :;9I8  
I  ! I/   :;9I  4 :;9I?<  4 G:;9  .?:;9'@óB  4 :;9I  4 :;9I  . ?:;9'@óB    U%   %UôB  >I:;9  (   (   $ >   :;9I  $ >  5 I  	& I  
:;9   :;9I8   :;9I8   :;9I  I  ! I/  4 :;9I?<  4 G:;9  .?:;9'<   I  .?:;9'I<  . ?:;9'I@óB  . ?:;9'@óB  .?:;9'@ñB   :;9I  4 :;9I  .?:;9'I@ñB  .?:;9'I@ñB   :;9I  . ?:;9'@óB  . ?:;9'I@ñB   %UôB  $ >   :;9I  $ >  5 I  I  ! I/  :;9  	 :;9I8  
 :;9I8   :;9I8   :;9I  :;9  >I:;9  (       I  :;9   :;9I8  :;9   :;9I8   :;9I8  .?:;9'I<   I  .:;9'@ñB   :;9I  4 :;9I  .?:;9'I@ñB  .?:;9'I@óB  .?:;9'@óB  .?:;9'@ñB   4 :;9I  !.?:;9'I@ñB  " :;9I  #4 :;9I  $ :;9I  %.?:;9'I@ñB   %UôB  $ >   :;9I  $ >  5 I  à:;9   :;9I8  I  	! I/  
:;9   :;9I8   :;9I8   :;9I8   :;9I  :;9  >I:;9  (       I  :;9   :;9I8  .?:;9'<   I  .?:;9'I@óB   :;9I  4 :;9I  .?:;9'I@ñB  4 :;9I   :;9I  .:;9'I@óB  .?:;9'@óB   .?:;9'I@ñB  ! :;9I  "4 :;9I  #.?:;9'I@óB  $4 :;9I  %.?:;9'I@ñB  & :;9I   %UôB  $ >   :;9I  $ >     & I   I  5 I  	I  
! I/  :;9   :;9I8  :;9   :;9I  :;9   :;9I8  :;9   :;9I8   :;9I  :;9  >I:;9  (   :;9  :;9   :;9I8  ! I/  'I   I  :;9   :;9I8  '   .?:;9'I<  !.?:;9'<  ".?:;9'I@ñB  # :;9I  $.?:;9'I@óB  %.?:;9'@óB  &.:;9'@ñB  '.?:;9'@ñB  (.:;9'I@ñB  )4 :;9I  *4 :;9I  +.:;9'I@óB  , :;9I  -4 :;9I  ..?:;9'I@ñB  / :;9I   %UôB  $ >   :;9I  $ >     & I   I  5 I  	I  
! I/  :;9   :;9I8  :;9   :;9I  :;9   :;9I8  :;9   :;9I8   :;9I  :;9  >I:;9  (   :;9  :;9   :;9I8  ! I/  'I   I  :;9   :;9I8  '   .?:;9'I<  !.:;9'I@óB  " :;9I  #4 :;9I  $.?:;9'I@óB  % :;9I  &.?:;9'I@ñB  '4 :;9I  (.?:;9'I@ñB   %UôB  $ >   :;9I  $ >     & I   I  5 I  	>I:;9  
(   (   I  ! I/  :;9   :;9I8   :;9I8   :;9I  :;9   :;9I8  :;9   :;9I8   :;9I8  :;9   :;9I8  :;9  :;9   :;9I  :;9  :;9  :;9  >I:;9   ! I/  !'I  " I  #:;9  $ :;9I8  %'  &4 :;9I?  '.?:;9'<  (.?:;9'I<  ).?:;9'I<  *. ?:;9'<  +.?:;9'<  ,.?:;9'I@óB  - :;9I  .4 :;9I  /.?:;9'@ñB  0.?:;9'I@ñB  1 :;9I  2.?:;9'I@ñB  3 :;9I  44 :;9I  5.?:;9'@ñB  6.?:;9'@óB  7.?:;9'@ñB  8  9                    » Ï          d    s        ¥    ∫    ¿    ∆    Ã    “    ‡    Ó    ¸                $    Ë        $                  $           @ P   ê            Ï    -           D       X                     `   î (                     P              H                                                                                                                                   Ù    ©           ƒ             F       <                     ™  º                                                        F   “ :                     (       (       (                 	 ™  ∂ “  à §  , Ê           ú   o&           ¬       D   "   4 "       ò       »  X h   ¿ `       2       J                   ∏      d      ê      ∞      T      |     ∞       ‹       Ã       û       L       B       B   – &       4       4       <       \       "   ˆ        F       º       h       Ä   t       T       r       .       "       D      Ñ  Ü "   ® ¯      x   † $      >       .           º    A           t       X       ®       T       8              å       f               8       4       ÷      »         ƒ $   Ë 0       4           P .   ~ H           <    kQ           >               B   ∆ <       H           ‘    ü\           ƒ       @             :     V     r     é         x       6       6   ™  6       N       6       &       ^       >       b       &       .       `       `          ‡  X           » ¥         ¥ ∫ ∫ ¿ ¿ ∆ ∆ Ã Ã “ “ ‡ ‡ Ó Ó ¸ ¸             @               ˇˇˇˇ    @ ê ê í                                       î º                                                                                                                                                                                 º “                                                 “ 	                                           	 ∂ ∂ à à , ,                       4 4 V             X ¿ ¿                                                                 –                                     – ˆ                               ˆ                           Ü                                     Ü ® ® †       † ƒ                                                                                                         ƒ Ë Ë   4 4 P       P ~ ~ ∆                           ∆                                   :  :  V  V  r  r  é  é  ™                    ™  ‡                                                                    ‡  8!              _    P  ò!  H+  	û  
ß  e  ¡  L  ç  Û  â  Â  µ       Ë   L   Ï   è   *%   ˝
   
      ú(   &   û   Ω   ”   Ü&   1       ≥)   
   `"   ¿   ˙   
   »   ë   6   à   Ì   ˛   ‰   .   ƒ   6#   @(   Ê      z   ƒ)   ≈&   •   £   r-   -!      ÿ   o   w"   Ù   ˘"   n*   E   ∑   û   ÷"   √'   •   '   |   |   ©   É)   -   }    (   2    ô&   F'   Ù   „   º   ¿   º   ï   ~   F"   ¨    G!   ˙   û
   P   ◊   î"   $      ¯      i   ®#      ¡   *   L-      e   %    3   É   m   Æ   O   J         e   4   ”   O   ·   °   ±   é   -   ,   ™'   ]   "   ø   1   y   Ï-   Å   Ê    *   ﬁ   @$   ·   ü+   ˛	      Å   D   ∑	   ã.   Œ      ÿ!   Æ!   <%   ®   t,   {.   M   /   6)   j'   	   i   	   ∂+   ‘(   r&   Œ   9   Ù'   †   J   Ø"   ¸   Œ   €   õ)   ﬂ	   h      ‡   `      ∞*   ø-   ¥   M   1   ‚)   8*   ê,   W)   2   <   <   Å   #   i    B,   Á+   `!   ⁄   .      '   +   ÷-   5   !   T      ‹   U   J   π,   ‹   b      (   Ú   Ω#   	   d    π
   ]          p(   `   û    X   û   Ω       `   '&   )	      ì   ÷   …   å   Ì(         Z,   ∆   §$   Ì&   «*   )   ¨   E   .+   ï*   ë   ≈   ö   	   y$   ¯!   ó'   „   ≥   ü   ä(   ˛   â   U   %   W   R    …   £.   ä   ã   p   é    Â,   _   √   º   R   x#      Õ   à   ä-   ç	   `   ö            }      q   Ï#      ç   h.   z   Ä'      Ä
   Ü      È   Ò   û   9   ı   J   K#   ¸   7   †   i   Y   W$   å   π   π   ”
   5   8-   ä   *   ‰      [(   œ   ß   ç   G.    +   ©    "   ◊       ˛   O   Ê'   x!   Q   {   ï$   à!   H   œ$   j   π   ∑   ˜   œ   ö#   ﬂ$   Q   ~	   A
   y   C    +   _   ^   ¯   ∏   @      X   ƒ(   Î   Â      B   ˚   Y	   
   ∑   º   *      Ì$   ò   Ú*   §   n   S&   Ù   $   
      &   Ø   ï   É   D   n)   —,   8   ‡   (   •,   ¿   r   p   !   ·   .   m   j   ‰   /"   P
   D   ÷   â+   2   È   Ç   **   n   !   ¯    k   "   ‡      k#   ¶"   –   [   $,   ‘   ﬁ        9   ´-   à   ÷   ﬁ   ˙+   -   Z'   "   Ñ   »   T       -   –   y   õ   Õ+       õ   \   4   Ã   l
   1   |   ˙      _    	¥Î t} 
    ìqÅ ≠¬     Ñ    ¶  "	
éè ò	 HD                         Öè ?        ¢©∑	 0        ®    Ö…Æ ß´0         ü                    ó    ’        õ    ü    ˇÇÀ     £     À!    ß"    ®#˝     Á$    ï%	     Ô&    ∂'        ˚(    ê)        è*    Øı‚         ‰’à         +v   
  _    0    Ñ    ¶  "		
éè ò	 
HD                         Öè ?        ¢©∑	 0        ®    Ö…Æ ß´0         üt}     ìqÅ ≠¬                     ó    ’        õ    ü    ˇÇÀ     £    À    ß    ® ˝     Á!    ï"	     Ô#    ∂$        ˚%    ê&        è'    Ø(ı‚ )        ‰’à         _    $t}     ìqÅ ≠¬     Ñ    ¶  "	
éè ò	 HD                         Öè ?        ¢©∑	 0        ®    Ö…Æ ß	´0         ü                    ó    ’        õ    ü    ˇÇÀ     £
    À    ß    ® ˝     Á!    ï"	     Ô#    ∂$        ˚%    ê&        è'    Ø(ı‚ )        ‰’à     7'	 8. 9j :A
 ;Œ @® Cô F◊ Gy H~ L$ MÜ	 Nß
 Rp Sô T⁄   
  _    9t} 	    ì
qÅ ≠¬     Ñ    ¶  "	
éè ò	 HD                         Öè ?        ¢©∑	 0        ®    Ö…Æ ß´0         ü                    ó    ’        õ    ü    ˇÇÀ     £    À     ß!    ®"˝     Á#    ï$	     Ô%    ∂&        ˚'    ê(        è)    Øı‚         ‰’à       /  _    *t} 	    ì
qÅ ≠¬     Ñ    ¶  "	
éè ò	 HD                         Öè ?        ¢©∑	 0        ®    Ö…Æ ß´0         ü                    ó    ’        õ    ü    ˇÇÀ     £    À    ß     ®!˝     Á"    ï#	     Ô$    ∂%        ˚&    ê'        è(    Ø)ı‚         ‰’à       ºI  _    X) µ= 	 d 
:9 
™S         ’d                     #+˙I -    /        $    'à1 (    /·! <_t 
        ÿS         "        ˜        =    .    1a'         2e2 '	J     #·s &%«]             ﬂ A !        ‡"‰∆ C˚8 O#        $Cq 
        %Ù" &        '        (=e )Yr     Ω* +¥Î ,t} -    ì.qÅ /≠¬ 0    Ñ1    ¶2  "3	4
éè 5        Öè ?6        ¢7©∑	 08        ®9    Ö…Æ ß:´0         ü,;        <        ó=    ’>        õ?    ü@    ˇAÇÀ     £B    ÀC    ßD    ®E˝     ÁF    ïG	     ÔH    ∂I        ˚J    êK        èL    ØMı‚ N        ‰’à                 O·K     aP          +1J ,õe -6(   _[  _    aP X) µ=  d 	:9 

™S         ’d                     #+˙I -    /        $    'à1 (    /·! <_t 	        ÿS         "        ˜        =    .    1a'         2e2 '	J     #·s &%«]             ﬂA          ‡!‰∆ C˚8 O"        #Cq 
        $Ù" %        &        '=e (Yr     Ω) *¥Î +t} ,    ì-qÅ .≠¬ /    Ñ0    ¶1  "2	3
éè 4        Öè ?5        ¢6©∑	 07        ®8    Ö…Æ ß9´0         ü+:        ;        ó<    ’=        õ>    ü?    ˇ@ÇÀ     £A    ÀB    ßC    ®D˝     ÁE    ïF	     ÔG    ∂H        ˚I    êJ        èK    ØLı‚ M        ‰’à                 N·K      O          f  _    X) µ=  d :9 
™S         ’d                     #+˙I -    /        $    'à1 (    /·! <_t         ÿS         "        ˜        =    .    1 a' !        2"e2 #'	J $    %#·s &&%«]             ﬂ'A (        ‡)‰∆ C˚8 O*        +Cq 
        ,Ù" -        .        /=e 0Yr     Ω1 2¥Î t} 3    ì4qÅ ≠¬     Ñ    ¶5  "6	7
éè 8        Öè ?9        ¢:©∑	 0;        ®<    Ö…Æ ß=´0         ü>        ?        ó    ’@        õA    üB    ˇCÇÀ     £    ÀD    ßE    ®F˝     ÁG    ïH	     ÔI    ∂J        ˚K    êL        èM    Ø	ı‚         ‰’à             
    N·K     OaP  P        Î{ Qaz  ˝   )   ˚      ../Core/Src  main.c     » =./g / /gggggK 1":..2Z/g.   <Z <Z	4A."g.   <Yg.   < S <C."g.   <Yg
.  
 < S <C."g.   <Yg.   < S <
<."g.   <Yg.   < S <C."g.   <Yg. » < S <C."g.   <Yg.   < S <	<."g.   <Kg.   < E <C."g.   <Kg.   < E <C."g.   <Kg.   < E <¨< Î   ˇ  ˚      ../Core/Src c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\machine c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\sys ../Drivers/CMSIS/Device/ST/STM32F4xx/Include ../Drivers/STM32F4xx_HAL_Driver/Inc ../Core/Inc ../Drivers/CMSIS/Include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\lib\gcc\arm-none-eabi\10.3.1\include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include ../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_it.c   _default_types.h   _stdint.h   stm32f407xx.h   stm32f4xx_hal_def.h   stm32f4xx_ll_usb.h   stm32f4xx_hal_hcd.h   stm32f4xx_hal.h   main.h   stm32f4xx_hal_conf.h   stm32f4xx_hal_rcc.h   stm32f4xx.h   core_cm4.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   cmsis_version.h   cmsis_compiler.h   cmsis_gcc.h   mpu_armv7.h   system_stm32f4xx.h   stm32_hal_legacy.h 
  stddef.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_exti.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_i2c.h   stm32f4xx_hal_i2c_ex.h   stm32f4xx_hal_i2s.h   stm32f4xx_hal_i2s_ex.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_spi.h   stm32f4xx_it.h     ¥ ≈ 	 3  ∫ ‘ 	 2  ¿ „ 	 2  ∆ Ú 	 2  Ã Å	 2  “ ê5  ‡ ù5  Ó ™5  ¸ ∑22   Ã2@ í   Á  ˚      ../Core/Src c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\machine c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\sys ../Drivers/CMSIS/Include ../Drivers/CMSIS/Device/ST/STM32F4xx/Include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\lib\gcc\arm-none-eabi\10.3.1\include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include ../Drivers/STM32F4xx_HAL_Driver/Inc ../Core/Inc ../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  system_stm32f4xx.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f407xx.h   stm32f4xx.h   stdint.h   stdint.h   features.h   _newlib_version.h   _intsup.h   cmsis_version.h   cmsis_compiler.h   cmsis_gcc.h   mpu_armv7.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h 	  stm32f4xx_hal_rcc.h   stm32f4xx_hal_def.h   stm32_hal_legacy.h 
  stddef.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_exti.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_i2c.h   stm32f4xx_hal_i2c_ex.h   stm32f4xx_hal_i2s.h   stm32f4xx_hal_i2s_ex.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_spi.h   stm32f4xx_hal_hcd.h   stm32f4xx_ll_usb.h      ß1Ç      ‹=.!.+.:.1.>À="=&7. =.
>?,JJ.<O,JJ.<?2.8< /J/"=$4.<."u Ñ    >   ˚      ../Core/Startup  startup_stm32f407vgtx.s     @ <1!!!!#!!#!!#!!!#!#!#00/Y 1//./  ê   ¯	   ¸  ˚      ../Drivers/STM32F4xx_HAL_Driver/Src ../Drivers/CMSIS/Device/ST/STM32F4xx/Include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\machine c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\sys ../Drivers/CMSIS/Include ../Drivers/STM32F4xx_HAL_Driver/Inc ../Core/Inc c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\lib\gcc\arm-none-eabi\10.3.1\include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include ../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal.c   stm32f407xx.h   _default_types.h   _stdint.h   core_cm4.h   stm32f4xx.h   stm32f4xx_hal_def.h   stm32f4xx_hal.h   system_stm32f4xx.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_conf.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   cmsis_version.h   cmsis_compiler.h   cmsis_gcc.h   mpu_armv7.h   stm32_hal_legacy.h 
  stddef.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_exti.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_i2c.h   stm32f4xx_hal_i2c_ex.h   stm32f4xx_hal_i2s.h   stm32f4xx_hal_i2s_ex.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_spi.h   stm32f4xx_hal_hcd.h   stm32f4xx_ll_usb.h         ù1jjj??
1!      æ0K>K>K>K>K?
1!      €2      Ê2      ˝L3.tf02>g
D*%
  î ∏
/É
      √
//      Ã
//      ’Y3.???v?
@!      ı
//      ÖK=1L
<?
   < .?      ü0g      Ø0g      π
//      ¬/.!      À/./      ‘/g      ›/g      Ê/g      Ô/g      ¯/g      Å/g      å/% /      ó/% /      †//      ©//      ≤// ı      ˚      ../Drivers/STM32F4xx_HAL_Driver/Src c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\machine c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\sys ../Drivers/CMSIS/Device/ST/STM32F4xx/Include ../Drivers/STM32F4xx_HAL_Driver/Inc ../Core/Inc ../Drivers/CMSIS/Include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\lib\gcc\arm-none-eabi\10.3.1\include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include ../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_hcd.c   _default_types.h   _stdint.h   stm32f407xx.h   stm32f4xx_hal_def.h   stm32f4xx_ll_usb.h   stm32f4xx_hal_hcd.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   stm32f4xx_hal_rcc.h   stm32f4xx.h   core_cm4.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   cmsis_version.h   cmsis_compiler.h   cmsis_gcc.h   mpu_armv7.h   system_stm32f4xx.h   stm32_hal_legacy.h 
  stddef.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_exti.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_i2c.h   stm32f4xx_hal_i2c_ex.h   stm32f4xx_hal_i2s.h   stm32f4xx_hal_i2s_ex.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_spi.h         Ó N>4>J1J@M..0@[	< 	.M	<
L!      ŒÀ X . K   É   É   É   É   ë#   J Ñ .0 î Ö í.˘
L!      ¯g0 X . K	 . Y
 L!      àL>1J?Z
L!      ´Q      ∫Q      ı… É Ñ> É î Ü
ı JL?' ÜÇ1% ä% Ö
#?Ç1% Çq % Çv Ç0% ä% Ü
"?Ç1% Çr % Çw Ç0% â% Ö#! É#A.¬   É É É É É Ñ4.+ Qf
.Y  º ÌK=3.J	?f	AÇ?	[Ç?	[Ç?	[Ç1	NÇ>ZJ
.1K'?.	PBÇ>	@Ç3?
N<Ç . .  0Ñ>	ÜÇ,>.K.%"/<X0f# .>x3 vf" < .<†f„        ÂL      Q      ˇQ      éQ      ùQ      ¨Q      ≈	Ç      ÅK X . L	 . M Y
 L!  “ îK X . K	 . =
 L!      ¢K.K      øKK      “gÉ      ﬂgÉ      ıgÉ      ˇ#K.K      â	 K.K  	 †	g=/2f .0ëë.vf$ .>üë.vf$ .0†f$ .0ëë.vf$ .>üë.vf$ .0ëë.mf .>.gÜû¸~ f$ .>.50&É5f> ?-# ÜëëíÇ /4 Å1.g†Ç /9 Å1"Ûïﬁ.09Ç'ÇF.
.$>› <"® ÿ <´ f$ .>Ç"0†Ç"0†Ç /5 Å1Çë
Ç!0$ë
ç$'ìf/K	K!t
s. Ç#0ìf/KKt>Ç0Ç"ëñï÷d f$ .0Ç0ë.vÇ /9 Å1í
. 0ë.mñ  ∂ ·
g=/2f .0ëë.©fŸ~ f$ .0íÇ >"ëë.üf‰~ f$ .>ü.ôfÈ~ f$ .0
ìf! . 0ëíëë.ãf˜~ f$ .0ëëë.gÉêˇ~ f$ .0ëë.˝ fÖ f$ .0ëíÇ0
Ç"0î.gÌ êï f$ .0.0ë.xÇë
Ç!0$ë	ï$Èì— ê± f$ .>ë.gÀ û∑ f$ .>Ç#0ë
Ç /6 Å?.'0?.? <+ Ç*>FÇ4ÇR j Ç><)>OÇ"0†Ç#0†Ç#0†Ç /5 Å1Çë
Ç!0$ë¢ìf/K	K!t6ï›  à ùK=6.
/2K
.0=
.>)t
[ - J Ç>*ÇG.Ç$0.&Ã'!#,fN   >ê7 <?f/KK%t(/D&ì#+
   , ﬂK=3	J!J"N<0<3?N<0L<0
.0<)>.)\.].0JB	JB<0NJ/ µ   ˇ  ˚      ../Drivers/STM32F4xx_HAL_Driver/Src c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\machine c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\sys ../Drivers/CMSIS/Include ../Drivers/CMSIS/Device/ST/STM32F4xx/Include ../Drivers/STM32F4xx_HAL_Driver/Inc ../Core/Inc c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\lib\gcc\arm-none-eabi\10.3.1\include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include ../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_ll_usb.c   _default_types.h   _stdint.h   cmsis_gcc.h   stm32f407xx.h   stm32f4xx_hal_def.h   stm32f4xx_ll_usb.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   stm32f4xx_hal_rcc.h   stm32f4xx.h   core_cm4.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   cmsis_version.h   cmsis_compiler.h   mpu_armv7.h   system_stm32f4xx.h   stm32_hal_legacy.h 
  stddef.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_exti.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_i2c.h   stm32f4xx_hal_i2c_ex.h   stm32f4xx_hal_i2s.h   stm32f4xx_hal_i2s_ex.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_spi.h   stm32f4xx_hal_hcd.h         ” 
í 0iÖg 0jkiZ 1y
j 0g
i!      å{> JM>" JM>" JM>" JM>" JM>" JM>" JM>" JM>" JMA?>@1g'...
>!   ﬁK
g!  4 ÍK
g!      ˘g0h> j	 = = J= .L> j	 = = J? .N1>
1!      ®ë/
1. " r <
< 4üggygkJ1
† 0 1]^NX	01J	02J/J/J
0.
"f  .
>	>t	NtOt 1 t / t( m< <  
<.
"f! .
>	> t	N tOt 1 t / t( m< <  <°?
M 0j
k 0
i 0
Ö!	  X ÿY
3> >0.	13/,..
2> >0..
0!  ¿ ˝K
3> >0.	1/
@> >0..
0!      ®g0
ü!      ∏K0&< >>>A <?@
1!      ’Y /.	".0KJQ.6.4< 
Zf$ .!0't3.1/8.LH!?.!–LJR.7.4< Zf' ."0(t4.2/9.M" 
¿!      ˚Y /.	#.0f& .!0't3.1/8.LH!?.!¿KJQ.6.4< jf' ."0(t4.2/9.MI!@."£LJR.7.4< 
[!      ¢Y /.	#.
0f$ .!>ÛıMJS.8.6<  YMJS.8.6<  Y
(f% .">ÛıNJT.9.6<  YNJT.9.6<   Y
!
      —Y /.	#.
0f$ .">ÛıÛMJS.8.6<  
jf% .#>Û ıÛNJT.9.6<  
[!      ˚u /.	$.?."0!Û	Û!+u:.6.F P L.].>".ÖBt>.".Ñ
.$0Ûˆ>
.	02t#.#
.0<  .%0!˜Ù
.1.#>0J6.*.#<k<  .%0ıIJ.!
ÇÛ".#0Ct?.#.É@-.).9 C ?..!%.<#0AtR > #.ÉBt>.#.Ö>
.30	.&f$ $.0< 
.$0 ˆ
ı!      çu /.	#.?."0!Û	Û".
.0."0ÛBt>.".Ö>
.	02t#.!$ı
.!>.J4.(.!<
fÛ".0.2.!0ÛAt=.!.Ñ>
.30	.&f$  %
ı!      ÓY//	1.1t( .L#.f#.É#.f#.Ü> L/"$t/ .Ot) .>$.f$.É$.f$.Ü> L/"%t0 .
@!      Ø≠/2L  /. ") t' . ! = = =! z< <

J!    Õu/%1<!
L. "
 g = = = z< <
J>/+ Ü4  2 .+   .   / = = =?!      ˜Y /.	".0f E .!>Ùf F ."> Ù
ı!      ñ	Y /.	".0Û.* .$ .!0 Û.* .$ ."0
ı!      ≥	L
2. " t = t 9 <CJ/J/J	1Y>	1g>
1!      ‹	g0üJ+ 1 .
Z!      Î	K1†
†!      ¸	K1†
†!  – ç

M=
.>!      ú
K1</<
 ">/      ¨
K1</<
 >/      æ
g1f/<
 >!      –
g	3<	/</<2<.=&f
 >!      Â
Yg  ˆ Ú
K./      ¸
K1º
†!      íu)/. 0
L<" .>2J/üü†>J "
°!	      ≥K
3> >0.	1/
j> >0..
0!	      €ë/2J
.ggm..0 1±≤¢X	01J	0
2. " t = t( + <  C?L..1K=]==
N 0j
j!   «g0ü%J<Z>JL>J
C!      ÂK00	J"#M #<.!&= &<.!
>!      Äg/0	J"M<+ .%> %<."<: <(> (<.
"!      ûK/0	J'!K      ¨K0< !      Õ…/4$t?Ë+tC
.-0
Úz ../0ˆ#+tD
.-0ı#+tA
.-0Ù#/` ..'(ı)J<<[i.0N1M) J>N)1? F C/J.\-)";.B b-6"Z;N!+\w%+%! J'L
ı!      …u!/.%>../ .) .1 < .= .7 .+0˜ < .0g	4.!00.,.= G C.."L/0 ,..A	5.0. *..@. 2+./5 < D-+"6.= ,Ug$*?.f #&<. C.X!Ût4  Öf
 !	M.0\
LKt0>
1." . .0.#Œ..4  # ). 1	h#%..4  " #<-  1	h#q..'HJ.
i!  Ü ‘K0< !  ® ‚g///&fG  =(fI  >..J .?2! <>Ù..>.
. 0Ûı> @!f* 	.r<  nÚ t  
Ù< .0Ûı> @f( .Nz

 !      ≠g//*11..Jf.$
f/KKt
0!	  † ≈K//	2?X	01J	0
2. " f / K K K t z. <

<."f/KKKt2>
 @f" .	H r  <<J=	L
>!      ÜK0< .1
°!      òK1
†! ü   Â	  ˚      ../Middlewares/ST/STM32_USB_Host_Library/Core/Src c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\machine c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\sys ../Middlewares/ST/STM32_USB_Host_Library/Core/Inc ../USB_HOST/Target c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\newlib-nano c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\lib\gcc\arm-none-eabi\10.3.1\include ../Core/Inc ../Drivers/STM32F4xx_HAL_Driver/Inc ../Drivers/CMSIS/Device/ST/STM32F4xx/Include ../Drivers/CMSIS/Include ../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  usbh_core.c   _default_types.h   _stdint.h   usbh_def.h   usbh_ctlreq.h   usbh_pipes.h   usbh_core.h   usbh_conf.h   stdio.h   _ansi.h   newlib.h   _newlib_version.h   config.h   ieeefp.h   features.h   cdefs.h   stddef.h   stdarg.h   reent.h   _types.h   _types.h   lock.h   assert.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stdlib.h   stdlib.h   alloca.h   string.h   _locale.h   strings.h   string.h   main.h 	  stm32f4xx_hal.h 
  stm32f4xx_hal_conf.h 	  stm32f4xx_hal_rcc.h 
  stm32f4xx_hal_def.h 
  stm32f4xx.h   stm32f407xx.h   core_cm4.h   stdint.h   stdint.h   _intsup.h   cmsis_version.h   cmsis_compiler.h   cmsis_gcc.h   mpu_armv7.h   system_stm32f4xx.h   stm32_hal_legacy.h   stm32f4xx_hal_rcc_ex.h 
  stm32f4xx_hal_gpio.h 
  stm32f4xx_hal_gpio_ex.h 
  stm32f4xx_hal_exti.h 
  stm32f4xx_hal_dma.h 
  stm32f4xx_hal_dma_ex.h 
  stm32f4xx_hal_cortex.h 
  stm32f4xx_hal_flash.h 
  stm32f4xx_hal_flash_ex.h 
  stm32f4xx_hal_flash_ramfunc.h 
  stm32f4xx_hal_i2c.h 
  stm32f4xx_hal_i2c_ex.h 
  stm32f4xx_hal_i2s.h 
  stm32f4xx_hal_i2s_ex.h 
  stm32f4xx_hal_pwr.h 
  stm32f4xx_hal_pwr_ex.h 
  stm32f4xx_hal_spi.h 
  stm32f4xx_hal_hcd.h 
  stm32f4xx_ll_usb.h 
  usbh_ioreq.h         ‚ v?2MK	M?K!KKM>	(J
>!      ≤	K?K!KKKKL<0
<!      ›K
1. ") r <
A. "+ r <O===L==>KKK
L!      ÖY0><1'<+JYAB
1!      ®g(0<%>	X
1!      ≈,K=      ’À0/	L"	 É.* < =? -0= =H -0=>
0	w<
<!      ˆÖ0/	L"	 É.< <5 .>
0	y<
	<!      í	L?
L!      §	LM?g
h!      ∫KJ#0M#>
J!      ŸK/1J0?<Ã
JA	==?KJ$
<1K <d <><Y<2<o <t É<$
<0	<@&>X>!>f!/f1DÑ,£DÑ,û$J!
.)A"L<1<u <%
<>	<=<=$<
f><"$1<
.0X".1<i .?<u <$
<BL	."!XQ <00!X=? 	 <	<<0"< <0@<<m <s <$
<0%< <".0<i .0<u <$
<0<	 0%#L?
<0<	 /M
<0	<@
J'0M<u <$ø}.Î ...$.4.#.6
/ !      ÀK/0.\
g9>"<0?5Ñ,£5Ñ,ûh M<Y<2<u giC$
gA<g M<Y<2<t gi=C$
g	>=N?5Ñ,£5Ñ,ûs P=B$
g><g M<Y<2<t gi=C$
ë><g M<Y<2<t gi=C #
<16=;h@,<_ ?<u < #
<16=;h@#<_ ?<u < #
<16=;h@.q ?.0#Î}.%.%.".".8./..
%!      û	YK  ƒ ™	K<K=  Ë ∑	K<. .% <
0< 0   ∆	KJ!  4 ›	KL!      Î	K=  P ˜	K!KK
J!  ~ ë
!LKK	M?g

f! •
   Ê	  ˚      ../Middlewares/ST/STM32_USB_Host_Library/Core/Src c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\machine c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\sys ../Middlewares/ST/STM32_USB_Host_Library/Core/Inc ../USB_HOST/Target c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\newlib-nano c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\lib\gcc\arm-none-eabi\10.3.1\include ../Core/Inc ../Drivers/STM32F4xx_HAL_Driver/Inc ../Drivers/CMSIS/Device/ST/STM32F4xx/Include ../Drivers/CMSIS/Include ../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  usbh_pipes.c   _default_types.h   _stdint.h   usbh_def.h   usbh_core.h   usbh_pipes.h   usbh_conf.h   stdio.h   _ansi.h   newlib.h   _newlib_version.h   config.h   ieeefp.h   features.h   cdefs.h   stddef.h   stdarg.h   reent.h   _types.h   _types.h   lock.h   assert.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stdlib.h   stdlib.h   alloca.h   string.h   _locale.h   strings.h   string.h   main.h 	  stm32f4xx_hal.h 
  stm32f4xx_hal_conf.h 	  stm32f4xx_hal_rcc.h 
  stm32f4xx_hal_def.h 
  stm32f4xx.h   stm32f407xx.h   core_cm4.h   stdint.h   stdint.h   _intsup.h   cmsis_version.h   cmsis_compiler.h   cmsis_gcc.h   mpu_armv7.h   system_stm32f4xx.h   stm32_hal_legacy.h   stm32f4xx_hal_rcc_ex.h 
  stm32f4xx_hal_gpio.h 
  stm32f4xx_hal_gpio_ex.h 
  stm32f4xx_hal_exti.h 
  stm32f4xx_hal_dma.h 
  stm32f4xx_hal_dma_ex.h 
  stm32f4xx_hal_cortex.h 
  stm32f4xx_hal_flash.h 
  stm32f4xx_hal_flash_ex.h 
  stm32f4xx_hal_flash_ramfunc.h 
  stm32f4xx_hal_i2c.h 
  stm32f4xx_hal_i2c_ex.h 
  stm32f4xx_hal_i2s.h 
  stm32f4xx_hal_i2s_ex.h 
  stm32f4xx_hal_pwr.h 
  stm32f4xx_hal_pwr_ex.h 
  stm32f4xx_hal_spi.h 
  stm32f4xx_hal_hcd.h 
  stm32f4xx_ll_usb.h 
  usbh_ioreq.h   usbh_ctlreq.h         ◊ 	…
 !      Ê 	g
Z!      ı iZ!Z 4<.
[/  ∆ ãg>
Ÿ!      úK0."f.01 8 <
D/ g   ‰	  ˚      ../USB_HOST/Target c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\machine c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\sys ../Drivers/CMSIS/Device/ST/STM32F4xx/Include ../Drivers/STM32F4xx_HAL_Driver/Inc ../Middlewares/ST/STM32_USB_Host_Library/Core/Inc c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\newlib-nano c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\lib\gcc\arm-none-eabi\10.3.1\include ../Core/Inc ../Drivers/CMSIS/Include ../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy ../USB_HOST/App  usbh_conf.c   _default_types.h   _stdint.h   stm32f407xx.h   stm32f4xx.h   stm32f4xx_hal_def.h   stm32f4xx_hal_gpio.h   stm32f4xx_ll_usb.h   stm32f4xx_hal_hcd.h   usbh_def.h   stm32f4xx_hal.h   usbh_platform.h   usbh_core.h   stm32f4xx_hal_cortex.h   usbh_conf.h   stdio.h   _ansi.h   newlib.h   _newlib_version.h   config.h   ieeefp.h   features.h   cdefs.h   stddef.h 	  stdarg.h 	  reent.h   _types.h   _types.h   lock.h   assert.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stdlib.h   stdlib.h   alloca.h   string.h   _locale.h   strings.h   string.h   main.h 
  stm32f4xx_hal_conf.h 
  stm32f4xx_hal_rcc.h   core_cm4.h   stdint.h 	  stdint.h   _intsup.h   cmsis_version.h   cmsis_compiler.h   cmsis_gcc.h   mpu_armv7.h   system_stm32f4xx.h   stm32_hal_legacy.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_exti.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_i2c.h   stm32f4xx_hal_i2c_ex.h   stm32f4xx_hal_i2s.h   stm32f4xx_hal_i2s_ex.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_spi.h   usbh_ioreq.h   usbh_pipes.h   usbh_ctlreq.h   usb_host.h         >KÉ.B›=//h=////i?YA	      Ê K.Bn[B	    ÜK<=    êK<=  :  öK<=  V  ¶á  r  ≤K<=  é  ºK<=       L<0KL&K=#====J01
Ñ!      ÁK/$0<Z
h!      ¯K/#0<Z
h!  ™  âK/"0<Z
h!      öK(0<Jì/#/#/
#/"!      ∏K/'0<Z
h!       'g
<g      €…/%0<ı
h!      Óg/%0<v
h!      ó…/.0<#
h!      ≤=g <g      ¿g</Q
=!      ’ÑLÇ0! î" 
Ö!      Ïg0LÇ0 î 
Ñ!      ÇK=  ‡  åY0Á/"/"/"/"/
"! __ARM_FEATURE_FP16_VECTOR_ARITHMETIC __SIG_ATOMIC_MAX__ 0x7fffffff __TA_FBIT__ 63 __UFRACT_IBIT__ 0 __FLT32_HAS_INFINITY__ 1 __UINT_FAST8_TYPE__ unsigned int __FLT64_MAX_EXP__ 1024 GPIOA_MODE *(volatile long *)(GPIOA_BASE_ADDR + GPIOA_MODE_OFFSET) __thumb2__ 1 __FLT32X_MAX_EXP__ 1024 __INT_FAST16_WIDTH__ 32 __ULACCUM_EPSILON__ 0x1P-32ULK __FLT32_MANT_DIG__ 24 __USQ_IBIT__ 0 __UINT8_C(c) c __ARM_NEON__ __SIZEOF_WINT_T__ 4 __QQ_IBIT__ 0 __UDQ_IBIT__ 0 __FLT32X_DECIMAL_DIG__ 17 __DBL_MIN_EXP__ (-1021) __LONG_LONG_WIDTH__ 64 __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2 ../Core/Src/main.c __ARM_SIZEOF_WCHAR_T 4 __ARM_FP16_FORMAT_IEEE __ARM_FEATURE_COMPLEX __LLFRACT_IBIT__ 0 __ARM_FEATURE_CDE_COPROC __DBL_MAX__ ((double)1.7976931348623157e+308L) __USFRACT_MIN__ 0.0UHR __WINT_MIN__ 0U __GNUC_MINOR__ 3 __ARM_ASM_SYNTAX_UNIFIED__ 1 __ARM_FEATURE_CRYPTO __DBL_NORM_MAX__ ((double)1.7976931348623157e+308L) __UINT16_C(c) c __SIZEOF_SIZE_T__ 4 __CHAR16_TYPE__ short unsigned int __SIZEOF_LONG_DOUBLE__ 8 __INT_FAST8_MAX__ 0x7fffffff __ORDER_BIG_ENDIAN__ 4321 __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR __ARM_FEATURE_DSP 1 __UTA_FBIT__ 64 __DBL_MANT_DIG__ 53 __UINT_LEAST64_TYPE__ long long unsigned int C:/stm/wiper/Debug __INT_MAX__ 0x7fffffff __ATOMIC_RELEASE 3 __PTRDIFF_TYPE__ int __CHAR_UNSIGNED__ 1 __INT16_TYPE__ short int __ARM_FEATURE_QRDMX __LDBL_DIG__ 15 GPIOA_IDR_OFFSET 0x10 __FLT32_MAX__ 3.4028234663852886e+38F32 __LLACCUM_IBIT__ 32 __ATOMIC_SEQ_CST 5 __INT16_C(c) c __SIZEOF_SHORT__ 2 __INT_LEAST8_MAX__ 0x7f __REGISTER_PREFIX__  __FLT64_MANT_DIG__ 53 __UINTMAX_C(c) c ## ULL __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__ __FLT32_MIN_10_EXP__ (-37) __LFRACT_IBIT__ 0 __ARM_ARCH 7 __STDC_UTF_32__ 1 __INT_LEAST16_MAX__ 0x7fff __SCHAR_MAX__ 0x7f __ULLACCUM_IBIT__ 32 __ARM_FEATURE_NUMERIC_MAXMIN __ULLFRACT_IBIT__ 0 __FLT64_DIG__ 15 __ATOMIC_RELAXED 0 __ARM_FEATURE_FP16_FML __SIZE_MAX__ 0xffffffffU __LACCUM_MIN__ (-0X1P31LK-0X1P31LK) __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK __ULACCUM_MIN__ 0.0ULK __ARM_FP 4 __FLT_HAS_INFINITY__ 1 __FLT32_EPSILON__ 1.1920928955078125e-7F32 __UDA_IBIT__ 32 __INT_FAST64_TYPE__ long long int __INT8_C(c) c __FP_FAST_FMAF32 1 __ARM_32BIT_STATE 1 __FDPIC__ __INT_LEAST16_WIDTH__ 16 __ULLACCUM_MIN__ 0.0ULLK __ARM_FEATURE_DOTPROD __ARM_NEON __ARM_FEATURE_CMSE __UINTPTR_TYPE__ unsigned int __FLT32_HAS_DENORM__ 1 __FLT64_DENORM_MIN__ 4.9406564584124654e-324F64 __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1 __SA_IBIT__ 16 __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR __INT_FAST64_MAX__ 0x7fffffffffffffffLL __FP_FAST_FMAF 1 __FLT_DIG__ 6 __INT_FAST16_MAX__ 0x7fffffff __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1 __DA_FBIT__ 31 __ARM_SIZEOF_MINIMAL_ENUM 1 __USES_INITFINI__ 1 __USACCUM_EPSILON__ 0x1P-8UHK __PTRDIFF_MAX__ 0x7fffffff __FLT32_HAS_QUIET_NAN__ 1 __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK __GNUC__ 10 __SFRACT_MAX__ 0X7FP-7HR __ARM_EABI__ 1 __UINT_LEAST8_MAX__ 0xff __INT64_MAX__ 0x7fffffffffffffffLL __INT8_MAX__ 0x7f __ULFRACT_EPSILON__ 0x1P-32ULR __INT_LEAST32_TYPE__ long int __ULFRACT_IBIT__ 0 __UTQ_IBIT__ 0 __UINT_LEAST64_MAX__ 0xffffffffffffffffULL __FLT_RADIX__ 2 __ULLFRACT_MIN__ 0.0ULLR __DBL_HAS_QUIET_NAN__ 1 __UACCUM_MIN__ 0.0UK __LFRACT_EPSILON__ 0x1P-31LR __INT_FAST8_TYPE__ int __FLT64_HAS_INFINITY__ 1 __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x __ARM_FEATURE_FP16_SCALAR_ARITHMETIC __SACCUM_FBIT__ 7 __WCHAR_TYPE__ unsigned int __DBL_MIN__ ((double)2.2250738585072014e-308L) __FLT64_MIN__ 2.2250738585072014e-308F64 __FRACT_MIN__ (-0.5R-0.5R) __GCC_ATOMIC_INT_LOCK_FREE 2 __INTMAX_MAX__ 0x7fffffffffffffffLL GPIOA_MODE_OFFSET 0x00 __UACCUM_EPSILON__ 0x1P-16UK __ACCUM_IBIT__ 16 __LDBL_DENORM_MIN__ 4.9406564584124654e-324L __FLT64_MAX_10_EXP__ 308 __SACCUM_IBIT__ 8 __SIZEOF_PTRDIFF_T__ 4 __SFRACT_MIN__ (-0.5HR-0.5HR) __USA_IBIT__ 16 __ARM_ARCH_EXT_IDIV__ 1 __ARM_FEATURE_UNALIGNED 1 __SIZEOF_FLOAT__ 4 __USACCUM_MAX__ 0XFFFFP-8UHK __UINT32_C(c) c ## UL __UDA_FBIT__ 32 GPIOD_BASE_ADDR 0x40020C00 __THUMBEL__ 1 __DA_IBIT__ 32 __BIGGEST_ALIGNMENT__ 8 __LACCUM_IBIT__ 32 __USFRACT_MAX__ 0XFFP-8UHR __UINT_FAST8_MAX__ 0xffffffffU __ORDER_LITTLE_ENDIAN__ 1234 __HAVE_SPECULATION_SAFE_VALUE 1 __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK) __SA_FBIT__ 15 __FLT64_MIN_10_EXP__ (-307) USE_HAL_DRIVER 1 __SACCUM_EPSILON__ 0x1P-7HK __INT_FAST16_TYPE__ int GPIOA_BASE_ADDR 0x40020000 __FLT32_DECIMAL_DIG__ 9 __UINT16_TYPE__ short unsigned int __WCHAR_WIDTH__ 32 __GCC_ATOMIC_CHAR_LOCK_FREE 2 __UHQ_IBIT__ 0 __UFRACT_FBIT__ 16 __ARM_FEATURE_CLZ 1 __LONG_LONG_MAX__ 0x7fffffffffffffffLL __UINT_LEAST16_TYPE__ short unsigned int __FLT_MAX_10_EXP__ 38 __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK __LLACCUM_EPSILON__ 0x1P-31LLK __ARM_FEATURE_COPROC __NO_INLINE__ 1 __ULFRACT_MIN__ 0.0ULR __FLT_MANT_DIG__ 24 __ULLFRACT_EPSILON__ 0x1P-64ULLR __FLT64_DECIMAL_DIG__ 17 __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1 __FLT32_MIN_EXP__ (-125) __UACCUM_IBIT__ 16 __UINT_FAST16_MAX__ 0xffffffffU __UINT_FAST16_TYPE__ unsigned int __FLT32_MAX_EXP__ 128 __DBL_MIN_10_EXP__ (-307) __USACCUM_IBIT__ 8 GPIOA_IDR *(volatile long *)(GPIOA_BASE_ADDR + GPIOA_IDR_OFFSET) __FLT_HAS_DENORM__ 1 __GXX_ABI_VERSION 1014 STM32F407xx 1 __FLT32_DIG__ 6 __FLT64_HAS_DENORM__ 1 __FLT_EVAL_METHOD__ 0 __FLT32X_HAS_DENORM__ 1 __INT_LEAST64_MAX__ 0x7fffffffffffffffLL __ACCUM_FBIT__ 15 __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2 __ULACCUM_IBIT__ 32 __LLFRACT_FBIT__ 63 __INT_LEAST8_WIDTH__ 8 __USA_FBIT__ 16 __UINT8_MAX__ 0xff __UINT16_MAX__ 0xffff DEBUG 1 __UACCUM_FBIT__ 16 __STDC_VERSION__ 201112L __INTMAX_WIDTH__ 64 __ARM_FEATURE_CDE __LFRACT_FBIT__ 31 RCC_BASE_ADDR 0x40023800 __INT_LEAST16_TYPE__ short int __FLT64_HAS_QUIET_NAN__ 1 __GNUC_STDC_INLINE__ 1 __DBL_DIG__ 15 __ARMEL__ 1 __ARM_ARCH_ISA_THUMB __LACCUM_FBIT__ 31 __FLT_MIN__ 1.1754943508222875e-38F __GCC_ATOMIC_LONG_LOCK_FREE 2 __FLT32X_DIG__ 15 __ACCUM_EPSILON__ 0x1P-15K __UDQ_FBIT__ 64 __FLT32X_MANT_DIG__ 53 __ARM_ARCH_ISA_THUMB 2 __UTQ_FBIT__ 128 __FLT64_NORM_MAX__ 1.7976931348623157e+308F64 __CHAR_BIT__ 8 __INT_LEAST8_TYPE__ signed char RCC_AHB1ENR *(volatile long *)(RCC_BASE_ADDR + RCC_AHB1ENR_OFFSET) __INTPTR_WIDTH__ 32 __GCC_ATOMIC_BOOL_LOCK_FREE 2 __LDBL_MAX__ 1.7976931348623157e+308L __FINITE_MATH_ONLY__ 0 __SACCUM_MAX__ 0X7FFFP-7HK __arm__ 1 __LDBL_MANT_DIG__ 53 __TQ_IBIT__ 0 __UHA_FBIT__ 8 __GCC_ASM_FLAG_OUTPUTS__ 1 GPIOD_MODE *(volatile long *)(GPIOD_BASE_ADDR + GPIOD_MODE_OFFSET) __ELF__ 1 __ARM_ARCH_PROFILE __ARM_ARCH __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1 __GCC_HAVE_DWARF2_CFI_ASM 1 __UINT64_MAX__ 0xffffffffffffffffULL __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK __INT_FAST32_MAX__ 0x7fffffff __USFRACT_EPSILON__ 0x1P-8UHR __ATOMIC_ACQUIRE 2 __ARM_FEATURE_COPROC 15 __STDC__ 1 GPIOD_MODE_OFFSET 0x00 __SIZEOF_LONG__ 4 __DBL_MAX_EXP__ 1024 __ATOMIC_CONSUME 1 __INT_FAST32_WIDTH__ 32 __ARM_BF16_FORMAT_ALTERNATIVE __WINT_TYPE__ unsigned int __LONG_MAX__ 0x7fffffffL __INT16_MAX__ 0x7fff __ULFRACT_FBIT__ 32 __SCHAR_WIDTH__ 8 __ACCUM_MIN__ (-0X1P15K-0X1P15K) __SIZEOF_DOUBLE__ 8 __GNUC_PATCHLEVEL__ 1 __GXX_TYPEINFO_EQUALITY_INLINE 0 __FRACT_MAX__ 0X7FFFP-15R __INT64_TYPE__ long long int __ULACCUM_FBIT__ 32 __FLT_NORM_MAX__ 3.4028234663852886e+38F __UFRACT_MIN__ 0.0UR __ARM_NEON_FP __STDC_UTF_16__ 1 __FRACT_IBIT__ 0 __LDBL_MIN__ 2.2250738585072014e-308L __LDBL_HAS_INFINITY__ 1 __GCC_IEC_559_COMPLEX 0 __UINT32_MAX__ 0xffffffffUL __LDBL_MIN_EXP__ (-1021) __ULLFRACT_FBIT__ 64 __SIZEOF_WCHAR_T__ 4 __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__ __ACCUM_MAX__ 0X7FFFFFFFP-15K __SIZE_WIDTH__ 32 __ARM_FEATURE_MVE __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1) __LLFRACT_EPSILON__ 0x1P-63LLR __LONG_WIDTH__ 32 __SFRACT_FBIT__ 7 __CHAR32_TYPE__ long unsigned int __SFRACT_IBIT__ 0 __HQ_IBIT__ 0 __USER_LABEL_PREFIX__  __FLT_DENORM_MIN__ 1.4012984643248171e-45F __UINT_LEAST32_TYPE__ long unsigned int __DQ_FBIT__ 63 __UHA_IBIT__ 8 __ARM_FEATURE_LDREX 7 __SIG_ATOMIC_WIDTH__ 32 __ARM_FEATURE_BF16_VECTOR_ARITHMETIC __SHRT_MAX__ 0x7fff __ARM_FP16_ARGS __ORDER_PDP_ENDIAN__ 3412 __SQ_IBIT__ 0 __FLT32_NORM_MAX__ 3.4028234663852886e+38F32 __FLT_DECIMAL_DIG__ 9 __INT32_MAX__ 0x7fffffffL __WINT_WIDTH__ 32 __UQQ_FBIT__ 8 __UFRACT_EPSILON__ 0x1P-16UR RCC_AHB1ENR_OFFSET 0x30 __INT_LEAST64_WIDTH__ 64 __INT32_TYPE__ long int __FLT32X_MIN_10_EXP__ (-307) __ARM_FEATURE_BF16_SCALAR_ARITHMETIC __UINT_FAST32_TYPE__ unsigned int __ARM_FEATURE_IDIV 1 __LDBL_MAX_EXP__ 1024 __SQ_FBIT__ 31 __LFRACT_MIN__ (-0.5LR-0.5LR) __WCHAR_MIN__ 0U __FLT64_MAX__ 1.7976931348623157e+308F64 __UINT_LEAST32_MAX__ 0xffffffffUL __thumb__ 1 __LDBL_HAS_QUIET_NAN__ 1 __INT8_TYPE__ signed char __WINT_MAX__ 0xffffffffU __LDBL_DECIMAL_DIG__ 17 __TQ_FBIT__ 127 __UHQ_FBIT__ 16 GPIOD_ODR_OFFSET 0x14 __UINT_FAST64_MAX__ 0xffffffffffffffffULL __UINT_FAST32_MAX__ 0xffffffffU __USFRACT_FBIT__ 8 __INT64_C(c) c ## LL __HQ_FBIT__ 15 __ARM_FEATURE_SIMD32 1 __WCHAR_MAX__ 0xffffffffU __SIZEOF_LONG_LONG__ 8 __UINT8_TYPE__ unsigned char __SHRT_WIDTH__ 16 __ARM_FP __FLT_EPSILON__ 1.1920928955078125e-7F __INT_LEAST64_TYPE__ long long int __UINT32_TYPE__ long unsigned int __LDBL_MIN_10_EXP__ (-307) __SIZEOF_POINTER__ 4 __UACCUM_MAX__ 0XFFFFFFFFP-16UK __VFP_FP__ 1 __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR __HA_FBIT__ 7 __PTRDIFF_WIDTH__ 32 __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32 __SACCUM_MIN__ (-0X1P7HK-0X1P7HK) __INT_WIDTH__ 32 __GCC_ATOMIC_POINTER_LOCK_FREE 2 __UINT64_C(c) c ## ULL __LACCUM_EPSILON__ 0x1P-31LK main __SFRACT_EPSILON__ 0x1P-7HR __UQQ_IBIT__ 0 __FLT32X_MAX__ 1.7976931348623157e+308F32x __USQ_FBIT__ 32 __HA_IBIT__ 8 __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2 __FRACT_EPSILON__ 0x1P-15R __STDC_HOSTED__ 1 __INTPTR_MAX__ 0x7fffffff GNU C11 10.3.1 20210824 (release) -mcpu=cortex-m4 -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -march=armv7e-m+fp -g3 -O0 -std=gnu11 -ffunction-sections -fdata-sections -fstack-usage __PRAGMA_REDEFINE_EXTNAME 1 __FLT64_EPSILON__ 2.2204460492503131e-16F64 __GCC_ATOMIC_LLONG_LOCK_FREE 1 __FLT_MAX_EXP__ 128 __ATOMIC_ACQ_REL 4 __UINT_FAST64_TYPE__ long long unsigned int __UINTMAX_TYPE__ long long unsigned int __FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x __LDBL_EPSILON__ 2.2204460492503131e-16L __INTPTR_TYPE__ int __ARM_PCS_VFP 1 __DEC_EVAL_METHOD__ 2 __USACCUM_MIN__ 0.0UHK __USFRACT_IBIT__ 0 __INT_LEAST32_WIDTH__ 32 __UINT_LEAST8_TYPE__ unsigned char __DQ_IBIT__ 0 __FLT_MAX__ 3.4028234663852886e+38F __FLT32_MIN__ 1.1754943508222875e-38F32 __SIZE_TYPE__ unsigned int __ULLACCUM_FBIT__ 32 __FLT64_MIN_EXP__ (-1021) __FRACT_FBIT__ 15 __VERSION__ "10.3.1 20210824 (release)" __UTA_IBIT__ 64 __FLT_MIN_10_EXP__ (-37) __FLT32X_MIN_EXP__ (-1021) __FLT32X_EPSILON__ 2.2204460492503131e-16F32x __FLT_EVAL_METHOD_TS_18661_3__ 0 __DBL_HAS_INFINITY__ 1 __ARM_FEATURE_QBIT 1 __INT_FAST32_TYPE__ int __FLT_HAS_QUIET_NAN__ 1 __SIZEOF_INT__ 4 __INTMAX_TYPE__ long long int __DBL_EPSILON__ ((double)2.2204460492503131e-16L) __INTMAX_C(c) c ## LL __APCS_32__ 1 __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L) __UINT64_TYPE__ long long unsigned int __FLT32X_HAS_QUIET_NAN__ 1 __DBL_MAX_10_EXP__ 308 __FLT32X_MIN__ 2.2250738585072014e-308F32x __GCC_ATOMIC_SHORT_LOCK_FREE 2 __TA_IBIT__ 64 __QQ_FBIT__ 7 __FLT32X_HAS_INFINITY__ 1 GPIOD_ODR *(volatile long *)(GPIOD_BASE_ADDR + GPIOD_ODR_OFFSET) __ARM_ARCH_PROFILE 77 __INT_FAST8_WIDTH__ 32 __FLT_MIN_EXP__ (-125) __ARM_FEATURE_MATMUL_INT8 __DECIMAL_DIG__ 17 __THUMB_INTERWORK__ 1 __INT32_C(c) c ## L __ARM_FP16_FORMAT_ALTERNATIVE __LDBL_MAX_10_EXP__ 308 __FLT32X_MAX_10_EXP__ 308 __UINTPTR_MAX__ 0xffffffffU __DBL_HAS_DENORM__ 1 __ARM_FEATURE_CRC32 __FLT32_MAX_10_EXP__ 38 __ARM_FEATURE_SAT 1 __LFRACT_MAX__ 0X7FFFFFFFP-31LR __ARM_ARCH_7EM__ 1 __INT_LEAST32_MAX__ 0x7fffffffL __LLACCUM_FBIT__ 31 __UINTMAX_MAX__ 0xffffffffffffffffULL __SIG_ATOMIC_TYPE__ int __LLFRACT_MIN__ (-0.5LLR-0.5LLR) __ARM_FEATURE_FMA 1 __DBL_DECIMAL_DIG__ 17 __LDBL_HAS_DENORM__ 1 __UINT_LEAST16_MAX__ 0xffff __ARM_FEATURE_LDREX __LDBL_NORM_MAX__ 1.7976931348623157e+308L __ULLACCUM_EPSILON__ 0x1P-32ULLK __USACCUM_FBIT__ 8 __GCC_IEC_559 0 __INT_FAST64_WIDTH__ 64 __UFRACT_MAX__ 0XFFFFP-16UR GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) CAN_F5R2_FB7 CAN_F5R2_FB7_Msk FSMC_SR3_IFS_Pos (2U) EXTI_EMR_EM20 EXTI_EMR_MR20 RCC_APB1RSTR_UART4RST_Msk (0x1UL << RCC_APB1RSTR_UART4RST_Pos) CAN_F9R2_FB29 CAN_F9R2_FB29_Msk RCC_AHB1ENR_ETHMACPTPEN RCC_AHB1ENR_ETHMACPTPEN_Msk RCC_CSR_PADRSTF RCC_CSR_PINRSTF USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk FSMC_BTR3_BUSTURN_Pos (16U) USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos) MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE ETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk CAN_F11R1_FB2 CAN_F11R1_FB2_Msk IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos) MPU_REGION_NUMBER6 ((uint8_t)0x06) USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk SYSCFG_MEMRMP_MEM_MODE_1 (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos) IWDG_KR_KEY IWDG_KR_KEY_Msk CAN_F4R1_FB2_Pos (2U) CAN_F7R1_FB24_Pos (24U) RTC_TAFCR_TAMPFLT_Msk (0x3UL << RTC_TAFCR_TAMPFLT_Pos) CAN_FA1R_FACT19_Pos (19U) CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos) HAL_MODULE_ENABLED  CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos) RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos) RTC_TAFCR_TAMPFREQ_0 (0x1UL << RTC_TAFCR_TAMPFREQ_Pos) CAN_F11R1_FB25 CAN_F11R1_FB25_Msk ADC_CCR_ADCPRE_Pos (16U) ETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos) __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ)) DMA_FLAG_FEIF0_4 0x00000001U RCC_MCO1 0x00000000U __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE SDIO_ICR_CTIMEOUTC_Pos (2U) __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE FSMC_PMEM3_MEMSET3_2 (0x04UL << FSMC_PMEM3_MEMSET3_Pos) USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos) __HAL_RCC_ADC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET) __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do { __IO uint32_t tmpreg = 0x00U; MODIFY_REG(PWR->CR, PWR_CR_VOS, (__REGULATOR__)); tmpreg = READ_BIT(PWR->CR, PWR_CR_VOS); UNUSED(tmpreg); } while(0U) GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) ETH_MACDBGR_RFFL_ABOVEFCT ETH_MACDBGR_RFFL_ABOVEFCT_Msk TIM_EGR_UG TIM_EGR_UG_Msk FSMC_PIO4_IOHIZ4_Pos (24U) __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE CAN_F9R1_FB18 CAN_F9R1_FB18_Msk USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) CAN_F3R2_FB2_Pos (2U) CAN_F2R1_FB13 CAN_F2R1_FB13_Msk CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos) CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos) RCC_APB1RSTR_I2C2RST_Pos (22U) USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk SDIO_STA_DATAEND_Pos (8U) __HAL_DBGMCU_UNFREEZE_TIM13() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM13_STOP)) ADC_CR1_DISCNUM_Pos (13U) ETH_MACMIIAR_MR_Pos (6U) EXTI_IMR_MR10_Pos (10U) __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD EXTI_EMR_MR10_Pos (10U) SDIO_CMD_ENCMDCOMPL SDIO_CMD_ENCMDCOMPL_Msk ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos) FLASH_CR_STRT FLASH_CR_STRT_Msk ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos) ETH_MACDBGR_RFFL_BELOWFCT_Pos (8U) HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE) ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos) FSMC_PCR4_TAR_0 (0x1UL << FSMC_PCR4_TAR_Pos) TIM_EGR_CC1G_Pos (1U) FSMC_BWTR4_ADDSET_2 (0x4UL << FSMC_BWTR4_ADDSET_Pos) USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) _POSIX_C_SOURCE USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos) CAN_F10R1_FB11_Pos (11U) USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk SDIO_DCTRL_DTDIR_Msk (0x1UL << SDIO_DCTRL_DTDIR_Pos) RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1 DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) CAN_RDT1R_DLC_Pos (0U) RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos) USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos) CAN_F6R2_FB1_Pos (1U) CAN_F10R2_FB4 CAN_F10R2_FB4_Msk EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk FSMC_BWTR2_DATAST_5 (0x20UL << FSMC_BWTR2_DATAST_Pos) RCC_CFGR_MCO1PRE_Pos (24U) GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos) __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE GPIO_BRR_BR11_Msk GPIO_BSRR_BR11_Msk RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) FSMC_BTR2_ADDSET FSMC_BTR2_ADDSET_Msk GPIO_IDR_ID0 GPIO_IDR_ID0_Msk CAN_F9R1_FB28_Pos (28U) ETH_DMASR_RPSS_Msk (0x1UL << ETH_DMASR_RPSS_Pos) __FAST8  ETH_MACFFR_PCF_ForwardAll_Pos (7U) __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE CAN_FA1R_FACT9_Pos (9U) RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos) HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD __HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); UNUSED(tmpreg); } while(0U) __STM32F4xx_HAL_CORTEX_H  RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2 ETH_MMCRIR 0x00000104U ETH_MACFCR_PLT_Pos (4U) USB_OTG_DCFG_XCVRDLY USB_OTG_DCFG_XCVRDLY_Msk TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE CAN_F13R1_FB5 CAN_F13R1_FB5_Msk ETH_MACA3HR_MACA3H_Pos (0U) RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) FSMC_PCR2_PWAITEN FSMC_PCR2_PWAITEN_Msk RCC_CSR_SFTRSTF_Pos (28U) FSMC_BCR2_CPSIZE_0 (0x1UL << FSMC_BCR2_CPSIZE_Pos) DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE) USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk CAN_F12R1_FB21_Pos (21U) USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos) CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos) __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB FSMC_PATT2_ATTWAIT2_6 (0x40UL << FSMC_PATT2_ATTWAIT2_Pos) __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk __HAL_I2C_RISE_TIME I2C_RISE_TIME USB_OTG_DIEPINT_BERR_Pos (12U) RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos) CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos) IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) HAL_DMA_ERROR_DME 0x00000004U TIM_SR_CC4OF_Pos (12U) ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1 CAN_F1R1_FB9 CAN_F1R1_FB9_Msk SYSCFG_EXTICR4_EXTI12_PF 0x0005U DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos) RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk TIM_CCMR1_OC2PE_Pos (11U) CAN_F8R2_FB14_Pos (14U) APSR_Z_Pos 30U ETH_DMASR_MMCS ETH_DMASR_MMCS_Msk FSMC_BCR1_MUXEN_Pos (1U) USB_OTG_BCNT_Pos (4U) FSMC_SR3_IFS FSMC_SR3_IFS_Msk __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1) __STM32F4xx_HAL_DMA_H  DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos) CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos) RCC_BDCR_BDRST_BB (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)) FSMC_BCR2_MTYP_Pos (2U) __ADDR_4th_CYCLE ADDR_4TH_CYCLE SYSCFG_PMC_MII_RMII_SEL_Msk (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos) CAN_F1R2_FB5_Pos (5U) I2C_SR2_MSL I2C_SR2_MSL_Msk FSMC_BWTR2_ACCMOD_0 (0x1UL << FSMC_BWTR2_ACCMOD_Pos) FSMC_PCR3_PBKEN_Msk (0x1UL << FSMC_PCR3_PBKEN_Pos) CAN_F4R1_FB0 CAN_F4R1_FB0_Msk FSMC_SR3_FEMPT FSMC_SR3_FEMPT_Msk USE_HAL_MMC_REGISTER_CALLBACKS 0U GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk CAN_F3R2_FB0 CAN_F3R2_FB0_Msk RTC_BKP19R RTC_BKP19R_Msk USB_OTG_SPEED_HIGH_IN_FULL 1U RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) FSMC_BCR3_WREN FSMC_BCR3_WREN_Msk HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) GPIO_MODER_MODE13_0 GPIO_MODER_MODER13_0 __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11 VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2 RCC_HSI_OFF ((uint8_t)0x00) __HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET) EXTI_IMR_MR6 EXTI_IMR_MR6_Msk CAN_F12R2_FB7 CAN_F12R2_FB7_Msk GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk __STATIC_FORCEINLINE __attribute__((always_inline)) static inline CAN_F0R2_FB19 CAN_F0R2_FB19_Msk CAN_F13R2_FB27 CAN_F13R2_FB27_Msk ETH_DMA_BASE (ETH_BASE + 0x1000UL) CAN_TI0R_EXID CAN_TI0R_EXID_Msk SPI_CRCCALCULATION_DISABLE (0x00000000U) DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos) CAN_F0R1_FB21_Pos (21U) __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos) ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos) ETH_PTPTSCR_TSSTU_Msk (0x1UL << ETH_PTPTSCR_TSSTU_Pos) GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos) TIM_CCER_CC3NP_Pos (11U) GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) CAN_F2R2_FB2 CAN_F2R2_FB2_Msk __WCHAR_T__  ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U USB_OTG_GRSTCTL_FCRST_Pos (2U) HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6 I2C_CR2_DMAEN_Msk (0x1UL << I2C_CR2_DMAEN_Pos) TPI ((TPI_Type *) TPI_BASE ) CAN_MCR_RFLM_Pos (3U) FSMC_PMEM2_MEMHOLD2_1 (0x02UL << FSMC_PMEM2_MEMHOLD2_Pos) I2C_CCR_CCR_Pos (0U) EXTI_EMR_MR2_Pos (2U) USB_OTG_PCGCR_STPPCLK_Pos (0U) __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE I2C_SR1_BTF_Pos (2U) RTC_BKP13R RTC_BKP13R_Msk FSMC_BTR2_ACCMOD_0 (0x1UL << FSMC_BTR2_ACCMOD_Pos) __STM32F4xx_HAL_GPIO_EX_H  SDIO_RESPCMD_RESPCMD_Pos (0U) __HAL_FLASH_INSTRUCTION_CACHE_ENABLE() (FLASH->ACR |= FLASH_ACR_ICEN) PWR_CR_LPDS PWR_CR_LPDS_Msk ETH_MACCR_IFG_72Bit 0x00060000U CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos) HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6 ETH_MACDBGR_RFRCS_STATUSREADING_Pos (6U) EXTI_IMR_MR12 EXTI_IMR_MR12_Msk CAN_TI0R_RTR_Pos (1U) FSMC_BTR1_ADDHLD_3 (0x8UL << FSMC_BTR1_ADDHLD_Pos) __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos) WWDG_CFR_W6 WWDG_CFR_W_6 __HAL_RCC_CAN2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET) USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos) CAN_FM1R_FBM14_Pos (14U) GPIO_AF9_TIM12 ((uint8_t)0x09) EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos) __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)) EXTI_PR_PR18_Pos (18U) CAN_F3R1_FB3_Pos (3U) RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos) USB_OTG_DIEPEACHMSK1_TOM_Pos (3U) EXTI_PR_PR0_Pos (0U) ETH_MAC_TXFIFO_FULL 0x02000000U SDIO_DCTRL_DMAEN_Pos (3U) CAN_F2R1_FB31_Pos (31U) CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos) GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) CAN_F13R2_FB11_Pos (11U) FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) FSMC_PMEM4_MEMHIZ4_7 (0x80UL << FSMC_PMEM4_MEMHIZ4_Pos) GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3 I2C_FIRST_AND_LAST_FRAME 0x00000008U USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk I2C_CCR_DUTY I2C_CCR_DUTY_Msk HAL_HASHEx_IRQHandler HAL_HASH_IRQHandler CAN_RDH0R_DATA5_Pos (8U) RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk DMA_HIFCR_CDMEIF6_Pos (18U) CAN_F2R2_FB31 CAN_F2R2_FB31_Msk USB_OTG_HCINT_DTERR_Pos (10U) CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos) EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) ETH_MMCCR_MCF_Msk (0x1UL << ETH_MMCCR_MCF_Pos) USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos) __HAL_RCC_TIM10_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN)) RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos) TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) CAN_F6R1_FB2_Pos (2U) TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) CAN_F4R1_FB18_Pos (18U) I2S_CPOL_HIGH (SPI_I2SCFGR_CKPOL) RTC_CALR_CALW8_Pos (14U) DWT_LSUCNT_LSUCNT_Msk (0xFFUL ) CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos) __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C1LPEN)) xPSR_ISR_Pos 0U RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos) CAN_F0R2_FB27_Pos (27U) EXTI_EMR_MR17_Pos (17U) EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos) TIM_CCR2_CCR2_Pos (0U) FSMC_BTR2_ACCMOD FSMC_BTR2_ACCMOD_Msk DMA_LIFCR_CFEIF1_Pos (6U) NVIC_DisableIRQ __NVIC_DisableIRQ USB_OTG_GCCFG_NOVBUSSENS USB_OTG_GCCFG_NOVBUSSENS_Msk ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos) GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH TIM11 ((TIM_TypeDef *) TIM11_BASE) PWR_CR_VOS PWR_CR_VOS_Msk BDCR_BDRST_BB RCC_BDCR_BDRST_BB USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk CAN_F2R1_FB20 CAN_F2R1_FB20_Msk ETH_PTPTSLR_STSS_Pos (0U) GPIO_BSRR_BS3_Pos (3U) GPIO_BRR_BR2_Pos GPIO_BSRR_BR2_Pos HAL_I2C_ERROR_ARLO 0x00000002U HAL_DMA_ERROR_TIMEOUT 0x00000020U CAN_F5R2_FB27 CAN_F5R2_FB27_Msk __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk I2C_FLAG_SB 0x00010001U RNG ((RNG_TypeDef *) RNG_BASE) DAC ((DAC_TypeDef *) DAC_BASE) USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk GPIO_OSPEEDR_OSPEED7_Pos (14U) I2C_CR1_START_Pos (8U) __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED FSMC_SR2_IRS FSMC_SR2_IRS_Msk DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk GPIO_OSPEEDR_OSPEED2_Pos (4U) __NVIC_PRIO_BITS 4U FSMC_PATT3_ATTSET3_1 (0x02UL << FSMC_PATT3_ATTSET3_Pos) TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk FLASH_VOLTAGE_RANGE_4 0x00000003U CAN_F1R2_FB11_Pos (11U) USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk FLASH_SECTOR_9 9U ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos) RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos) FSMC_BCR1_MWID_0 (0x1UL << FSMC_BCR1_MWID_Pos) FSMC_SR3_IREN_Pos (3U) RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) GPIO_ODR_OD0 GPIO_ODR_OD0_Msk CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos) IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || ((BURST) == DMA_PBURST_INC4) || ((BURST) == DMA_PBURST_INC8) || ((BURST) == DMA_PBURST_INC16)) CAN_F12R2_FB5_Pos (5U) CAN_FFA1R_FFA19_Pos (19U) SDIO_MASK_RXFIFOEIE_Pos (19U) ch_num DMA_PBURST_INC16 ((uint32_t)DMA_SxCR_PBURST) RCC_FLAG_SFTRST ((uint8_t)0x7C) TIM_DIER_UIE TIM_DIER_UIE_Msk ITM_TCR_TraceBusID_Pos 16U CAN_FA1R_FACT15_Pos (15U) CAN_F8R2_FB9_Pos (9U) NOR_ERROR HAL_NOR_STATUS_ERROR CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos) I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk HCCHAR_BULK 2U TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) __HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST)) I2S_CHECK_FLAG(__SR__,__FLAG__) ((((__SR__) & ((__FLAG__) & I2S_FLAG_MASK)) == ((__FLAG__) & I2S_FLAG_MASK)) ? SET : RESET) EXTI_SWIER_SWIER3_Pos (3U) GPIO_PUPDR_PUPD8_Pos (16U) __CLZ (uint8_t)__builtin_clz CAN_F0R1_FB2_Pos (2U) TIM_EGR_COMG TIM_EGR_COMG_Msk CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos) UART4 ((USART_TypeDef *) UART4_BASE) FSMC_SR2_IRS_Pos (0U) EXTI_PR_PR10 EXTI_PR_PR10_Msk CAN_F1R2_FB18 CAN_F1R2_FB18_Msk CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos) DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL) CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos) CAN_F10R1_FB3 CAN_F10R1_FB3_Msk __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION ADC_SMPR2_SMP1_Pos (3U) HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_IT SCB_CCR_USERSETMPEND_Pos 1U __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN)) GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk EXTI_FTSR_TR5_Pos (5U) TPI_FIFO0_ETM_ATVALID_Pos 26U __STM32F4xx_CMSIS_VERSION ((__STM32F4xx_CMSIS_VERSION_MAIN << 24) |(__STM32F4xx_CMSIS_VERSION_SUB1 << 16) |(__STM32F4xx_CMSIS_VERSION_SUB2 << 8 ) |(__STM32F4xx_CMSIS_VERSION_RC)) RTC_BKP2R RTC_BKP2R_Msk RCC_RTCCLKSOURCE_HSE_DIV26 0x001A0300U __ADDR_2nd_CYCLE ADDR_2ND_CYCLE FSMC_BCR4_ASYNCWAIT FSMC_BCR4_ASYNCWAIT_Msk ETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos) FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) _WCHAR_T_DEFINED_  FSMC_PMEM4_MEMHIZ4_Pos (24U) FSMC_BTR2_DATLAT_3 (0x8UL << FSMC_BTR2_DATLAT_Pos) ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk FSMC_PCR4_TCLR_0 (0x1UL << FSMC_PCR4_TCLR_Pos) UINT_LEAST16_MAX (__UINT_LEAST16_MAX__) ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos) FLASH_SR_BSY FLASH_SR_BSY_Msk TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD CAN_F13R1_FB28 CAN_F13R1_FB28_Msk CAN_FS1R_FSC10_Pos (10U) GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET __HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET) RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk ETH_PTPTSHR_STS_Pos (0U) ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos) TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos) ADC_DR_DATA ADC_DR_DATA_Msk ADC_SQR2_SQ7_Pos (0U) USART_CR1_M USART_CR1_M_Msk TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) TIM_CCMR1_OC1FE_Pos (2U) FSMC_PMEM4_MEMWAIT4_2 (0x04UL << FSMC_PMEM4_MEMWAIT4_Pos) GPIO_BSRR_BR_11 GPIO_BSRR_BR11 SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk ETH_DMAOMR_TTC_24Bytes 0x00018000U CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos) __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos) CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk TPI_FIFO0_ETM0_Msk (0xFFUL ) CAN_F12R1_FB17 CAN_F12R1_FB17_Msk GPIO_IDR_ID0_Pos (0U) OB_RDP_LEVEL_0 ((uint8_t)0xAA) RCC_APB1ENR_TIM13EN_Pos (7U) __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2 USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos) GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2 RCC_RTCCLKSOURCE_LSE 0x00000100U OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos) CAN_F5R2_FB22 CAN_F5R2_FB22_Msk __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi) SDIO_STA_RXFIFOF_Msk (0x1UL << SDIO_STA_RXFIFOF_Pos) CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos) __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos) RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2 EWUP_BIT_NUMBER PWR_CSR_EWUP_Pos CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos) CAN_F4R2_FB2_Pos (2U) FSMC_PMEM3_MEMHIZ3_3 (0x08UL << FSMC_PMEM3_MEMHIZ3_Pos) GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) CAN_F12R1_FB23 CAN_F12R1_FB23_Msk HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC CAN_F5R2_FB25_Pos (25U) __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE SysTick_CTRL_ENABLE_Msk (1UL ) LSEON_BitNumber RCC_LSEON_BIT_NUMBER CAN_F12R1_FB16 CAN_F12R1_FB16_Msk TIM_EGR_CC2G TIM_EGR_CC2G_Msk CAN_F11R1_FB19_Pos (19U) RTC_BKP0R RTC_BKP0R_Msk __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN)) SDIO_DCTRL_DTEN_Msk (0x1UL << SDIO_DCTRL_DTEN_Pos) RCC_AHB1RSTR_GPIOIRST RCC_AHB1RSTR_GPIOIRST_Msk RTC_TAFCR_ALARMOUTTYPE_Pos (18U) GPIO_BSRR_BS_3 GPIO_BSRR_BS3 __HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET) SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk TPI_FIFO0_ETM1_Pos 8U USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) CAN_F4R1_FB29 CAN_F4R1_FB29_Msk TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk CAN_F12R1_FB6 CAN_F12R1_FB6_Msk __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN)) CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk USART2 ((USART_TypeDef *) USART2_BASE) CAN_F13R2_FB5 CAN_F13R2_FB5_Msk RCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos) USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U) PWR_CSR_VOSRDY_Pos (14U) EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos) CAN_F6R2_FB26 CAN_F6R2_FB26_Msk TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) SPI_CR1_DFF_Pos (11U) __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) CAN_F6R1_FB10 CAN_F6R1_FB10_Msk CAN_RDH1R_DATA7_Pos (24U) I2C_GENERALCALL_DISABLE 0x00000000U SDIO_ICR_CMDSENTC_Pos (7U) FSMC_BTR4_BUSTURN_0 (0x1UL << FSMC_BTR4_BUSTURN_Pos) TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS ETH_PTPTTLR_TTSL_Msk (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos) GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE char +0 USB_OTG_HCCHAR_LSDEV_Pos (17U) FSMC_PATT2_ATTWAIT2_Msk (0xFFUL << FSMC_PATT2_ATTWAIT2_Pos) EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos) ETH_MACMIIAR_PA_Pos (11U) SRAM1_BB_BASE 0x22000000UL USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos) DCMI_CR_CROP DCMI_CR_CROP_Msk UINT_FAST32_MAX (__UINT_FAST32_MAX__) SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX)) __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos) DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) GPIO_LCKR_LCK9_Pos (9U) GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) CAN_F13R1_FB29_Pos (29U) __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos) SYSCFG_EXTICR4_EXTI15_PE 0x4000U __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE __LEAST64 "ll" ETH_DMAIER_RPSIE_Msk (0x1UL << ETH_DMAIER_RPSIE_Pos) USB_OTG_HCINTMSK_XFRCM_Pos (0U) I2C_SR2_BUSY_Pos (1U) DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk __HAL_HCD_ENABLE(__HANDLE__) (void)USB_EnableGlobalInt ((__HANDLE__)->Instance) __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos) EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos) CAN_F6R1_FB15 CAN_F6R1_FB15_Msk __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE TIM_DCR_DBL TIM_DCR_DBL_Msk CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos) __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) __HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN)) ETH_MACA2HR_MBC_HBits15_8 0x20000000U EXTI_EMR_MR10 EXTI_EMR_MR10_Msk PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos) CAN_F12R1_FB6_Pos (6U) SYSCFG_EXTICR3_EXTI11_PG 0x6000U CAN_TDH1R_DATA4_Pos (0U) USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos) CSR_RTCRST_BB RCC_CSR_RTCRST_BB CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos) OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2 CoreDebug_DCRSR_REGSEL_Pos 0U CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos) FLASH_OPTCR1_nWRP_Pos (16U) MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00) RTC_TSDR_DU_Pos (0U) CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos) EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos) CAN_F11R2_FB8 CAN_F11R2_FB8_Msk RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk OTG_FS_OverCurrent_GPIO_Port GPIOD __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos) __GNU_VISIBLE 0 CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos) CAN_F10R2_FB22_Pos (22U) FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) USB_OTG_SPEED_FULL 3U ADC_CR1_SCAN ADC_CR1_SCAN_Msk USE_HAL_DCMI_REGISTER_CALLBACKS 0U DMA_FLAG_HTIF3_7 0x04000000U CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos) I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE) __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET TIM7_BASE (APB1PERIPH_BASE + 0x1400UL) __HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET) RCC_APB2LPENR_TIM9LPEN_Pos (16U) ADC_HTR_HT_Pos (0U) FSMC_PMEM4_MEMWAIT4_7 (0x80UL << FSMC_PMEM4_MEMWAIT4_Pos) __HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST)) USART_GTPR_PSC USART_GTPR_PSC_Msk RCC_AHB1RSTR_GPIODRST_Pos (3U) ETH_DMAIER_ETIE ETH_DMAIER_ETIE_Msk DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos) SYSCFG_EXTICR4_EXTI13_PD 0x0030U FSMC_BWTR2_ADDHLD_1 (0x2UL << FSMC_BWTR2_ADDHLD_Pos) USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE) CAN_F1R1_FB29_Pos (29U) TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos) ETH_DMASR_ETS ETH_DMASR_ETS_Msk PH0_OSC_IN_GPIO_Port GPIOH IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RW) || ((TYPE) == MPU_REGION_PRIV_RW_URO) || ((TYPE) == MPU_REGION_FULL_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RO) || ((TYPE) == MPU_REGION_PRIV_RO_URO)) FSMC_PMEM3_MEMSET3 FSMC_PMEM3_MEMSET3_Msk RCC_CR_HSICAL_Pos (8U) I2C_FLAG_BERR 0x00010100U GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0 __size_t  SYSCFG_EXTICR3_EXTI10_PF 0x0500U GPIO_PULLDOWN 0x00000002U DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk USB_OTG_GLOBAL_BASE 0x000UL SCB_CPUID_REVISION_Pos 0U RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) RCC_CR_HSIRDY_Pos (1U) USB_OTG_PCGCR_GATEHCLK_Pos (1U) CAN_MSR_SLAK_Pos (1U) FSMC_PATT4_ATTHOLD4_1 (0x02UL << FSMC_PATT4_ATTHOLD4_Pos) CAN_F0R2_FB21_Pos (21U) SDIO_DCTRL_DBLOCKSIZE_2 (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos) __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE NVIC_STIR_INTID_Msk (0x1FFUL ) SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) __NOP() __ASM volatile ("nop") UINT64_C(x) __UINT64_C(x) ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos) RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk CAN_F1R1_FB4_Pos (4U) FSMC_BCR3_WRAPMOD_Msk (0x1UL << FSMC_BCR3_WRAPMOD_Pos) RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) SysTick_VAL_CURRENT_Pos 0U USART_CR2_ADD_Msk (0xFUL << USART_CR2_ADD_Pos) __WEAK __attribute__((weak)) CAN_F7R2_FB20 CAN_F7R2_FB20_Msk FSMC_BTR2_CLKDIV_1 (0x2UL << FSMC_BTR2_CLKDIV_Pos) TRIGGER_MODE (0x7UL << TRIGGER_MODE_Pos) __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOARST)) FSMC_ECCR2_ECC2 FSMC_ECCR2_ECC2_Msk HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk GPIO_MODER_MODER8_Pos (16U) GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1 dma_addr USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk RNG_CR_RNGEN RNG_CR_RNGEN_Msk CAN_TDT1R_TGT_Pos (8U) MPU_REGION_NUMBER4 ((uint8_t)0x04) FSMC_BTR4_CLKDIV FSMC_BTR4_CLKDIV_Msk ETH_MACVLANTR_VLANTI ETH_MACVLANTR_VLANTI_Msk CAN_F0R2_FB15_Pos (15U) USB_OTG_DOEPMSK_STUPM_Pos (3U) USB_OTG_FIFO_SIZE 0x1000UL GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1 RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) OB_WDG_HW OB_IWDG_HW __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection SDIO_STA_CCRCFAIL_Pos (0U) CAN_F4R1_FB3_Pos (3U) RTC_ALRMBR_DU_Pos (24U) GPIO_AF5_SPI1 ((uint8_t)0x05) GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk DMA_HISR_FEIF4_Pos (0U) SYSCFG_EXTICR1_EXTI3_PE 0x4000U USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk __HAL_RCC_TIM14_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); UNUSED(tmpreg); } while(0U) ETH_DMAIER_RIE ETH_DMAIER_RIE_Msk SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) __HAL_RCC_USB_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST)) ETH_MACA1HR_AE ETH_MACA1HR_AE_Msk FSMC_BCR4_CPSIZE_Msk (0x7UL << FSMC_BCR4_CPSIZE_Pos) CAN_IER_TMEIE CAN_IER_TMEIE_Msk CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos) ETH_MACFFR_PM_Pos (0U) RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) USB_OTG_GINTSTS_CIDSCHG_Pos (28U) __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U) IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_SECTORS) || ((VALUE) == FLASH_TYPEERASE_MASSERASE)) USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) SPI2 ((SPI_TypeDef *) SPI2_BASE) CAN_F3R2_FB11 CAN_F3R2_FB11_Msk USB_OTG_HCINTMSK_BBERRM_Pos (8U) RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk GPIO_IDR_ID10_Pos (10U) CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos) CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos) ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos) CAN_FS1R_FSC23_Msk (0x1UL << CAN_FS1R_FSC23_Pos) DMA_LISR_TEIF0_Pos (3U) __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED CAN_F9R2_FB7 CAN_F9R2_FB7_Msk FSMC_PMEM3_MEMHOLD3_2 (0x04UL << FSMC_PMEM3_MEMHOLD3_Pos) RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos) CAN_F2R2_FB25_Pos (25U) TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) SDIO_ICR_CEATAENDC_Msk (0x1UL << SDIO_ICR_CEATAENDC_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10 GPIO_IDR_IDR_1 GPIO_IDR_ID1 ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos) SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) DMA_HIFCR_CHTIF6_Pos (20U) DMA_LISR_HTIF0_Pos (4U) I2C_CR2_LAST I2C_CR2_LAST_Msk PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) CAN_F7R1_FB14 CAN_F7R1_FB14_Msk __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET) GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); UNUSED(tmpreg); } while(0U) PWR_CSR_SBF_Pos (1U) CAN_F1R1_FB19 CAN_F1R1_FB19_Msk FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) GPIO_AF12_SDIO ((uint8_t)0x0C) CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos) __STM32F4xx_HAL_GPIO_H  RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos) RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT TIM14_BASE (APB1PERIPH_BASE + 0x2000UL) CAN_F10R2_FB6_Pos (6U) RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk CAN_F2R2_FB19_Pos (19U) SDIO_MASK_RXDAVLIE_Pos (21U) ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos) NVIC_SetPendingIRQ __NVIC_SetPendingIRQ TIM6 ((TIM_TypeDef *) TIM6_BASE) CAN_F7R1_FB13_Pos (13U) CAN_F5R1_FB20_Pos (20U) TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk USB_OTG_HCINT_NYET_Pos (6U) USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) DMA_FLAG_TEIF1_5 0x00000200U __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk ETH_DMABMR_RDP_4xPBL_16Beat 0x01080000U RCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF RCC_BASE (AHB1PERIPH_BASE + 0x3800UL) CAN_F13R2_FB19 CAN_F13R2_FB19_Msk USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) __HAL_I2S_DISABLE_IT(__HANDLE__,__INTERRUPT__) (CLEAR_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__))) FSMC_BTR2_DATLAT_2 (0x4UL << FSMC_BTR2_DATLAT_Pos) USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE KR_KEY_RELOAD IWDG_KEY_RELOAD EXTI_LINE_12 (EXTI_GPIO | 0x0Cu) CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos) USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos) __HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET) __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET ETH_MACSR_MMCS_Pos (4U) GPIO_AF7_USART1 ((uint8_t)0x07) CAN_F9R2_FB9_Pos (9U) __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON)) USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos) GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos) CAN_F4R2_FB29_Pos (29U) __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE __INT8 "hh" __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET RTC_TAFCR_TAMPFREQ_Msk (0x7UL << RTC_TAFCR_TAMPFREQ_Pos) DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos) CAN_F7R1_FB30_Pos (30U) __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE SYSCFG_EXTICR3_EXTI9_PE 0x0040U RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) FSMC_BCR4_FACCEN_Msk (0x1UL << FSMC_BCR4_FACCEN_Pos) USB_OTG_CID_PRODUCT_ID_Pos (0U) PLLON_BitNumber RCC_PLLON_BIT_NUMBER IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) ETH_DMAMFBOCR_MFA_Msk (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos) USB_OTG_DOEPINT_STPKTRX_Pos (15U) SDIO_MASK_DTIMEOUTIE_Pos (3U) DWT_FUNCTION_FUNCTION_Pos 0U FLASH_FLAG_PGSERR FLASH_SR_PGSERR CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos) TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS CAN_F7R2_FB2 CAN_F7R2_FB2_Msk CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos) IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6)) SDIO_CMD_CEATACMD SDIO_CMD_CEATACMD_Msk USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk USBx_HPRT0 *(__IO uint32_t *)((uint32_t)USBx_BASE + USB_OTG_HOST_PORT_BASE) CAN_F2R2_FB24 CAN_F2R2_FB24_Msk __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos) NVIC_GetEnableIRQ __NVIC_GetEnableIRQ FPDS_BitNumber FPDS_BIT_NUMBER TPI_FIFO1_ITM0_Pos 0U CAN_F12R1_FB20_Pos (20U) ___int8_t_defined 1 RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos) __HAL_RCC_BKPSRAM_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN)) CAN_F9R1_FB17_Pos (17U) ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL __HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); UNUSED(tmpreg); } while(0U) ETH_DMABMR_RDP_Pos (17U) DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos) HC_PID_DATA1 2U __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG USART_SR_RXNE_Msk (0x1UL << USART_SR_RXNE_Pos) CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos) FSMC_BCR2_CPSIZE FSMC_BCR2_CPSIZE_Msk FSMC_PCR2_TAR_3 (0x8UL << FSMC_PCR2_TAR_Pos) vbus_sensing_enable CAN_F9R2_FB30_Pos (30U) ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos) FSMC_PATT2_ATTSET2_3 (0x08UL << FSMC_PATT2_ATTSET2_Pos) CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk ADC_RESOLUTION12b ADC_RESOLUTION_12B ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk __HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN)) EXTI_RTSR_TR1_Pos (1U) FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos) FSMC_PMEM4_MEMWAIT4_1 (0x02UL << FSMC_PMEM4_MEMWAIT4_Pos) CAN_F5R1_FB9 CAN_F5R1_FB9_Msk CAN_F2R2_FB3_Pos (3U) TIM_SR_CC1IF_Pos (1U) INT64_MIN (-__INT64_MAX__ - 1) HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt CAN_F4R2_FB9 CAN_F4R2_FB9_Msk __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE CAN_F12R1_FB10_Pos (10U) HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC FSMC_PCR4_TCLR FSMC_PCR4_TCLR_Msk FLASH_ERROR_PG HAL_FLASH_ERROR_PROG USART_CR1_UE USART_CR1_UE_Msk CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos) __HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE) CAN_F11R1_FB7 CAN_F11R1_FB7_Msk RCC_CR_HSICAL RCC_CR_HSICAL_Msk GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0 EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01) __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE CAN_F8R1_FB0 CAN_F8R1_FB0_Msk RCC_OSCILLATORTYPE_NONE 0x00000000U SCB_CCR_STKALIGN_Pos 9U CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk CAN_F7R2_FB0 CAN_F7R2_FB0_Msk I2C_CR1_PEC I2C_CR1_PEC_Msk CAN_F4R1_FB29_Pos (29U) __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN)) RCC_AHB3LPENR_FSMCLPEN_Pos (0U) CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos) TPI_FIFO1_ITM1_Pos 8U IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8)) RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) _UINT32_T_DECLARED  RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos) RTC_CR_ADD1H RTC_CR_ADD1H_Msk ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) I2C_SR1_STOPF_Msk (0x1UL << I2C_SR1_STOPF_Pos) DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U) CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos) ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk FSMC_BTR2_DATAST_6 (0x40UL << FSMC_BTR2_DATAST_Pos) __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos) __HAL_I2S_ENABLE_IT(__HANDLE__,__INTERRUPT__) (SET_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__))) CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos) USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos) ETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos) USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) FLASH_SCALE2_LATENCY3_FREQ 90000000U __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE EXTI_PR_PR9_Pos (9U) __HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) == RESET) GPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2 EXTI_IMR_MR13_Pos (13U) __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk RCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos) CAN_F6R2_FB2 CAN_F6R2_FB2_Msk SDIO_MASK_CMDRENDIE_Msk (0x1UL << SDIO_MASK_CMDRENDIE_Pos) ARM_MPU_AP_RO 6U CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos) GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2 TIM_SR_BIF_Pos (7U) SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk SDIO_CMD_CPSMEN_Pos (10U) USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos) CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos) USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk _BSD_PTRDIFF_T_  MPU_REGION_SIZE_128MB ((uint8_t)0x1A) CAN_F9R2_FB0_Pos (0U) GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2 __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED CAN_F0R1_FB10_Pos (10U) __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos) CAN_F10R1_FB7_Pos (7U) CoreDebug_DEMCR_VC_NOCPERR_Pos 5U GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk ITM ((ITM_Type *) ITM_BASE ) CAN_F10R2_FB9 CAN_F10R2_FB9_Msk DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos) GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) GPIO_BRR_BR9_Pos GPIO_BSRR_BR9_Pos ADC_SR_EOC ADC_SR_EOC_Msk RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE FSMC_PATT3_ATTWAIT3_2 (0x04UL << FSMC_PATT3_ATTWAIT3_Pos) I2C_SR1_ARLO I2C_SR1_ARLO_Msk __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED ETH_DMABMR_PBL_2Beat 0x00000200U RCC_PLLMUL_32 RCC_PLL_MUL32 TIM_DMABase_OR1 TIM_DMABASE_OR1 FSMC_BWTR3_ADDSET_Msk (0xFUL << FSMC_BWTR3_ADDSET_Pos) GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) USE_HAL_USART_REGISTER_CALLBACKS 0U DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos) FSMC_PMEM3_MEMHOLD3_7 (0x80UL << FSMC_PMEM3_MEMHOLD3_Pos) FSMC_PMEM4_MEMHOLD4_5 (0x20UL << FSMC_PMEM4_MEMHOLD4_Pos) FSMC_BTR3_CLKDIV_0 (0x1UL << FSMC_BTR3_CLKDIV_Pos) CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk FSMC_BCR3_MBKEN_Pos (0U) SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk CAN_F10R1_FB26 CAN_F10R1_FB26_Msk CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos) CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos) GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos) __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN)) FSMC_SR4_IRS_Msk (0x1UL << FSMC_SR4_IRS_Pos) __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN)) TIM_DIER_CC1DE_Pos (9U) RCC_CIR_HSIRDYF_Pos (2U) ETH_DMAOMR_TSF_Msk (0x1UL << ETH_DMAOMR_TSF_Pos) __HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST)) __HAL_DBGMCU_UNFREEZE_RTC() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP)) FSMC_BCR3_MWID_Msk (0x3UL << FSMC_BCR3_MWID_Pos) CAN_F13R1_FB6_Pos (6U) CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk DWT_CTRL_EXCEVTENA_Pos 18U USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk SPI_CR1_BIDIMODE_Pos (15U) DCMI_DR_BYTE3_Pos (24U) HAL_LTDC_Relaod HAL_LTDC_Reload TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) I2C_SR2_PEC_Msk (0xFFUL << I2C_SR2_PEC_Pos) EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos) ADC_SQR1_SQ16_Pos (15U) EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos) RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) PHY_BCR ((uint16_t)0x0000U) CAN_F1R1_FB26 CAN_F1R1_FB26_Msk ADC_CSR_EOC2_Msk (0x1UL << ADC_CSR_EOC2_Pos) FSMC_SR3_ILS_Msk (0x1UL << FSMC_SR3_ILS_Pos) __HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); UNUSED(tmpreg); } while(0U) RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED CAN_F0R2_FB1_Pos (1U) SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) ETH_DMAOMR_FEF_Msk (0x1UL << ETH_DMAOMR_FEF_Pos) DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) PWR_PVDLEVEL_7 PWR_CR_PLS_LEV7 USART_GTPR_GT USART_GTPR_GT_Msk EXTI_IMR_MR5_Pos (5U) SCnSCB_ACTLR_DISFOLD_Pos 2U DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos) WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) TPI_DEVID_NrTraceInput_Msk (0x1FUL ) __HAL_ADC_SQR2_RK ADC_SQR2_RK I2C_FLAG_DUALF 0x00100080U RTC_DR_MU_Pos (8U) ETH_MACA3LR_MACA3L ETH_MACA3LR_MACA3L_Msk CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) FSMC_SR2_IFS_Msk (0x1UL << FSMC_SR2_IFS_Pos) SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos) I2C_CCR_CALCULATION(__PCLK__,__SPEED__,__COEFF__) (((((__PCLK__) - 1U)/((__SPEED__) * (__COEFF__))) + 1U) & I2C_CCR_CCR) CAN_F2R1_FB14_Pos (14U) __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN)) CAN_FM1R_FBM20_Pos (20U) GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos) CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos) GPIO_MODER_MODE12_0 GPIO_MODER_MODER12_0 RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) CAN_F3R1_FB2 CAN_F3R1_FB2_Msk FSMC_PIO4_IOSET4_5 (0x20UL << FSMC_PIO4_IOSET4_Pos) CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos) CAN_F12R1_FB15 CAN_F12R1_FB15_Msk CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos) CAN_F4R1_FB30_Pos (30U) SDIO_CLKCR_CLKEN_Pos (8U) RCC_APB2ENR_USART6EN_Pos (5U) __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE ADC_SMPR1_SMP18_Pos (24U) SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk DCFG_FRAME_INTERVAL_85 1U EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos) RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos) CAN_F3R1_FB12 CAN_F3R1_FB12_Msk SCB_HFSR_VECTTBL_Pos 1U USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U) RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) USE_HAL_WWDG_REGISTER_CALLBACKS 0U __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET) CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos) CAN_F2R1_FB4_Pos (4U) SPI_CHECK_FLAG(__SR__,__FLAG__) ((((__SR__) & ((__FLAG__) & SPI_FLAG_MASK)) == ((__FLAG__) & SPI_FLAG_MASK)) ? SET : RESET) CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos) FLASH_SR_PGSERR_Pos (7U) __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN)) CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos) RCC_APB1RSTR_WWDGRST_Pos (11U) CAN_FFA1R_FFA22_Pos (22U) TIM_BDTR_DTG_Pos (0U) AES_FLAG_RDERR CRYP_FLAG_RDERR CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) I2C_FLAG_ADDR 0x00010002U I2C_CR1_ENGC_Pos (6U) __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE CAN_F4R1_FB24_Pos (24U) ETH_MACCR_JD_Pos (22U) USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos) CAN_F1R2_FB4 CAN_F1R2_FB4_Msk __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE I2C_SR2_BUSY I2C_SR2_BUSY_Msk EXTI_IMR_IM10 EXTI_IMR_MR10 __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos) SDIO_ICR_CMDSENTC_Msk (0x1UL << SDIO_ICR_CMDSENTC_Pos) PDM_OUT_Pin GPIO_PIN_3 SLAK_TIMEOUT CAN_TIMEOUT_VALUE CAN_F11R1_FB10 CAN_F11R1_FB10_Msk GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) TIM_CR1_DIR_Pos (4U) ETH_PTPTTHR_TTSH_Pos (0U) DMA_HIFCR_CTCIF4_Pos (5U) SYSCFG_EXTICR4_EXTI13_PG 0x0060U CAN_FFA1R_FFA16_Pos (16U) ETH_MACMIIAR_CR_Div16_Pos (3U) USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos) SPI_FLAG_MASK (SPI_SR_RXNE | SPI_SR_TXE | SPI_SR_BSY | SPI_SR_CRCERR | SPI_SR_MODF | SPI_SR_OVR | SPI_SR_FRE) IS_GPIO_PIN(PIN) (((((uint32_t)PIN) & GPIO_PIN_MASK ) != 0x00U) && ((((uint32_t)PIN) & ~GPIO_PIN_MASK) == 0x00U)) __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE TIM_DIER_COMIE_Pos (5U) USB_OTG_HCCHAR_MPSIZ_Pos (0U) RTC_BKP18R_Pos (0U) USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk FSMC_PATT3_ATTWAIT3_7 (0x80UL << FSMC_PATT3_ATTWAIT3_Pos) __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED ETH_MACFCR_RFCE_Pos (2U) CAN_F1R1_FB6 CAN_F1R1_FB6_Msk GPIO_IDR_IDR_12 GPIO_IDR_ID12 GPIO_IDR_ID9_Pos (9U) RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos) USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos) RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos) NVIC_PRIORITYGROUP_4 0x00000003U CAN_F0R2_FB6 CAN_F0R2_FB6_Msk EXTI_IMR_IM14 EXTI_IMR_MR14 FSMC_BWTR3_ADDHLD_3 (0x8UL << FSMC_BWTR3_ADDHLD_Pos) OPTIONBYTE_USER 0x00000004U RCC_PLLI2SCFGR_PLLI2SN_Pos (6U) RTC_CR_ALRAE_Pos (8U) SYSCFG_EXTICR2_EXTI4_PF 0x0005U SPI_CR2_SSOE_Pos (2U) DMA_PDATAALIGN_BYTE 0x00000000U RCC_AHB1LPENR_ETHMACTXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos) APSR_Z_Msk (1UL << APSR_Z_Pos) DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos) DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos) CAN_F6R1_FB9 CAN_F6R1_FB9_Msk RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk __HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET) __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER CAN_TSR_ALST0 CAN_TSR_ALST0_Msk APSR_Q_Msk (1UL << APSR_Q_Pos) NVIC ((NVIC_Type *) NVIC_BASE ) GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) USB_OTG_DOEPCTL_SODDFRM_Pos (29U) Audio_SDA_Pin GPIO_PIN_9 __HAL_RCC_ADC3_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN)) ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos) SDMMC1_IRQHandler SDIO_IRQHandler USE_HAL_LPTIM_REGISTER_CALLBACKS 0U __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__)) TIM14 ((TIM_TypeDef *) TIM14_BASE) CAN_F6R1_FB28_Pos (28U) TIM_DMABase_CCR4 TIM_DMABASE_CCR4 __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos) EXTI_PR_PR9 EXTI_PR_PR9_Msk __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET CAN_F11R2_FB6_Pos (6U) SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk GPIO_AFRL_AFSEL1_Pos (4U) ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) CAN_F8R1_FB20 CAN_F8R1_FB20_Msk CAN_F2R1_FB25 CAN_F2R1_FB25_Msk FSMC_SR3_IFEN FSMC_SR3_IFEN_Msk DWT_LSUCNT_LSUCNT_Pos 0U RTC_TSTR_SU RTC_TSTR_SU_Msk IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos) CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos) __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE WWDG_CR_T_Pos (0U) EXTI_GPIOC 0x00000002u USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos) CAN_F0R2_FB21 CAN_F0R2_FB21_Msk DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk __HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN)) __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL FSMC_BTR1_ADDHLD FSMC_BTR1_ADDHLD_Msk RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) __HAL_RCC_SDMMC1_IS_CLK_DISABLED __HAL_RCC_SDIO_IS_CLK_DISABLED EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos) __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U) PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos) ETH_TX_BUF_SIZE ETH_MAX_PACKET_SIZE USB_OTG_HCINT_ACK_Pos (5U) CAN_F5R2_FB14_Pos (14U) USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos) USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos) FSMC_BTR4_DATAST_Msk (0xFFUL << FSMC_BTR4_DATAST_Pos) RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos) I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk __int_fast16_t_defined 1 GPIO_MODER_MODE8_1 GPIO_MODER_MODER8_1 __HAL_RCC_TIM7_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET) __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED CAN_F7R2_FB30_Pos (30U) FSMC_PATT2_ATTHOLD2_2 (0x04UL << FSMC_PATT2_ATTHOLD2_Pos) DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk RTC_BKP4R_Pos (0U) __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0U) DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk GPIO_ODR_OD12_Pos (12U) I2C_OAR2_ENDUAL_Msk (0x1UL << I2C_OAR2_ENDUAL_Pos) CAN_F11R1_FB31_Pos (31U) HAL_FMPI2C_Slave_Sequential_Receive_IT HAL_FMPI2C_Slave_Seq_Receive_IT CAN_FFA1R_FFA15_Pos (15U) ITM_TCR_ITMENA_Msk (1UL ) I2C_CR2_ITEVTEN_Pos (9U) RCC_CIR_HSERDYIE_Pos (11U) UNUSED(X) (void)X FSMC_BCR2_CPSIZE_Msk (0x7UL << FSMC_BCR2_CPSIZE_Pos) CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos) CAN_F0R2_FB4_Pos (4U) __HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); UNUSED(tmpreg); } while(0U) ARM_MPU_ACCESS_(TypeExtField,IsShareable,IsCacheable,IsBufferable) ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) SCB_CPUID_REVISION_Msk (0xFUL ) USART_CR1_M_Pos (12U) CAN_F5R1_FB23 CAN_F5R1_FB23_Msk RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk HC_STALL CAN_F10R1_FB8 CAN_F10R1_FB8_Msk CAN_F2R2_FB4 CAN_F2R2_FB4_Msk _UINT64_T_DECLARED  CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos) USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos) GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk __LARGEFILE_VISIBLE 0 __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE CAN_F7R2_FB24_Pos (24U) RCC_CFGR_SWS_HSI 0x00000000U TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos) RCC_AHB1LPENR_ETHMACTXLPEN_Pos (26U) __HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE) DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos) CAN_F13R1_FB18_Pos (18U) CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos) CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos) CAN_F11R1_FB25_Pos (25U) STS_SETUP_UPDT 6U CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos) CAN_F3R2_FB30 CAN_F3R2_FB30_Msk FSMC_PMEM3_MEMHIZ3_Pos (24U) TIM_CCMR1_IC1F_Pos (4U) SPI_CR2_FRF_Pos (4U) USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos) GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1 __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk I2C_SR1_ADD10 I2C_SR1_ADD10_Msk TIM_CCER_CC1NP_Pos (3U) CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos) FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk EXTI_EMR_EM4 EXTI_EMR_MR4 GPIO_OTYPER_OT1_Pos (1U) FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos) USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) CAN_F8R2_FB17 CAN_F8R2_FB17_Msk CoreDebug_DHCSR_C_DEBUGEN_Pos 0U CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos) USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) FSMC_PATT2_ATTHOLD2_Pos (16U) __HAL_DBGMCU_FREEZE_CAN2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP)) RCC_RTCCLKSOURCE_HSE_DIV2 0x00020300U RTC_TSTR_ST_Pos (4U) FSMC_BWTR1_ADDSET_3 (0x8UL << FSMC_BWTR1_ADDSET_Pos) __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET FSMC_PCR3_TAR_3 (0x8UL << FSMC_PCR3_TAR_Pos) __HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0U) xPSR_Z_Msk (1UL << xPSR_Z_Pos) PWR_CSR_WUF_Pos (0U) CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos) EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk GPIO_MODER_MODE2_Msk GPIO_MODER_MODER2_Msk CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD FSMC_PATT3_ATTHOLD3_5 (0x20UL << FSMC_PATT3_ATTHOLD3_Pos) xPSR_Q_Msk (1UL << xPSR_Q_Pos) CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos) I2C_LAST_FRAME_NO_STOP 0x00000010U DMA_LISR_HTIF2_Pos (20U) DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0 CAN_F10R2_FB11_Pos (11U) SPI_NSS_HARD_OUTPUT (SPI_CR2_SSOE << 16U) __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U) RCC_CFGR_PPRE1_Pos (10U) CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos) _SYS_SIZE_T_H  __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT CAN_F7R2_FB1_Pos (1U) FSMC_PIO4_IOSET4_3 (0x08UL << FSMC_PIO4_IOSET4_Pos) CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos) MPU_REGION_SIZE_1GB ((uint8_t)0x1D) FSMC_PMEM4_MEMWAIT4_6 (0x40UL << FSMC_PMEM4_MEMWAIT4_Pos) DBGMCU_CR_DBG_STOP_Pos (1U) ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos) FSMC_BCR1_BURSTEN FSMC_BCR1_BURSTEN_Msk CAN_F9R2_FB28_Pos (28U) GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) ETH_MACDBGR_MSFRWCS_1 (0x2UL << ETH_MACDBGR_MSFRWCS_Pos) SPI_NSS_HARD_INPUT (0x00000000U) RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos) GPIO_BSRR_BS_7 GPIO_BSRR_BS7 SDIO_DLEN_DATALENGTH_Pos (0U) CAN_F1R1_FB18_Pos (18U) CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos) USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk OB_WRP_SECTOR_10 0x00000400U __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET CAN_MCR_DBF_Msk (0x1UL << CAN_MCR_DBF_Pos) ETH_MMCRIR_RGUFS_Msk (0x1UL << ETH_MMCRIR_RGUFS_Pos) CAN_F11R1_FB21_Pos (21U) FSMC_PATT3_ATTHOLD3_Pos (16U) SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) WWDG_CFR_W WWDG_CFR_W_Msk CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos) __HAL_RCC_ETH_IS_CLK_DISABLED() (__HAL_RCC_ETHMAC_IS_CLK_DISABLED() && __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() && __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()) USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk ETH_DMAOMR_RTC_32Bytes 0x00000008U DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos) CAN_F11R1_FB7_Pos (7U) CRC_DR_DR CRC_DR_DR_Msk FSMC_PATT3_ATTWAIT3_1 (0x02UL << FSMC_PATT3_ATTWAIT3_Pos) xfer_buff SYSCFG_EXTICR3_EXTI10_PE 0x0400U HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 __HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET) USB_OTG_PCGCCTL_BASE 0xE00UL FSMC_BTR4_ADDHLD FSMC_BTR4_ADDHLD_Msk CAN_F8R2_FB12 CAN_F8R2_FB12_Msk CAN_F3R2_FB20_Pos (20U) FSMC_PATT2_ATTHOLD2_7 (0x80UL << FSMC_PATT2_ATTHOLD2_Pos) RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) FSMC_PATT4_ATTSET4_Msk (0xFFUL << FSMC_PATT4_ATTSET4_Pos) GPIO_ODR_OD12 GPIO_ODR_OD12_Msk FLASHSIZE_BASE 0x1FFF7A22UL EP_SPEED_HIGH 2U FSMC_BCR4_MBKEN_Pos (0U) USB_OTG_MODE_HOST 1U DCMI_BASE (AHB2PERIPH_BASE + 0x50000UL) IS_PWR_WAKEUP_PIN(PIN) ((PIN) == PWR_WAKEUP_PIN1) CAN_F11R2_FB2_Pos (2U) CAN_F3R1_FB28_Pos (28U) CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos) ADC_CSR_JSTRT3_Msk (0x1UL << ADC_CSR_JSTRT3_Pos) CAN_TI0R_STID CAN_TI0R_STID_Msk TIM_DMAR_DMAB_Pos (0U) USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk EXTI_FTSR_TR7_Pos (7U) FLASH_FLAG_PGPERR FLASH_SR_PGPERR USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos) __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED SPI_CR1_DFF SPI_CR1_DFF_Msk __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) __HAL_DBGMCU_FREEZE_TIM11() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM11_STOP)) COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 USB_OTG_FS_MAX_IN_ENDPOINTS 4U ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos) __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN)) ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE WWDG_CFR_W_Pos (0U) CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos) FLASH_OPT_KEY2 0x4C5D6E7FU RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) EXTI_EMR_MR15 EXTI_EMR_MR15_Msk ETH_MACFCR_UPFD_Pos (3U) SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos) DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos) I2S_AUDIOFREQ_11K (11025U) __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED I2C_DIRECTION_TRANSMIT 0x00000001U USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos) RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) ETH_MMCTGFSCCR_TGFSCC ETH_MMCTGFSCCR_TGFSCC_Msk __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_ETHMACRST)) INJECTED_GROUP ADC_INJECTED_GROUP RCC_APB1LPENR_TIM7LPEN_Pos (5U) MPU_RBAR_REGION_Pos 0U __HAL_DBGMCU_UNFREEZE_TIM4() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM4_STOP)) __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE ETH_MACDBGR_MMTEA_Msk (0x1UL << ETH_MACDBGR_MMTEA_Pos) ETH_MACA3HR_AE_Pos (31U) CAN_F6R1_FB7 CAN_F6R1_FB7_Msk RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) CAN_F0R1_FB5_Pos (5U) TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos) CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos) __HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN)) __CM_CMSIS_VERSION_MAIN ( 5U) CAN_F2R2_FB14_Pos (14U) CAN_F6R2_FB5_Pos (5U) EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos) DCMI_IER_OVF_IE DCMI_IER_OVR_IE RCC_AHB1LPENR_FLITFLPEN_Pos (15U) RTC_WPR_KEY_Pos (0U) __HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN)) __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN)) CAN_FFA1R_FFA8_Pos (8U) DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos) xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) FSMC_PATT3_ATTSET3_7 (0x80UL << FSMC_PATT3_ATTSET3_Pos) NOR_StatusTypedef HAL_NOR_StatusTypeDef IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN); UNUSED(tmpreg); } while(0U) CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk RCC_APB1LPENR_TIM14LPEN_Pos (8U) FSMC_BCR2_FACCEN_Pos (6U) DMA_PRIORITY_HIGH ((uint32_t)DMA_SxCR_PL_1) __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED __HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART6RST)) SDIO_ICR_RXOVERRC_Pos (5U) FSMC_BCR3_EXTMOD_Pos (14U) TIM_DMABase_ARR TIM_DMABASE_ARR ETH_MACA2HR_AE_Pos (31U) I2C_OAR1_ADD1_Pos (1U) FSMC_PATT4_ATTHIZ4_6 (0x40UL << FSMC_PATT4_ATTHIZ4_Pos) EXTI_EMR_MR11_Pos (11U) ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE USART_SR_TXE USART_SR_TXE_Msk CAN_FA1R_FACT1_Pos (1U) __HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST)) DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos) CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos) DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk FSMC_BTR4_ADDHLD_3 (0x8UL << FSMC_BTR4_ADDHLD_Pos) ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT __HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET) DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos) CAN_F4R2_FB24_Pos (24U) DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) CAN_F2R2_FB31_Pos (31U) ETH_DMASR_AIS ETH_DMASR_AIS_Msk ETH_PTPTSLR_STPNS_Msk (0x1UL << ETH_PTPTSLR_STPNS_Pos) SPI_I2SCFGR_I2SE_Pos (10U) RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) PTRDIFF_MIN (-PTRDIFF_MAX - 1) CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos) IS_I2C_OWN_ADDRESS2(ADDRESS2) (((ADDRESS2) & 0xFFFFFF01U) == 0U) CAN_FA1R_FACT20_Pos (20U) I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos) __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST)) SYSCFG_EXTICR2_EXTI7_PE 0x4000U __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE FSMC_PMEM3_MEMWAIT3 FSMC_PMEM3_MEMWAIT3_Msk DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos) EXTI_PR_PR0 EXTI_PR_PR0_Msk CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos) ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos) ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos) I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos) CAN_FS1R_FSC3_Pos (3U) CAN_F4R2_FB18_Pos (18U) USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos) RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos) CAN_F10R1_FB18 CAN_F10R1_FB18_Msk USART_GTPR_PSC_6 (0x40UL << USART_GTPR_PSC_Pos) USB_OTG_HCINT_CHH_Pos (1U) ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT NVIC_GetPendingIRQ __NVIC_GetPendingIRQ USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos) ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos) RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk ETH_MACPMTCSR_WFFRPR ETH_MACPMTCSR_WFFRPR_Msk SDIO_MASK_DCRCFAILIE_Pos (1U) SYSCFG_EXTICR1_EXTI0_PA 0x0000U ETH_DMASR_ERS_Msk (0x1UL << ETH_DMASR_ERS_Pos) TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) ETH_MMCCR_ROR_Pos (2U) CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos) __HAL_I2SEXT_ENABLE_IT(__HANDLE__,__INTERRUPT__) (I2SxEXT((__HANDLE__)->Instance)->CR2 |= (__INTERRUPT__)) EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos) DMA_IT_DME ((uint32_t)DMA_SxCR_DMEIE) RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos) ETH_MACFFR_HU_Msk (0x1UL << ETH_MACFFR_HU_Pos) CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos) RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos) MPU_REGION_SIZE_256B ((uint8_t)0x07) FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk RCC_CIR_LSIRDYC_Pos (16U) SYSCFG_EXTICR1_EXTI1_PC 0x0020U CAN_IER_FOVIE0_Pos (3U) USB_OTG_DCTL_TCTL_Pos (4U) ADC_CCR_DELAY ADC_CCR_DELAY_Msk GPIO_BRR_BR6_Msk GPIO_BSRR_BR6_Msk CAN_F9R1_FB9 CAN_F9R1_FB9_Msk __HAL_RCC_CRC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST)) ETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos) __HAL_RCC_WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN)) CAN_F8R2_FB9 CAN_F8R2_FB9_Msk RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk EXTI_IMR_IM6 EXTI_IMR_MR6 I2C_OAR1_ADD7_Pos (7U) PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE RTC_CR_POL_Pos (20U) CS_I2C_SPI_GPIO_Port GPIOE CAN_F10R2_FB25 CAN_F10R2_FB25_Msk CAN_F6R2_FB28_Pos (28U) MPU_REGION_SIZE_16MB ((uint8_t)0x17) USB_OTG_DCFG_NZLSOHSK_Pos (2U) RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos) __FPU_USED 1U TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos) USB_OTG_PKTSTS_Pos (17U) __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos) CAN_F10R1_FB29_Pos (29U) EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk max_packet GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) ETH_MACDBGR_RFFL_Msk (0x3UL << ETH_MACDBGR_RFFL_Pos) CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos) EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos) USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk SYSCFG_EXTICR2_EXTI5_PD 0x0030U IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) CAN_F13R2_FB22_Pos (22U) PWR_CR_PLS_LEV4 0x00000080U GPIO_ODR_ODR_1 GPIO_ODR_OD1 IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8)) USART_SR_NE USART_SR_NE_Msk __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos) FLASH_ACR_PRFTEN_Pos (8U) IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE __HAL_I2SEXT_ENABLE(__HANDLE__) (I2SxEXT((__HANDLE__)->Instance)->I2SCFGR |= SPI_I2SCFGR_I2SE) __NEWLIB_PATCHLEVEL__ 0 CAN_F3R1_FB9_Pos (9U) __HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); UNUSED(tmpreg); } while(0U) CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos) CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos) INTPTR_MIN (-__INTPTR_MAX__ - 1) EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos) CAN_MSR_RXM_Pos (9U) __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD) ETH_DMASR_RPS_Waiting ETH_DMASR_RPS_Waiting_Msk CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos) FSMC_BTR1_BUSTURN_3 (0x8UL << FSMC_BTR1_BUSTURN_Pos) CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos) SysTick_LOAD_RELOAD_Pos 0U CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos) RTC_BKP12R RTC_BKP12R_Msk CAN_F3R1_FB31 CAN_F3R1_FB31_Msk CAN_F9R1_FB23_Pos (23U) FSMC_BWTR1_ADDSET_1 (0x2UL << FSMC_BWTR1_ADDSET_Pos) RCC_APB1LPENR_TIM3LPEN_Pos (1U) CAN_F6R2_FB10 CAN_F6R2_FB10_Msk CoreDebug_DHCSR_C_MASKINTS_Pos 3U RCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos) CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos) RCC_CR_BYTE2_ADDRESS 0x40023802U ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk USE_HAL_PCCARD_REGISTER_CALLBACKS 0U RTC_BASE (APB1PERIPH_BASE + 0x2800UL) DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk EXTI_FTSR_TR1_Pos (1U) MAC_ADDR0 2U FSMC_PATT2_ATTHOLD2_1 (0x02UL << FSMC_PATT2_ATTHOLD2_Pos) ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos) __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) RCC_PLLI2SCFGR_PLLI2SR_Pos (28U) CAN_FS1R_FSC26_Msk (0x1UL << CAN_FS1R_FSC26_Pos) ETH_DMABMR_RTPR ETH_DMABMR_RTPR_Msk CAN_F12R2_FB14 CAN_F12R2_FB14_Msk RTC_CALR_CALW16 RTC_CALR_CALW16_Msk COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U) CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos) CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos) Audio_RST_Pin GPIO_PIN_4 USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk RCC_FLAG_WWDGRST ((uint8_t)0x7E) RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) FSMC_BCR2_MUXEN_Msk (0x1UL << FSMC_BCR2_MUXEN_Pos) CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos) ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U USART_CR1_RWU USART_CR1_RWU_Msk USART_SR_NE_Pos (2U) FPU_FPDSCR_DN_Pos 25U RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk EXTI_GPIOF 0x00000005u RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk CAN_F6R1_FB27 CAN_F6R1_FB27_Msk CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos) CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos) CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk FSMC_PMEM2_MEMHOLD2_Pos (16U) GPIO_BSRR_BR_12 GPIO_BSRR_BR12 USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk USE_HAL_RNG_REGISTER_CALLBACKS 0U __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE CAN_F10R1_FB14_Pos (14U) RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk CAN_F11R2_FB25_Pos (25U) RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos) RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) CAN_F2R2_FB29 CAN_F2R2_FB29_Msk MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos) GPIO_MODER_MODE5_Msk GPIO_MODER_MODER5_Msk __HAL_RCC_FSMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FSMCEN)) GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos) FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5 FLASH_OPTCR_nRST_STDBY_Pos (7U) GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk CAN_F10R2_FB31_Pos (31U) RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2 FSMC_BCR3_BURSTEN_Pos (8U) __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos) __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 PWR_PVDLEVEL_6 PWR_CR_PLS_LEV6 USB_OTG_DIEPMSK_INEPNMM_Pos (5U) CAN_F11R2_FB19_Pos (19U) I2S2ext ((SPI_TypeDef *) I2S2ext_BASE) CAN_TSR_ALST1_Pos (10U) RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) CAN_TDT2R_TIME_Pos (16U) STS_GOUT_NAK 1U TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) CAN_F8R1_FB13 CAN_F8R1_FB13_Msk USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U) __HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) != RESET) CAN_F2R1_FB18 CAN_F2R1_FB18_Msk RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk DfsdmClockSelection Dfsdm1ClockSelection FLASH_OPTCR1_nWRP_2 (0x004UL << FLASH_OPTCR1_nWRP_Pos) CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos) GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1 TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos) FSMC_BTR4_DATAST_4 (0x10UL << FSMC_BTR4_DATAST_Pos) USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos) GPIO_ODR_OD6_Pos (6U) CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos) ETH_DMASR_RPS_Fetching_Pos (17U) I2S3_SCK_GPIO_Port GPIOC CAN_F7R1_FB2 CAN_F7R1_FB2_Msk ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos) GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) CAN_TSR_TXOK0_Pos (1U) FSMC_PMEM2_MEMHIZ2_6 (0x40UL << FSMC_PMEM2_MEMHIZ2_Pos) CAN_F10R1_FB31 CAN_F10R1_FB31_Msk CAN_F8R2_FB1_Pos (1U) __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACPTPLPEN)) __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN)) __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE CAN_F13R1_FB25 CAN_F13R1_FB25_Msk FSMC_PMEM4_MEMHOLD4 FSMC_PMEM4_MEMHOLD4_Msk ETH_MACFCR_RFCE ETH_MACFCR_RFCE_Msk CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos) __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos) EXTI_RTSR_TR21_Pos (21U) EXTI_PR_PR13_Pos (13U) CAN_F13R2_FB29_Pos (29U) __HAL_RCC_TIM10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST)) CAN_F2R1_FB5_Pos (5U) GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk __HAL_RCC_SDIO_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); UNUSED(tmpreg); } while(0U) RCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos) DMA1_Stream4_BASE (DMA1_BASE + 0x070UL) GPIO_MODER_MODE14_Pos GPIO_MODER_MODER14_Pos DAC_CR_TEN2_Pos (18U) CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos) CAN_F4R2_FB14_Pos (14U) UINT16_C(x) __UINT16_C(x) EXTI_FTSR_TR18_Pos (18U) EXTI_EMR_MR7_Pos (7U) CAN_F6R1_FB4 CAN_F6R1_FB4_Msk RTC_TR_SU_Pos (0U) IWDG_KR_KEY_Pos (0U) DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMA CAN_F5R2_FB4 CAN_F5R2_FB4_Msk RCC_CFGR_MCO2_Pos (30U) USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U) IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos) TIM_CR2_CCUS TIM_CR2_CCUS_Msk SPI_CR1_RXONLY_Pos (10U) ETH_DMASR_EBS_ReadTransf_Msk (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos) TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE TEST_K 2U CAN_FFA1R_FFA11_Pos (11U) ETH_MACFFR_RA_Pos (31U) GPIO_IDR_ID13_Pos (13U) USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U) IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL)) ETH_MACA2HR_MACA2H_Pos (0U) USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U) GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3 CAN_F4R1_FB13_Pos (13U) __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH CAN_F12R1_FB20 CAN_F12R1_FB20_Msk RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk WRITE_REG(REG,VAL) ((REG) = (VAL)) FSMC_PATT4_ATTSET4 FSMC_PATT4_ATTSET4_Msk USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk SYSCFG_EXTICR4_EXTI15_Pos (12U) FSMC_BCR3_MUXEN_Pos (1U) __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE SCB_DFSR_BKPT_Pos 1U USB_OTG_DIEPMSK_XFRCM_Pos (0U) RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk GPIO_AF4_I2C2 ((uint8_t)0x04) __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq TPI_ITATBCTR2_ATREADY1_Msk (0x1UL ) CAN_F3R2_FB23 CAN_F3R2_FB23_Msk I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos) CAN_F4R2_FB6 CAN_F4R2_FB6_Msk SDIO_STA_SDIOIT_Pos (22U) USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk GPIO_BRR_BR12_Msk GPIO_BSRR_BR12_Msk GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1 RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI GPIO_OSPEEDR_OSPEED13_Pos (26U) I2C_LAST_FRAME 0x00000020U SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) RCC_APB2RSTR_TIM10RST_Pos (17U) GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) ETH_TXBUFNB 4U IS_SPI_DIRECTION_2LINES_OR_1LINE(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || ((__MODE__) == SPI_DIRECTION_1LINE)) GPIO_IDR_ID13 GPIO_IDR_ID13_Msk FSMC_SR4_IFS_Pos (2U) __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk FSMC_PATT3_ATTWAIT3_6 (0x40UL << FSMC_PATT3_ATTWAIT3_Pos) GPIO_SPEED_FREQ_HIGH 0x00000002U TIM_DMABase_SR TIM_DMABASE_SR CAN_F7R1_FB26 CAN_F7R1_FB26_Msk DAC1_CHANNEL_1 DAC_CHANNEL_1 GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk CAN_TDH1R_DATA5_Pos (8U) CAN_F6R1_FB23_Pos (23U) FSMC_BCR4_WAITEN_Pos (13U) RCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos) CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos) CAN_F1R1_FB26_Pos (26U) __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN)) DMA_FLAG_TEIF0_4 0x00000008U SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos) __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) TIM_CCER_CC1P_Pos (1U) RCC_FLAG_PINRST ((uint8_t)0x7A) TEST_FORCE_EN 5U ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos) __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET GPIO_MODER_MODE11_0 GPIO_MODER_MODER11_0 DMA_IT_FE 0x00000080U FSMC_PCR2_TCLR_1 (0x2UL << FSMC_PCR2_TCLR_Pos) ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk SPI_BAUDRATEPRESCALER_8 (SPI_CR1_BR_1) ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos) __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (FLASH->CR &= ~(uint32_t)(__INTERRUPT__)) CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos) RCC_APB1LPENR_I2C3LPEN_Pos (23U) FSMC_PMEM3_MEMSET3_1 (0x02UL << FSMC_PMEM3_MEMSET3_Pos) ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) FSMC_SR3_IFEN_Pos (5U) HAL_DMA_ERROR_NONE 0x00000000U FORMAT_BIN RTC_FORMAT_BIN DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) CAN_F6R1_FB17_Pos (17U) RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk ADC_CSR_OVR3_Pos (21U) RTC_BKP0R_Pos (0U) USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk ETH_MMCCR_CSR ETH_MMCCR_CSR_Msk FSMC_BTR4_BUSTURN_2 (0x4UL << FSMC_BTR4_BUSTURN_Pos) USB_OTG_HCCHAR_EPNUM_Pos (11U) ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos) DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos) VBUS_FS_Pin GPIO_PIN_9 IWDG_PR_PR IWDG_PR_PR_Msk TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk ETH_MACDBGR_MMRPEA ETH_MACDBGR_MMRPEA_Msk __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT)) RCC_AHB1ENR_ETHMACPTPEN_Pos (28U) DWT_CTRL_SYNCTAP_Pos 10U USBx_HOST ((USB_OTG_HostTypeDef *)(USBx_BASE + USB_OTG_HOST_BASE)) GPIO_LCKR_LCK1_Pos (1U) CAN_F9R1_FB12 CAN_F9R1_FB12_Msk RCC_PLLP_DIV8 0x00000008U GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) CAN_F3R1_FB17 CAN_F3R1_FB17_Msk EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos) SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED RCC_CFGR_SWS_PLL 0x00000008U EXTI_IMR_MR17 EXTI_IMR_MR17_Msk CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos) CAN_F1R2_FB24_Pos (24U) CAN_F12R2_FB15_Pos (15U) USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk USB_OTG_DOEPINT_OTEPDIS_Pos (4U) TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) GPIO_OTYPER_OT4_Pos (4U) __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET RCC_APB2ENR_TIM8EN_Pos (1U) EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos) __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos) RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos) CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos) FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk DMA_LISR_FEIF0_Pos (0U) TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) Audio_RST_GPIO_Port GPIOD __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U) ODEN_BIT_NUMBER PWR_CR_ODEN_Pos EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk ETH_MACSR_PMTS_Pos (3U) CAN_F8R1_FB27_Pos (27U) IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE)) CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos) GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) FSMC_PMEM3_MEMHOLD3_1 (0x02UL << FSMC_PMEM3_MEMHOLD3_Pos) USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos) ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos) ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos) FSMC_BWTR2_BUSTURN_2 (0x4UL << FSMC_BWTR2_BUSTURN_Pos) CAN_F8R2_FB31 CAN_F8R2_FB31_Msk CAN_F8R1_FB2_Pos (2U) GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos) EXTI_PIN_MASK 0x0000001Fu RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos) TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) ETH_DMAIER_TBUIE ETH_DMAIER_TBUIE_Msk RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos) __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE CLEAR_IN_EP_INTR(__EPNUM__,__INTERRUPT__) (USBx_INEP(__EPNUM__)->DIEPINT = (__INTERRUPT__)) MPU_REGION_SIZE_8MB ((uint8_t)0x16) CAN_MCR_TXFP_Pos (2U) SCB_SHCSR_PENDSVACT_Pos 10U SYSCFG_EXTICR3_EXTI8_PF 0x0005U USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos) SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) SDIO_MASK_RXFIFOFIE_Pos (17U) TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL) ADC1_BASE (APB2PERIPH_BASE + 0x2000UL) FSMC_BWTR2_DATAST_0 (0x01UL << FSMC_BWTR2_DATAST_Pos) __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD) EXTI_GPIOE 0x00000004u CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos) EXTI_LINE_19 (EXTI_CONFIG | 0x13u) CAN_BTR_TS1 CAN_BTR_TS1_Msk SPI_SR_RXNE SPI_SR_RXNE_Msk CAN_F0R1_FB8 CAN_F0R1_FB8_Msk EXTI_SWIER_SWIER17_Pos (17U) SDIO_DCTRL_DMAEN_Msk (0x1UL << SDIO_DCTRL_DMAEN_Pos) GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0 __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U) LSE_STARTUP_TIMEOUT 5000U DWT_CTRL_PCSAMPLENA_Pos 12U DAC_CR_TEN2 DAC_CR_TEN2_Msk CAN_F9R1_FB12_Pos (12U) I2C_SR1_SB I2C_SR1_SB_Msk RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 RCC_APB1RSTR_TIM7RST_Pos (5U) FLASH_SCALE1_LATENCY2_FREQ 60000000U EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk CAN_F7R2_FB13_Pos (13U) RCC_AHB1LPENR_ETHMACLPEN RCC_AHB1LPENR_ETHMACLPEN_Msk ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE EXTI ((EXTI_TypeDef *) EXTI_BASE) CAN_F11R1_FB14_Pos (14U) FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST __CMSIS_VERSION_H  CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos) TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) FSMC_PIO4_IOHIZ4_7 (0x80UL << FSMC_PIO4_IOHIZ4_Pos) RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos) CAN_F4R2_FB22 CAN_F4R2_FB22_Msk FSMC_PMEM2_MEMHIZ2_3 (0x08UL << FSMC_PMEM2_MEMHIZ2_Pos) EP_TYPE_ISOC 1U GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2 FSMC_BTR3_BUSTURN_1 (0x2UL << FSMC_BTR3_BUSTURN_Pos) FSMC_PATT4_ATTWAIT4_7 (0x80UL << FSMC_PATT4_ATTWAIT4_Pos) MPU_RBAR_REGION_Msk (0xFUL ) USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos) CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) CAN_F13R1_FB30_Pos (30U) CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos) __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) GOTGCTL USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos) TIM_BDTR_BKE_Pos (12U) RCC_PLLN_MIN_VALUE 50U ETH_RXBUFNB 4U ETH_MACCR_TE ETH_MACCR_TE_Msk ADC_SMPR1_SMP13_Pos (9U) CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos) USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk RCC_RTCCLKSOURCE_HSE_DIV29 0x001D0300U CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos) HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode __HAL_DBGMCU_UNFREEZE_WWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP)) I2C_CR1_ALERT_Pos (13U) CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk TIM_DMABase_OR3 TIM_DMABASE_OR3 ETH_DMASR_RWTS_Pos (9U) CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos) CAN_F9R2_FB23_Pos (23U) __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET CAN_F6R1_FB3 CAN_F6R1_FB3_Msk IS_RCC_PLLI2SN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U)) ADC_CSR_JEOC1_Pos (2U) FPU_MVFR0_A_SIMD_registers_Msk (0xFUL ) CAN_F13R1_FB24_Pos (24U) CAN_F1R2_FB1 CAN_F1R2_FB1_Msk DBGMCU_CR_TRACE_IOEN_Pos (5U) ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos) RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) FSMC_BCR1_CBURSTRW_Msk (0x1UL << FSMC_BCR1_CBURSTRW_Pos) EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos) FSMC_BTR2_ADDSET_2 (0x4UL << FSMC_BTR2_ADDSET_Pos) GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk CAN_F7R2_FB18 CAN_F7R2_FB18_Msk RTC_CR_FMT RTC_CR_FMT_Msk SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos) CAN_F0R2_FB13 CAN_F0R2_FB13_Msk DMA_SxCR_CHSEL_Pos (25U) ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) HC_NAK DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos) SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL) CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos) CAN_F9R2_FB17_Pos (17U) GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) CAN_TDL1R_DATA2_Pos (16U) DMA_FLAG_HTIF0_4 0x00000010U __HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~DMA_SxCR_EN) __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE RCC_AHB1RSTR_GPIOHRST_Pos (7U) USB_OTG_GUSBCFG_PHYLPCS_Pos (15U) ETH_DMAOMR_TSF ETH_DMAOMR_TSF_Msk DAC_CR_TSEL1_Pos (3U) TIM_CCMR2_OC3M_Pos (4U) TIM_SR_UIF TIM_SR_UIF_Msk __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN)) FPU_FPCCR_LSPACT_Msk (1UL ) RCC_BDCR_BDRST_Pos (16U) CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos) CAN_F1R1_FB30_Pos (30U) SDIO_DCTRL_DBLOCKSIZE_1 (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos) EXTI_LINE_1 (EXTI_GPIO | 0x01u) RCC_DBP_TIMEOUT_VALUE 2U _INT32_T_DECLARED  ETH_MACCR_APCS_Pos (7U) CAN_F12R2_FB10_Pos (10U) GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) GPIO_AFRH_AFSEL14_Pos (24U) GPIO_BSRR_BR_13 GPIO_BSRR_BR13 DAC_CR_BOFF1_Pos (1U) USB_OTG_DPID USB_OTG_DPID_Msk CAN_F13R2_FB16 CAN_F13R2_FB16_Msk CAN_F0R1_FB18_Pos (18U) LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0 RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) FSMC_PATT2_ATTHOLD2_6 (0x40UL << FSMC_PATT2_ATTHOLD2_Pos) SYSCFG_EXTICR3_EXTI10_PD 0x0300U HPRT0_PRTSPD_HIGH_SPEED 0U __ADDR_3rd_CYCLE ADDR_3RD_CYCLE DMA_HIFCR_CDMEIF7_Pos (24U) GPIO_BSRR_BR14_Pos (30U) RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) ETH_MMCRIMR_RFAEM ETH_MMCRIMR_RFAEM_Msk CAN_FMR_FINIT_Pos (0U) CAN_F9R2_FB30 CAN_F9R2_FB30_Msk CAN_F3R1_FB17_Pos (17U) SDIO_CMD_ENCMDCOMPL_Msk (0x1UL << SDIO_CMD_ENCMDCOMPL_Pos) USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos) CAN_F6R2_FB2_Pos (2U) TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) FSMC_BWTR2_ADDSET_1 (0x2UL << FSMC_BWTR2_ADDSET_Pos) TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk USB_OTG_DCFG_PFIVL_Pos (11U) __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk ETH_DMASR_TBUS_Msk (0x1UL << ETH_DMASR_TBUS_Pos) FSMC_PMEM2_MEMHIZ2_Pos (24U) DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) SPI_I2SPR_I2SDIV_Pos (0U) CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos) RCC_AHB1LPENR_ETHMACRXLPEN_Pos (27U) NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping ETH_MACDBGR_MTFCS ETH_MACDBGR_MTFCS_Msk TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) FSMC_PATT3_ATTHIZ3_5 (0x20UL << FSMC_PATT3_ATTHIZ3_Pos) CAN_RDT0R_TIME_Pos (16U) __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk USB_OTG_DCFG_ERRATIM USB_OTG_DCFG_ERRATIM_Msk UINTPTR_MAX (__UINTPTR_MAX__) ETH_DMASR_TPS_Closing_Msk (0x7UL << ETH_DMASR_TPS_Closing_Pos) I2C_SR1_SB_Pos (0U) __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE FSMC_PIO4_IOWAIT4_1 (0x02UL << FSMC_PIO4_IOWAIT4_Pos) FSMC_PMEM2_MEMWAIT2_0 (0x01UL << FSMC_PMEM2_MEMWAIT2_Pos) TIM_DMABase_OR2 TIM_DMABASE_OR2 DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS CAN_RF0R_RFOM0_Pos (5U) CAN_IER_EPVIE CAN_IER_EPVIE_Msk GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9 assert_param(expr) ((void)0U) SD_SDMMC_FUNCTION_FAILED SD_SDIO_FUNCTION_FAILED FSMC_PMEM3_MEMHOLD3_6 (0x40UL << FSMC_PMEM3_MEMHOLD3_Pos) USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos) USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos) CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos) FSMC_BCR4_ASYNCWAIT_Msk (0x1UL << FSMC_BCR4_ASYNCWAIT_Pos) CAN_F3R1_FB24 CAN_F3R1_FB24_Msk ETH_DMARDLAR_SRL ETH_DMARDLAR_SRL_Msk CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos) FSMC_SR4_FEMPT FSMC_SR4_FEMPT_Msk TIM_DIER_BIE TIM_DIER_BIE_Msk ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) IS_RCC_PLLQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U)) __USART_ENABLE __HAL_USART_ENABLE __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE CAN_F0R2_FB10_Pos (10U) FLASH_CR_SNB_0 (0x01UL << FLASH_CR_SNB_Pos) CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos) RTC_ISR_TAMP2F_Pos (14U) ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos) EXTI_IMR_MR19 EXTI_IMR_MR19_Msk GPIO_MODER_MODE4 GPIO_MODER_MODER4 HCFG_48_MHZ 1U FSMC_BTR1_ADDHLD_2 (0x4UL << FSMC_BTR1_ADDHLD_Pos) HAL_FMPI2C_Master_Sequential_Transmit_IT HAL_FMPI2C_Master_Seq_Transmit_IT IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos) ___int_least16_t_defined 1 ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) __HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET) CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk DMA_LIFCR_CHTIF2_Pos (20U) TIM_CR2_OIS1_Pos (8U) GPIO_MODER_MODE8 GPIO_MODER_MODER8 CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos) CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos) IS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM2) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM3) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM4) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM5) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM9) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM10) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM11) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM12) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM13) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM14) && (((CHANNEL) == TIM_CHANNEL_1)))) USART3_BASE (APB1PERIPH_BASE + 0x4800UL) USB_OTG_GCCFG_VBUSASEN_Msk (0x1UL << USB_OTG_GCCFG_VBUSASEN_Pos) ETH_DMABMR_RDP_32Beat 0x00400000U TPI_FIFO1_ITM_ATVALID_Pos 29U SYSCFG_EXTICR4_EXTI12_PA 0x0000U GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1 TIM_DMABase_CCR1 TIM_DMABASE_CCR1 __have_longlong64 1 ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos) SDIO_CLKCR_PWRSAV_Msk (0x1UL << SDIO_CLKCR_PWRSAV_Pos) RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk SCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) MPU_RASR_SRD_Pos 8U CAN_FM1R_FBM14_Msk (0x1UL << CAN_FM1R_FBM14_Pos) FSMC_SR4_IFEN_Msk (0x1UL << FSMC_SR4_IFEN_Pos) __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET CAN_MSR_ERRI_Pos (2U) SDIO_CLKCR_WIDBUS_Msk (0x3UL << SDIO_CLKCR_WIDBUS_Pos) FLASH_TYPEPROGRAM_WORD 0x00000002U FSMC_SR3_IRS_Pos (0U) SYSCFG_EXTICR4_EXTI13_PC 0x0020U CAN_F5R1_FB10 CAN_F5R1_FB10_Msk FSMC_BCR4_BURSTEN_Msk (0x1UL << FSMC_BCR4_BURSTEN_Pos) I2S_FULLDUPLEXMODE_DISABLE (0x00000000U) CAN_F2R2_FB20_Pos (20U) xPSR_ICI_IT_2_Pos 25U RCC_CFGR_HPRE_DIV256 0x000000E0U CAN_F3R1_FB15_Pos (15U) USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos) TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) TIM_DIER_CC3DE_Pos (11U) FSMC_BWTR2_BUSTURN_0 (0x1UL << FSMC_BWTR2_BUSTURN_Pos) GPIO_LCKR_LCK12_Pos (12U) SDIO_STA_TXUNDERR_Pos (4U) TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4 RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos) CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos) FSMC_ECCR3_ECC3_Pos (0U) USB_OTG_MODE_DRD 2U SDIO_STA_DBCKEND_Msk (0x1UL << SDIO_STA_DBCKEND_Pos) WCHAR_MAX (__WCHAR_MAX__) __HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN)) ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos) __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET USB_OTG_DIEPCTL_USBAEP_Pos (15U) CAN_F11R1_FB28 CAN_F11R1_FB28_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN)) __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE OUTPUT_OD (0x1UL << OUTPUT_TYPE_Pos) SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk HCD_StateTypeDef USB_OTG_FS_MAX_PACKET_SIZE 64U __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : DMA_FLAG_FEIF3_7) SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE CAN_RDH1R_DATA5_Pos (8U) GPIO_BRR_BR11_Pos GPIO_BSRR_BR11_Pos RCC_AHB1RSTR_CRCRST_Pos (12U) CAN_F11R2_FB18_Pos (18U) USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk I2C_SR2_PEC_Pos (8U) CAN_F4R2_FB10 CAN_F4R2_FB10_Msk PWR_CR_PVDE PWR_CR_PVDE_Msk RCC_CR_PLLRDY_Pos (25U) CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos) __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE) __HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE) GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) USB_OTG_GINTMSK_WUIM_Pos (31U) I2S_CPOL_LOW (0x00000000U) DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos) CAN_F4R2_FB30_Pos (30U) FSMC_PATT3_ATTHOLD3_7 (0x80UL << FSMC_PATT3_ATTHOLD3_Pos) __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET) __HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST)) SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk CAN_F10R1_FB24_Pos (24U) USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos) RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) RCC_CR_CSSON RCC_CR_CSSON_Msk ETH_PTPTSHR_STS ETH_PTPTSHR_STS_Msk ETH_PTPTSCR_TSE ETH_PTPTSCR_TSE_Msk RCC_APB1RSTR_PWRRST_Pos (28U) USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U) CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos) DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos) USB_OTG_HCINT_BBERR_Pos (8U) __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT CAN_F3R1_FB4_Pos (4U) TPI_ITATBCTR0_ATREADY2_Pos 0U CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos) DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk ETH_MACFCR_TFCE ETH_MACFCR_TFCE_Msk CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos) USB_OTG_GAHBCFG_DMAEN_Pos (5U) RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos) GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) CAN_F10R1_FB23 CAN_F10R1_FB23_Msk __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE SYSCFG_EXTICR4_EXTI15_PF 0x5000U CAN_F6R2_FB17_Pos (17U) __HAL_RCC_UART4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); UNUSED(tmpreg); } while(0U) IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || ((NUMBER) == MPU_REGION_NUMBER1) || ((NUMBER) == MPU_REGION_NUMBER2) || ((NUMBER) == MPU_REGION_NUMBER3) || ((NUMBER) == MPU_REGION_NUMBER4) || ((NUMBER) == MPU_REGION_NUMBER5) || ((NUMBER) == MPU_REGION_NUMBER6) || ((NUMBER) == MPU_REGION_NUMBER7)) __HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP)) USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk ADC3 ((ADC_TypeDef *) ADC3_BASE) CAN_F13R1_FB17 CAN_F13R1_FB17_Msk CAN_F10R1_FB18_Pos (18U) __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET) ETH_MACDBGR_RFRCS_FLUSHING ETH_MACDBGR_RFRCS_FLUSHING_Msk CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos) PWR_CSR_BRE_Pos (9U) SPI_TIMODE_DISABLE (0x00000000U) RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET CAN_F0R2_FB20 CAN_F0R2_FB20_Msk __STM32F4xx_HAL_I2C_H  TIM_CCER_CC3P TIM_CCER_CC3P_Msk TIM_CR1_CMS TIM_CR1_CMS_Msk SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos) ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) CAN_F4R1_FB11 CAN_F4R1_FB11_Msk USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk CAN_F6R1_FB3_Pos (3U) GPIO_AFRH_AFSEL15_Pos (28U) DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos) USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk _T_SIZE  __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U) FPU_MVFR1_FP_fused_MAC_Pos 28U SYSCFG_EXTICR3_EXTI11_PH 0x7000U ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos) CAN_F0R2_FB23 CAN_F0R2_FB23_Msk GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15 USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos) SDIO_ICR_CEATAENDC SDIO_ICR_CEATAENDC_Msk TIM_SR_CC1OF TIM_SR_CC1OF_Msk FSMC_BTR2_DATAST_2 (0x04UL << FSMC_BTR2_DATAST_Pos) RCC_SYSCLKSOURCE_STATUS_PLLRCLK ((uint32_t)(RCC_CFGR_SWS_0 | RCC_CFGR_SWS_1)) USART_CR3_CTSIE_Pos (10U) RCC_APB2LPENR_SDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos) MPU_REGION_SIZE_1KB ((uint8_t)0x09) CAN_F4R1_FB23 CAN_F4R1_FB23_Msk ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos) CAN_F10R2_FB30 CAN_F10R2_FB30_Msk CAN_F12R1_FB0 CAN_F12R1_FB0_Msk MAC_ADDR5 0U FSMC_BCR3_BURSTEN FSMC_BCR3_BURSTEN_Msk ETH_DMAOMR_TSF_Pos (21U) CAN_F8R2_FB27_Pos (27U) RCC_AHB1ENR_GPIOFEN_Pos (5U) GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos) EXTI_IMR_IM20 EXTI_IMR_MR20 __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET GPIO_BSRR_BS4_Pos (4U) IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos) CAN_F12R1_FB28_Pos (28U) __POSIX_VISIBLE 200809 __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos) CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos) TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) CAN_F12R1_FB12 CAN_F12R1_FB12_Msk __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U) USB_OTG_HAINTMSK_HAINTM_Pos (0U) DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk FSMC_BWTR4_ACCMOD_0 (0x1UL << FSMC_BWTR4_ACCMOD_Pos) EXTI_MODE_INTERRUPT 0x00000001u __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE CAN_F3R1_FB10 CAN_F3R1_FB10_Msk __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT ETH_MMCTGFSCCR 0x0000014CU EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos) ETH_PTPTSSR_TSSO ETH_PTPTSSR_TSSO_Msk __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2C_STATE_RESET) PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk USART_CR3_IREN USART_CR3_IREN_Msk CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos) SDIO_MASK_CMDSENTIE_Pos (7U) USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos) GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) __HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST)) USB_OTG_DOEPINT_XFRC_Pos (0U) CAN_F12R2_FB6_Pos (6U) MPU_REGION_SIZE_4MB ((uint8_t)0x15) __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE CAN_F7R1_FB19 CAN_F7R1_FB19_Msk SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos) CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk ETH_DMABMR_RTPR_2_1 0x00004000U CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos) CAN_F0R1_FB14 CAN_F0R1_FB14_Msk RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 : DMA_FLAG_TCIF3_7) GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0 DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos) __STM32F4xx_HAL_DEF  RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) TPI_ITCTRL_Mode_Msk (0x3UL ) RCC_APB2ENR_SDIOEN_Pos (11U) CAN_F11R2_FB14_Pos (14U) EXTI_SWIER_SWIER4_Pos (4U) GPIO_SPEED_FREQ_VERY_HIGH 0x00000003U SysTick ((SysTick_Type *) SysTick_BASE ) SYSCFG_EXTICR3_EXTI9_PD 0x0030U __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos) CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk FSMC_PMEM4_MEMHOLD4_2 (0x04UL << FSMC_PMEM4_MEMHOLD4_Pos) GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk USB_OTG_GINTMSK_GINAKEFFM_Pos (6U) ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos) RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos) RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos) __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos) DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos) ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) EXTI_FTSR_TR6_Pos (6U) FSMC_BCR2_WAITCFG_Msk (0x1UL << FSMC_BCR2_WAITCFG_Pos) ADC_SQR3_SQ4_Pos (15U) CONTROL_nPRIV_Msk (1UL ) CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos) USART1 ((USART_TypeDef *) USART1_BASE) ETH_PTPTSCR_TSSARFE ETH_PTPTSCR_TSSARFE_Msk ADC_CSR_AWD3 ADC_CSR_AWD3_Msk __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE CAN_F0R1_FB28_Pos (28U) I2C_SR2_PEC I2C_SR2_PEC_Msk STM32F4xx_HAL_I2S_EX_H  HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef DBGMCU_IDCODE_DEV_ID_Pos (0U) RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) RTC_CALR_CALP RTC_CALR_CALP_Msk __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS FLASH_ACR_DCRST_Pos (12U) DCMI_ICR_OVR_ISC_Pos (1U) EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos) CAN_F13R2_FB24_Pos (24U) USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) ETH_DMASR_RPS_Msk (0x7UL << ETH_DMASR_RPS_Pos) CAN_F11R2_FB31_Pos (31U) ETH_DMASR_AIS_Msk (0x1UL << ETH_DMASR_AIS_Pos) GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) GPIO_AF1_LPTIM GPIO_AF1_LPTIM1 HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos) RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk CAN_F1R2_FB4_Pos (4U) ETH_DMAOMR_ST_Pos (13U) GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) DAC_CHANNEL2_SUPPORT  CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos) USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos) USE_HAL_CEC_REGISTER_CALLBACKS 0U RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U) __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) DAC_DHR12RD_DACC2DHR_Pos (16U) ETH_PTPTSSR_TSSO_Msk (0x1UL << ETH_PTPTSSR_TSSO_Pos) FSMC_BWTR4_BUSTURN_1 (0x2UL << FSMC_BWTR4_BUSTURN_Pos) DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos) GPIO_IDR_ID1_Pos (1U) CAN_F9R2_FB4 CAN_F9R2_FB4_Msk ETH_DMAIER_RPSIE_Pos (8U) CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk EXTI_RTSR_TR10_Pos (10U) TIM_BDTR_LOCK_Pos (8U) CAN_F13R2_FB18_Pos (18U) DWT_CTRL_CYCTAP_Pos 9U CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos) ETH_DMAOMR_OSF_Pos (2U) SDIO_STA_RXACT SDIO_STA_RXACT_Msk USE_HAL_TIM_REGISTER_CALLBACKS 0U IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || ((ADDRESS) == I2C_DUALADDRESS_ENABLE)) CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos) CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED FSMC_PATT4_ATTSET4_4 (0x10UL << FSMC_PATT4_ATTSET4_Pos) CAN_F4R2_FB3_Pos (3U) ETH_MACA3HR_MACA3H ETH_MACA3HR_MACA3H_Msk CR_HSEON_BB RCC_CR_HSEON_BB CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos) GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk __HAL_RCC_ADC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET) RCC_APB1ENR_UART5EN_Msk (0x1UL << RCC_APB1ENR_UART5EN_Pos) __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACLPEN)) CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk RCC_MCO2SOURCE_SYSCLK 0x00000000U __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD DAC_DHR12LD_DACC1DHR_Pos (4U) USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos) CAN_F13R1_FB30 CAN_F13R1_FB30_Msk USB_OTG_GINTMSK_HCIM_Pos (25U) IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE RCC_APB2LPENR_USART1LPEN_Pos (4U) I2C_CR2_LAST_Pos (12U) USART_DR_DR_Pos (0U) CAN_F8R2_FB6 CAN_F8R2_FB6_Msk FSMC_PATT4_ATTHOLD4_4 (0x10UL << FSMC_PATT4_ATTHOLD4_Pos) RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) TPI_ITATBCTR0_ATREADY1_Pos 0U ADC_CDR_DATA1 ADC_CDR_DATA1_Msk __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG GPIO_IDR_IDR_5 GPIO_IDR_ID5 GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3 RCC_I2SSRC_BIT_NUMBER 0x17U USB_OTG_PCGCR_PHYSUSP_Pos (4U) __HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET) SCB_SHCSR_BUSFAULTENA_Pos 17U SPI_CR1_BR SPI_CR1_BR_Msk WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE RCC_AHB1LPENR_GPIOHLPEN_Pos (7U) __HAL_DBGMCU_FREEZE_WWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP)) __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE HAL_HCD_IRQHandler ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) USB_OTG_DOEPINT_STUP_Pos (3U) DMA_SxCR_DIR DMA_SxCR_DIR_Msk CAN_F4R2_FB15 CAN_F4R2_FB15_Msk DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) GPIO_IDR_IDR_2 GPIO_IDR_ID2 CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos) ETH_PTPTSCR_TSCNT_Msk (0x3UL << ETH_PTPTSCR_TSCNT_Pos) OB_BOR_LEVEL1 ((uint8_t)0x08) __HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); UNUSED(tmpreg); } while(0U) __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST)) TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos) SDIO_STA_TXFIFOE_Msk (0x1UL << SDIO_STA_TXFIFOE_Pos) TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET ETH_MACSR_TSTS_Msk (0x1UL << ETH_MACSR_TSTS_Pos) __HAL_SPI_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE) FSMC_PCR4_TAR_3 (0x8UL << FSMC_PCR4_TAR_Pos) CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk IS_SPI_NSS(__NSS__) (((__NSS__) == SPI_NSS_SOFT) || ((__NSS__) == SPI_NSS_HARD_INPUT) || ((__NSS__) == SPI_NSS_HARD_OUTPUT)) ETH_MMCRIMR_RGUFM ETH_MMCRIMR_RGUFM_Msk SDIO_CMD_CMDINDEX_Pos (0U) FSMC_PMEM4_MEMHOLD4_7 (0x80UL << FSMC_PMEM4_MEMHOLD4_Pos) CAN_F1R2_FB18_Pos (18U) __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE SDIO_CMD_WAITPEND_Pos (9U) CAN_F8R1_FB18 CAN_F8R1_FB18_Msk __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos) CAN_F6R1_FB12_Pos (12U) CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos) EXTI_FTSR_TR15_Pos (15U) TIM_CCMR1_CC1S_Pos (0U) GPIO_MODER_MODE2 GPIO_MODER_MODER2 FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos) RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos) CAN_F11R2_FB19 CAN_F11R2_FB19_Msk __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL) EXTI_EMR_MR7 EXTI_EMR_MR7_Msk WWDG_CFR_W5 WWDG_CFR_W_5 GPIO_MODER_MODE6 GPIO_MODER_MODER6 CAN_F12R1_FB7_Pos (7U) IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_NORMAL)) DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) DMA_SxCR_PL_Pos (16U) FSMC_PMEM4_MEMHIZ4 FSMC_PMEM4_MEMHIZ4_Msk ETH_MMCTIMR_TGFMSCM ETH_MMCTIMR_TGFMSCM_Msk RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos) CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos) DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk __HAL_RCC_SDMMC1_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET __HAL_RCC_WWDG_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST)) ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk CAN_FS1R_FSC23_Pos (23U) CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos) USE_HAL_LTDC_REGISTER_CALLBACKS 0U I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U) ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos) ETH_MMCTIMR_TGFSCM_Pos (14U) RCC_CFGR_SW_HSI 0x00000000U FSMC_BCR4_MBKEN_Msk (0x1UL << FSMC_BCR4_MBKEN_Pos) SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) DAC_DHR12R1_DACC1DHR_Pos (0U) CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos) CAN_F3R2_FB28_Pos (28U) CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos) CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos) GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) CAN_TDL0R_DATA3_Pos (24U) CAN_F8R1_FB22_Pos (22U) WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos) TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) FSMC_BTR4_BUSTURN_Msk (0xFUL << FSMC_BTR4_BUSTURN_Pos) FSMC_PCR2_TCLR_0 (0x1UL << FSMC_PCR2_TCLR_Pos) ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos) __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET) HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback GPIO_BSRR_BR12_Pos (28U) SPI_CR1_CPHA SPI_CR1_CPHA_Msk CAN_RI1R_RTR_Pos (1U) CAN_FS1R_FSC17_Pos (17U) CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk GPIO_AF0_MCO ((uint8_t)0x00) ETH_MACDBGR_MTFCS_TRANSFERRING_Msk (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos) RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U) CAN_IT_RQCP0 CAN_IT_TME GPIO_BSRR_BR_0 GPIO_BSRR_BR0 __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) ETH_MACA1HR_MACA1H_Pos (0U) USART_SR_CTS_Msk (0x1UL << USART_SR_CTS_Pos) RTC_ALRMAR_PM_Pos (22U) CAN_F8R1_FB16_Pos (16U) GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0 CAN_F0R1_FB21 CAN_F0R1_FB21_Msk RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos) DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) CAN_F10R1_FB19 CAN_F10R1_FB19_Msk __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM ETH_PTPTTLR_TTSL ETH_PTPTTLR_TTSL_Msk HC_NYET CAN_F9R2_FB23 CAN_F9R2_FB23_Msk ETH_DMASR_RPS_Closing ETH_DMASR_RPS_Closing_Msk CAN_F4R1_FB8 CAN_F4R1_FB8_Msk CAN_F3R2_FB28 CAN_F3R2_FB28_Msk EXTERNAL_CLOCK_VALUE 12288000U CAN_F0R1_FB7_Pos (7U) CAN_F3R2_FB8 CAN_F3R2_FB8_Msk DMA_CHANNEL_4 0x08000000U FLASH_OPTCR_nWRP_2 0x00040000U DMA_CHANNEL_1 0x02000000U USB_OTG_GRSTCTL_AHBIDL_Pos (31U) GPIO_BSRR_BS_9 GPIO_BSRR_BS9 RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk CAN_TXSTATUS_FAILED ((uint8_t)0x00U) DMA_SxFCR_FEIE_Pos (7U) CAN_F6R2_FB4_Pos (4U) __PTRDIFF_T  I2C_SR1_TXE I2C_SR1_TXE_Msk GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) TPI_FIFO1_ITM_bytecount_Pos 27U ADC_SMPR2_SMP7_Pos (21U) ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos) RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos) IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U)) RDP_KEY ((uint16_t)0x00A5) RCC_AHB1ENR_GPIOCEN_Pos (2U) I2C_MIN_PCLK_FREQ_FAST 4000000U RCC_CIR_LSERDYC_Pos (17U) GPIO_ODR_ODR_0 GPIO_ODR_OD0 __HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST)) CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos) __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 DCMI_CR_ESS DCMI_CR_ESS_Msk CAN_F4R1_FB4_Pos (4U) RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) USART_BRR_DIV_Mantissa_Msk (0xFFFUL << USART_BRR_DIV_Mantissa_Pos) FSMC_PATT3_ATTHOLD3 FSMC_PATT3_ATTHOLD3_Msk USB_OTG_GUSBCFG_TOCAL_Pos (0U) GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2 CAN_F11R1_FB1 CAN_F11R1_FB1_Msk DMA_SxCR_PFCTRL_Pos (5U) CAN_TSR_CODE_Pos (24U) USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) RCC_AHB1LPENR_ETHMACPTPLPEN_Pos (28U) CRC ((CRC_TypeDef *) CRC_BASE) CAN_F10R2_FB18_Pos (18U) CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos) CAN_F5R2_FB14 CAN_F5R2_FB14_Msk CAN_F9R2_FB11 CAN_F9R2_FB11_Msk RCC_AHB1LPENR_GPIODLPEN_Pos (3U) CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos) CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos) FSMC_PATT4_ATTWAIT4_6 (0x40UL << FSMC_PATT4_ATTWAIT4_Pos) ETH_MMCRGUFCR 0x000001C4U GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2 OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE ETH_DMABMR_PBL_8Beat 0x00000800U USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk FLASH_SECTOR_2 2U __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk EP_MPS_16 2U RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) FMC_IRQn FSMC_IRQn FSMC_PMEM4_MEMWAIT4_Msk (0xFFUL << FSMC_PMEM4_MEMWAIT4_Pos) ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos) CAN_F5R2_FB1 CAN_F5R2_FB1_Msk DMA_SxCR_PSIZE_Pos (11U) GPIO_BRR_BR12_Pos GPIO_BSRR_BR12_Pos USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) __HAL_RCC_ETHMACRX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) == RESET) CAN_F8R2_FB24 CAN_F8R2_FB24_Msk __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos) CAN_F6R2_FB25 CAN_F6R2_FB25_Msk __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos) __RAM_FUNC __attribute__((section(".RamFunc"))) __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE INT_LEAST32_MAX (__INT_LEAST32_MAX__) ETH ((ETH_TypeDef *) ETH_BASE) RCC_HSE_OFF 0x00000000U TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) CAN_F9R2_FB12_Pos (12U) USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos) FSMC_BWTR4_ADDHLD_1 (0x2UL << FSMC_BWTR4_ADDHLD_Pos) CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos) USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos) __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED GPIO_SPEED_FREQ_LOW 0x00000000U CAN_F13R1_FB13_Pos (13U) ETH_MACPMTCSR_WFE ETH_MACPMTCSR_WFE_Msk CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos) __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH PWR_CSR_VOSRDY_Msk (0x1UL << PWR_CSR_VOSRDY_Pos) CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos) __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 : DMA_FLAG_HTIF3_7) CAN_F10R2_FB7_Pos (7U) __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos) USB_OTG_CORE_ID_300A 0x4F54300AU CAN_F8R2_FB10 CAN_F8R2_FB10_Msk PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT I2S_FULLDUPLEXMODE_ENABLE (0x00000001U) TIM_EventSource_Break TIM_EVENTSOURCE_BREAK __HAL_RCC_TIM11_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET) SCB_SCR_SLEEPDEEP_Pos 2U __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE CAN_FFA1R_FFA7_Pos (7U) GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12 EXTI_LINE_21 (EXTI_CONFIG | 0x15u) TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) __HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST)) CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos) RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos) CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos) DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos) USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) IS_SPI_CRC_CALCULATION(__CALCULATION__) (((__CALCULATION__) == SPI_CRCCALCULATION_DISABLE) || ((__CALCULATION__) == SPI_CRCCALCULATION_ENABLE)) EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL) CAN_F8R1_FB25 CAN_F8R1_FB25_Msk FSMC_BCR1_WAITCFG FSMC_BCR1_WAITCFG_Msk CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos) CAN_RF1R_FOVR1_Pos (4U) GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) CAN_FFA1R_FFA0_Pos (0U) EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos) ETH_DMABMR_RDP_16Beat 0x00200000U WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) IS_EXTI_MODE(__EXTI_LINE__) ((((__EXTI_LINE__) & EXTI_MODE_MASK) != 0x00u) && (((__EXTI_LINE__) & ~EXTI_MODE_MASK) == 0x00u)) ETH_DMASR_TSTS_Pos (29U) ETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos) FSMC_PMEM4_MEMHOLD4_1 (0x02UL << FSMC_PMEM4_MEMHOLD4_Pos) FSMC_BCR3_MWID_Pos (4U) RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos) CAN_F4R2_FB28_Pos (28U) SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) ETH_MACCR_IFG_88Bit 0x00020000U FLASH_OPTCR_nWRP_0 0x00010000U USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos) TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos) RTC_TR_PM_Pos (22U) TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) != RESET) IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) DMA_SxCR_HTIE_Pos (3U) CAN_F5R2_FB10 CAN_F5R2_FB10_Msk SDIO_CLKCR_HWFC_EN_Pos (14U) CAN_F1R1_FB20 CAN_F1R1_FB20_Msk PWR_CR_OFFSET 0x00U LD4_GPIO_Port GPIOD CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos) RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos) CAN_F2R1_FB1 CAN_F2R1_FB1_Msk CAN_F1R1_FB13_Pos (13U) CAN_F4R2_FB27 CAN_F4R2_FB27_Msk GPIO_ODR_OD8 GPIO_ODR_OD8_Msk CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos) SYSCFG_EXTICR1_EXTI2_PI 0x0800U SYSCFG_EXTICR3_EXTI10_PC 0x0200U CAN_F0R2_FB28_Pos (28U) CAN_F10R1_FB15 CAN_F10R1_FB15_Msk __int20__ TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 TIM5 ((TIM_TypeDef *) TIM5_BASE) GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) CAN_F12R2_FB1 CAN_F12R2_FB1_Msk ETH_DMARPDR_RPD ETH_DMARPDR_RPD_Msk RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos) ATOMIC_MODIFY_REG(REG,CLEARMSK,SETMASK) do { uint32_t val; do { val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) __HAL_DBGMCU_UNFREEZE_TIM12() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP)) CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos) TPI_FIFO0_ETM_bytecount_Pos 24U CAN_F13R2_FB21 CAN_F13R2_FB21_Msk __HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN)) DMA_LIFCR_CHTIF0_Pos (4U) CAN_F10R2_FB26_Pos (26U) __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET) RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos) GPIO_PIN_2 ((uint16_t)0x0004) USE_HAL_I2S_REGISTER_CALLBACKS 0U PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) EXTI_PR_PR18 EXTI_PR_PR18_Msk USB_OTG_GINTSTS_ISOODRP_Pos (14U) EXTI_RTSR_TR2_Pos (2U) CAN_TDH0R_DATA5_Pos (8U) USB_OTG_GOTGCTL_DHNPEN_Pos (11U) ETH_MACFFR_HU ETH_MACFFR_HU_Msk CAN_F2R2_FB4_Pos (4U) CAN_F1R1_FB3 CAN_F1R1_FB3_Msk GPIO_MODER_MODE5_Pos GPIO_MODER_MODER5_Pos CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos) ETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos) TPI_FIFO1_ETM_ATVALID_Pos 26U CAN_F0R2_FB3 CAN_F0R2_FB3_Msk SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk DWT_FUNCTION_DATAVADDR0_Pos 12U __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN)) CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos) USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos) CAN_F3R1_FB23_Pos (23U) CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos) __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos) FSMC_BCR1_WAITEN_Pos (13U) CAN_F10R2_FB22 CAN_F10R2_FB22_Msk DCMI_DR_BYTE0_Pos (0U) GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos) CAN_TI0R_EXID_Pos (3U) CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) CAN_F0R2_FB18 CAN_F0R2_FB18_Msk __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT CAN_FA1R_FACT27_Pos (27U) ETH_MACDBGR_TFRS_WAITING ETH_MACDBGR_TFRS_WAITING_Msk __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET USB_OTG_DIEPCTL_EPDIS_Pos (30U) FPU_MVFR0_A_SIMD_registers_Pos 0U USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos) __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk USB_OTG_GUSBCFG_CTXPKT_Pos (31U) USART_SR_TXE_Msk (0x1UL << USART_SR_TXE_Pos) FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) FSMC_PATT3_ATTHOLD3_2 (0x04UL << FSMC_PATT3_ATTHOLD3_Pos) FSMC_PATT4_ATTSET4_3 (0x08UL << FSMC_PATT4_ATTSET4_Pos) HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 ATOMIC_SETH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) | (BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk CAN_F0R1_FB5 CAN_F0R1_FB5_Msk OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos) __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET RCC_AHB3ENR_FSMCEN_Msk (0x1UL << RCC_AHB3ENR_FSMCEN_Pos) FLASH_TYPEPROGRAM_BYTE 0x00000000U GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1 CAN_BTR_SILM CAN_BTR_SILM_Msk USB_OTG_GINTMSK_SOFM_Pos (3U) USB_OTG_GINTSTS_USBRST_Pos (12U) __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 IS_GPIO_AF(AF) (((AF) == GPIO_AF0_RTC_50Hz) || ((AF) == GPIO_AF9_TIM14) || ((AF) == GPIO_AF0_MCO) || ((AF) == GPIO_AF0_TAMPER) || ((AF) == GPIO_AF0_SWJ) || ((AF) == GPIO_AF0_TRACE) || ((AF) == GPIO_AF1_TIM1) || ((AF) == GPIO_AF1_TIM2) || ((AF) == GPIO_AF2_TIM3) || ((AF) == GPIO_AF2_TIM4) || ((AF) == GPIO_AF2_TIM5) || ((AF) == GPIO_AF3_TIM8) || ((AF) == GPIO_AF4_I2C1) || ((AF) == GPIO_AF4_I2C2) || ((AF) == GPIO_AF4_I2C3) || ((AF) == GPIO_AF5_SPI1) || ((AF) == GPIO_AF5_SPI2) || ((AF) == GPIO_AF9_TIM13) || ((AF) == GPIO_AF6_SPI3) || ((AF) == GPIO_AF9_TIM12) || ((AF) == GPIO_AF7_USART1) || ((AF) == GPIO_AF7_USART2) || ((AF) == GPIO_AF7_USART3) || ((AF) == GPIO_AF8_UART4) || ((AF) == GPIO_AF8_UART5) || ((AF) == GPIO_AF8_USART6) || ((AF) == GPIO_AF9_CAN1) || ((AF) == GPIO_AF9_CAN2) || ((AF) == GPIO_AF10_OTG_FS) || ((AF) == GPIO_AF10_OTG_HS) || ((AF) == GPIO_AF11_ETH) || ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDIO) || ((AF) == GPIO_AF13_DCMI) || ((AF) == GPIO_AF12_FSMC) || ((AF) == GPIO_AF15_EVENTOUT)) RCC_AHB1RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos) FSMC_PCR2_TAR_1 (0x2UL << FSMC_PCR2_TAR_Pos) RCC_CR_PLLON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)) RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) FSMC_BCR3_ASYNCWAIT_Pos (15U) GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk SPI_BAUDRATEPRESCALER_128 (SPI_CR1_BR_2 | SPI_CR1_BR_1) TIM_CCER_CC1E TIM_CCER_CC1E_Msk SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk FSMC_PIO4_IOHIZ4_0 (0x01UL << FSMC_PIO4_IOHIZ4_Pos) TIM_CR2_CCPC TIM_CR2_CCPC_Msk RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U) LPLVDS_BitNumber LPLVDS_BIT_NUMBER ETH_MACFFR_PAM_Msk (0x1UL << ETH_MACFFR_PAM_Pos) CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos) __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET CSR_LSEON_BB RCC_CSR_LSEON_BB GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0 EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos) __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos) __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE CAN_F12R2_FB11 CAN_F12R2_FB11_Msk __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1 IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1) || ((LEVEL) == OB_RDP_LEVEL_2)) DWT_CTRL_EXCTRCENA_Pos 16U CAN_F10R1_FB8_Pos (8U) STM32F4xx_HAL_I2S_H  __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos) RCC_APB1RSTR_I2C1RST_Pos (21U) USB_OTG_DCTL_RWUSIG_Pos (0U) I2S_CHECK_IT_SOURCE(__CR2__,__INTERRUPT__) ((((__CR2__) & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) CAN_F11R1_FB21 CAN_F11R1_FB21_Msk LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING GPIO_MODER_MODE0 GPIO_MODER_MODER0 ADC_CCR_DMA ADC_CCR_DMA_Msk __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE FSMC_PMEM3_MEMSET3_7 (0x80UL << FSMC_PMEM3_MEMSET3_Pos) USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk CAN_F5R2_FB21 CAN_F5R2_FB21_Msk ETH_DMACHTDR_HTDAP ETH_DMACHTDR_HTDAP_Msk FLASH_FLAG_BSY FLASH_SR_BSY __HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST)) USB_OTG_DOEPMSK_BERRM_Pos (12U) DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U) ETH_MACFCR_TFCE_Msk (0x1UL << ETH_MACFCR_TFCE_Pos) TIM_EGR_CC3G_Pos (3U) __SSAT(ARG1,ARG2) __extension__ ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) USB_OTG_GCCFG_PWRDWN_Pos (16U) FSMC_PATT3_ATTHOLD3_6 (0x40UL << FSMC_PATT3_ATTHOLD3_Pos) __HAL_RCC_ETH_IS_CLK_ENABLED() (__HAL_RCC_ETHMAC_IS_CLK_ENABLED() && __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() && __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()) ETH_DMABMR_AAB ETH_DMABMR_AAB_Msk ETH_MACMIIAR_MW_Msk (0x1UL << ETH_MACMIIAR_MW_Pos) EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos) CAN_F10R1_FB13_Pos (13U) SCnSCB_ACTLR_DISDEFWBUF_Pos 1U OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos) HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos) ETH_MACSR_MMCTS_Pos (6U) RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos) CAN_F13R1_FB7_Pos (7U) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 CAN_F9R1_FB24 CAN_F9R1_FB24_Msk DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk RCC_APB1ENR_I2C1EN_Pos (21U) CAN_F3R1_FB29 CAN_F3R1_FB29_Msk FLASH_SECTOR_3 3U SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE CAN_TSR_TXOK1_Pos (9U) __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED FSMC_PCR2_ECCPS_Pos (17U) ADC_CSR_EOC1 ADC_CSR_EOC1_Msk SDIO_ICR_TXUNDERRC_Msk (0x1UL << SDIO_ICR_TXUNDERRC_Pos) CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos) ETH_MACDBGR_RFFL_ABOVEFCT_Pos (9U) CAN_F4R2_FB13_Pos (13U) SPI_DATASIZE_8BIT (0x00000000U) SPI_SR_CHSIDE_Pos (2U) DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos) USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos) CAN_F10R2_FB16_Pos (16U) __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos) RTC_ALRMBR_DT_Pos (28U) ETH_DMABMR_FB_Msk (0x1UL << ETH_DMABMR_FB_Pos) USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos) FSMC_BCR4_MUXEN_Pos (1U) __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED EXTI_IMR_MR6_Pos (6U) CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk FSMC_BCR4_MWID FSMC_BCR4_MWID_Msk CAN_TSR_TERR2_Pos (19U) CAN_IER_BOFIE CAN_IER_BOFIE_Msk CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos) RTC_BKP16R_Pos (0U) __HAL_RCC_SDIO_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET) GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14 GPIO_BRR_BR11 GPIO_BSRR_BR11 CAN_F10R1_FB30_Pos (30U) FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION USE_HAL_DMA2D_REGISTER_CALLBACKS 0U GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) DWT_FUNCTION_MATCHED_Pos 24U SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) GPIO_OTYPER_OT11_Pos (11U) IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos) ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos) FSMC_BCR3_MTYP FSMC_BCR3_MTYP_Msk CAN_IER_WKUIE_Pos (16U) ETH_DMAOMR_RTC ETH_DMAOMR_RTC_Msk FSMC_BWTR1_ADDHLD_0 (0x1UL << FSMC_BWTR1_ADDHLD_Pos) FSMC_PIO4_IOSET4_Msk (0xFFUL << FSMC_PIO4_IOSET4_Pos) GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) CAN_F5R1_FB15 CAN_F5R1_FB15_Msk GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) HASH_AlgoMode_HASH HASH_ALGOMODE_HASH CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos) TIM9_BASE (APB2PERIPH_BASE + 0x4000UL) DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk RCC_CRS_TRIMOV RCC_CRS_TRIMOVF RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) CAN_F13R1_FB22 CAN_F13R1_FB22_Msk CAN_F6R2_FB23_Pos (23U) __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos) WCHAR_MIN (__WCHAR_MIN__) USB_OTG_PCGCCTL_GATECLK_Pos (1U) CAN_F12R1_FB17_Pos (17U) DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START FSMC_BWTR4_DATAST_0 0x00000100U SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk MPU_RASR_TEX_Pos 19U FLASH_SR_PGAERR_Pos (5U) DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk __HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0U) ETH_MACIMR_TSTIM ETH_MACIMR_TSTIM_Msk ETH_DMAOMR_RTC_64Bytes 0x00000000U RTC_ALRMAR_MSK2_Pos (15U) EXTI_PR_PR1_Pos (1U) RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL FSMC_BTR4_DATAST_6 (0x40UL << FSMC_BTR4_DATAST_Pos) USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk __HAL_I2SEXT_DISABLE(__HANDLE__) (I2SxEXT((__HANDLE__)->Instance)->I2SCFGR &= ~SPI_I2SCFGR_I2SE) __HAL_I2C_SPEED_FAST I2C_SPEED_FAST __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16 SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos) OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0 I2S3_MCK_GPIO_Port GPIOC __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE FSMC_BWTR4_ADDSET_0 (0x1UL << FSMC_BWTR4_ADDSET_Pos) ADC_CCR_DELAY_Pos (8U) GPIO_IDR_IDR_0 GPIO_IDR_ID0 FSMC_BCR2_WAITPOL_Msk (0x1UL << FSMC_BCR2_WAITPOL_Pos) RTC_CR_REFCKON_Pos (4U) __INT_WCHAR_T_H  USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 FSMC_PMEM4_MEMWAIT4_4 (0x10UL << FSMC_PMEM4_MEMWAIT4_Pos) SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk TIM_SR_CC2IF TIM_SR_CC2IF_Msk CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos) GPIO_MODER_MODE13_Pos GPIO_MODER_MODER13_Pos ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos) EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos) GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0 HPTXFSIZ GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) TIM_DIER_CC4IE_Pos (4U) PWR_PVDLEVEL_0 PWR_CR_PLS_LEV0 DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos) FLASH_OTP_BASE 0x1FFF7800UL DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos) USB_OTG_GRXSTSP_DPID_Pos (15U) __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)) __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE DMA2_Stream2_BASE (DMA2_BASE + 0x040UL) GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk ETH_MACFCR_PLT_Msk (0x3UL << ETH_MACFCR_PLT_Pos) FSMC_PIO4_IOHOLD4_6 (0x40UL << FSMC_PIO4_IOHOLD4_Pos) CAN_RDL1R_DATA3_Pos (24U) __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE DAC_DOR2_DACC2DOR_Pos (0U) SYSCFG_EXTICR1_EXTI1_PB 0x0010U CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos) __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE PC15_OSC32_OUT_Pin GPIO_PIN_15 __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE ETH_MACDBGR_MSFRWCS_0 (0x1UL << ETH_MACDBGR_MSFRWCS_Pos) __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET GPIO_MODER_MODER12_Pos (24U) RCC_PLLVCO_INPUT_MAX 2100000U RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) CAN_F0R1_FB17_Pos (17U) CAN_F6R2_FB20 CAN_F6R2_FB20_Msk __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos) CAN_F0R2_FB25 CAN_F0R2_FB25_Msk CAN_F9R1_FB2_Pos (2U) FSMC_BTR2_DATAST FSMC_BTR2_DATAST_Msk TIM13_BASE (APB1PERIPH_BASE + 0x1C00UL) CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) SYSCFG_EXTICR2_EXTI4_PA 0x0000U __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk CAN_F13R1_FB15_Pos (15U) SDIO_DCOUNT_DATACOUNT_Pos (0U) CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos) __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos) USB_OTG_GINTSTS_HPRTINT_Pos (24U) RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos) CAN_F13R2_FB13_Pos (13U) CAN_F11R2_FB20_Pos (20U) CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos) ETH_MMCRIMR_RFAEM_Msk (0x1UL << ETH_MMCRIMR_RFAEM_Pos) RTC_TSDR_MU_Pos (8U) CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos) RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) SYSCFG_EXTICR2_EXTI5_PC 0x0020U SCB_CCR_UNALIGN_TRP_Pos 3U DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos) SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 ADC_CR2_DDS_Pos (9U) APSR_C_Msk (1UL << APSR_C_Pos) __HAL_RCC_ADC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET) TIM_CCMR2_OC3PE_Pos (3U) CAN_MSR_INAK_Pos (0U) HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMA __NO_RETURN __attribute__((__noreturn__)) __HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET) RTC_TSDR_WDU RTC_TSDR_WDU_Msk GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL) __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN)) DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk __NOINLINE __attribute__ ( (noinline) ) USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) RTC_TAFCR_TAMPPUDIS_Pos (15U) GPIOH ((GPIO_TypeDef *) GPIOH_BASE) CAN_F2R1_FB27_Pos (27U) USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos) FLASH_SR_WRPERR_Pos (4U) ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk SDIO_CMD_CPSMEN_Msk (0x1UL << SDIO_CMD_CPSMEN_Pos) CAN_F2R2_FB11 CAN_F2R2_FB11_Msk IS_EXTI_CONFIG_LINE(__EXTI_LINE__) (((__EXTI_LINE__) & EXTI_CONFIG) != 0x00u) ETH_MMCTIR_TGFMSCS_Pos (15U) ETH_MACFFR_RA ETH_MACFFR_RA_Msk TIM_CR2_MMS TIM_CR2_MMS_Msk USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos) USB_OTG_DOEPINT_AHBERR_Pos (2U) RTC_CR_ADD1H_Pos (16U) ETH_DMAIER_RPSIE ETH_DMAIER_RPSIE_Msk USB_OTG_DOEPCTL_NAKSTS_Pos (17U) CAN_F11R2_FB2 CAN_F11R2_FB2_Msk RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk CAN_F13R2_FB30_Pos (30U) __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN)) RCC_APB1ENR_TIM6EN_Pos (4U) TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN)) RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos) RCC_SSCGR_INCSTEP_Pos (13U) OB_WRP_SECTOR_0 0x00000001U __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos) ETH_MACDBGR_TFRS_Pos (20U) CR_FPDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (FPDS_BIT_NUMBER * 4U)) DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos) EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk CAN_FM1R_FBM27_Pos (27U) GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3 TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos) GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos) CAN_TSR_LOW1 CAN_TSR_LOW1_Msk PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7 USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos) TPI_TRIGGER_TRIGGER_Msk (0x1UL ) ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos) CAN_F1R2_FB13_Pos (13U) CAN_F0R2_FB5_Pos (5U) USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos) RTC_TAFCR_TAMPPRCH_Pos (13U) ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos) USART_CR3_HDSEL USART_CR3_HDSEL_Msk I2S_MCLKOUTPUT_DISABLE (0x00000000U) ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) NMI_Handler GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) SYSCFG_EXTICR2_EXTI7_PF 0x5000U RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos) CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos) SDIO_STA_RXACT_Msk (0x1UL << SDIO_STA_RXACT_Pos) USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos) TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) RCC_AHB1RSTR_GPIOBRST_Pos (1U) RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos) GPIO_MODER_MODE1_0 GPIO_MODER_MODER1_0 USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk ETH_MACSR_MMMCRS_Pos (5U) EXTI_IMR_MR7 EXTI_IMR_MR7_Msk SDIO_MASK_RXOVERRIE_Msk (0x1UL << SDIO_MASK_RXOVERRIE_Pos) LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos) CAN_IER_ERRIE_Pos (15U) SRAM_BB_BASE SRAM1_BB_BASE USB_OTG_HPRT_PENA_Pos (2U) FSMC_PMEM4_MEMHOLD4_6 (0x40UL << FSMC_PMEM4_MEMHOLD4_Pos) __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk CAN_F12R2_FB29 CAN_F12R2_FB29_Msk USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos) GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) TIM_CCER_CC3E TIM_CCER_CC3E_Msk TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) EXTI_LINE_17 (EXTI_CONFIG | 0x11u) CAN_F3R2_FB23_Pos (23U) USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk ___int32_t_defined 1 USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos) ETH_MACFFR_PCF_ForwardPassedAddrFilter ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt CAN_TI1R_EXID_Pos (3U) GPIO_BSRR_BR_14 GPIO_BSRR_BR14 ETH_MACDBGR_RFRCS_DATAREADING ETH_MACDBGR_RFRCS_DATAREADING_Msk __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET) ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos) OB_STDBY_NO_RST ((uint8_t)0x80) xPSR_Q_Pos 27U __HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00U) USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk RTC_ISR_TAMP1F_Pos (13U) DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) GPIO_MODER_MODE13_1 GPIO_MODER_MODER13_1 EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos) CAN_F9R1_FB6 CAN_F9R1_FB6_Msk CAN_F5R1_FB22 CAN_F5R1_FB22_Msk FSMC_PCR4_PBKEN_Msk (0x1UL << FSMC_PCR4_PBKEN_Pos) FSMC_PATT3_ATTHOLD3_1 (0x02UL << FSMC_PATT3_ATTHOLD3_Pos) CAN_FS1R_FSC12_Pos (12U) FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) ETH_DMABMR_RDP_Msk (0x3FUL << ETH_DMABMR_RDP_Pos) I2C_CR2_ITERREN_Pos (8U) I2S_FLAG_UDR SPI_SR_UDR USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos) DCMI_SR_FNE DCMI_SR_FNE_Msk __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN)) CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos) IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 ETH_DMAOMR_TTC_Pos (14U) FSMC_PCR4_ECCPS_1 (0x2UL << FSMC_PCR4_ECCPS_Pos) CAN_F8R2_FB29 CAN_F8R2_FB29_Msk RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) ETH_MACA3HR_MBC_LBits7_0 0x01000000U SPI_SR_RXNE_Pos (0U) CAN_F3R2_FB17_Pos (17U) CAN_F1R2_FB24 CAN_F1R2_FB24_Msk DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk ETH_MACPMTCSR_MPE ETH_MACPMTCSR_MPE_Msk ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk SDIO_CMD_WAITRESP_0 (0x1UL << SDIO_CMD_WAITRESP_Pos) CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk DCMI_IER_LINE_IE_Pos (4U) RTC_BKP2R_Pos (0U) CAN_TDH2R_DATA4_Pos (0U) __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos) GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0 CAN_F11R2_FB24 CAN_F11R2_FB24_Msk __HAL_RCC_GPIOI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) == RESET) RCC_MCO_DIV4 RCC_MCODIV_4 xPSR_C_Msk (1UL << xPSR_C_Pos) CoreDebug_DHCSR_S_REGRDY_Pos 16U CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE __HAL_SPI_ENABLE_IT(__HANDLE__,__INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)) __HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET) GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL) FLASH_SR_BSY_Pos (16U) CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos) ADC_CCR_VBATE_Pos (22U) CAN_F8R1_FB8 CAN_F8R1_FB8_Msk RCC_AHB1ENR_OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos) SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER FSMC_PCR4_TCLR_3 (0x8UL << FSMC_PCR4_TCLR_Pos) __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); }while(0U) CAN_F7R2_FB8 CAN_F7R2_FB8_Msk I2S_AUDIOFREQ_192K (192000U) CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos) SDIO_DCTRL_RWMOD_Msk (0x1UL << SDIO_DCTRL_RWMOD_Pos) SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) TIM_CCER_CC1NE_Pos (2U) DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos) RCC_AHB1ENR_ETHMACTXEN RCC_AHB1ENR_ETHMACTXEN_Msk __HAL_I2SEXT_CLEAR_UDRFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_udr = 0x00U; tmpreg_udr = I2SxEXT((__HANDLE__)->Instance)->SR; UNUSED(tmpreg_udr); }while(0U) ETH_DMAOMR_ST_Msk (0x1UL << ETH_DMAOMR_ST_Pos) DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos) DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk CAN_F1R1_FB13 CAN_F1R1_FB13_Msk USART6_BASE (APB2PERIPH_BASE + 0x1400UL) RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos) FSMC_PMEM2_MEMSET2 FSMC_PMEM2_MEMSET2_Msk DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk EXTI_IMR_IM7 EXTI_IMR_MR7 RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk CAN_MSR_RX CAN_MSR_RX_Msk __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED RTC_TSDR_DT_Pos (4U) CAN_TSR_ABRQ2_Pos (23U) CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos) FSMC_PATT4_ATTHIZ4_Msk (0xFFUL << FSMC_PATT4_ATTHIZ4_Pos) GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk HAL_I2C_ERROR_SIZE 0x00000040U EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos) USART_SR_FE_Msk (0x1UL << USART_SR_FE_Pos) FSMC_BTR2_DATLAT_1 (0x2UL << FSMC_BTR2_DATLAT_Pos) DCMI_CR_FCRC_0 0x00000100U RCC_CFGR_PPRE1_DIV2 0x00001000U GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) AES_IT_CC CRYP_IT_CC CAN_F4R2_FB25_Pos (25U) USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos) ETH_DMAIER_TIE_Msk (0x1UL << ETH_DMAIER_TIE_Pos) SPI_CR1_SSM_Pos (9U) HAL_FLASH_ERROR_WRP 0x00000010U GPIO_ODR_ODR_2 GPIO_ODR_OD2 CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos) ETH_MACMIIAR_PA ETH_MACMIIAR_PA_Msk DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos) USB_OTG_DSTS_ENUMSPD_Pos (1U) USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk CAN_F4R2_FB11 CAN_F4R2_FB11_Msk SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk __STM32F4xx_HAL_PWR_H  SDIO_RESP3_CARDSTATUS3_Pos (0U) IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT CAN_F13R2_FB5_Pos (5U) CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk USART_CR3_CTSE USART_CR3_CTSE_Msk TIM_DIER_UDE TIM_DIER_UDE_Msk STM32F4  FSMC_PCR2_TCLR_Msk (0xFUL << FSMC_PCR2_TCLR_Pos) CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos) GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) CAN_FFA1R_FFA24_Msk (0x1UL << CAN_FFA1R_FFA24_Pos) __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED HAL_FLASH_ERROR_OPERATION 0x00000020U ETH_MACDBGR_MTFCS_WAITING_Msk (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos) GPIOG ((GPIO_TypeDef *) GPIOG_BASE) RCC_APB1ENR_UART5EN_Pos (20U) TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos) CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE SYSCFG_EXTICR4_EXTI14_PH 0x0700U TIM_SR_CC3OF TIM_SR_CC3OF_Msk FSMC_BWTR2_DATAST_3 (0x08UL << FSMC_BWTR2_DATAST_Pos) __HAL_RCC_BKPSRAM_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET) CAN_FM1R_FBM19_Msk (0x1UL << CAN_FM1R_FBM19_Pos) RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) ETH_DMAOMR_TTC_192Bytes 0x00008000U DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk __CMSIS_GCC_USE_REG(r) "r" (r) __HAL_ADC_IS_ENABLED ADC_IS_ENABLE CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos) DMA_MEMORY_TO_MEMORY ((uint32_t)DMA_SxCR_DIR_1) CAN_F10R2_FB14 CAN_F10R2_FB14_Msk EXTI_EMR_MR19 EXTI_EMR_MR19_Msk __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos) __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos) RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk FSMC_SR4_ILEN FSMC_SR4_ILEN_Msk RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk CAN_F0R1_FB6_Pos (6U) CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos) RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) GPIO_BRR_BR12 GPIO_BSRR_BR12 CAN_F10R2_FB30_Pos (30U) ETH_MACFCR_ZQPD_Msk (0x1UL << ETH_MACFCR_ZQPD_Pos) DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos) __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk RCC_CR_CSSON_Pos (19U) USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos) IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST)) EXTI_MODE_EVENT 0x00000002u CAN_FFA1R_FFA9_Pos (9U) TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST FSMC_PCR4_PTYP_Pos (3U) ETH_MMCTGFSCCR_TGFSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos) FSMC_BCR1_WAITEN FSMC_BCR1_WAITEN_Msk SDIO_MASK_SDIOITIE_Pos (22U) ETH_MACDBGR_TFWA_Msk (0x1UL << ETH_MACDBGR_TFWA_Pos) __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET TIM_DIER_CC1IE_Pos (1U) RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos) FSMC_PCR4_PWID FSMC_PCR4_PWID_Msk FSMC_BTR3_DATAST_6 (0x40UL << FSMC_BTR3_DATAST_Pos) SCB_AIRCR_VECTRESET_Msk (1UL ) CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos) SDIO_CLKCR_CLKDIV_Pos (0U) __HAL_RCC_ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN)) __HAL_RCC_ETH_CLK_ENABLE() do { __HAL_RCC_ETHMAC_CLK_ENABLE(); __HAL_RCC_ETHMACTX_CLK_ENABLE(); __HAL_RCC_ETHMACRX_CLK_ENABLE(); } while(0U) USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) GPIO_BSRR_BR_4 GPIO_BSRR_BR4 DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos) CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk ETH_MACDBGR_MTFCS_GENERATINGPCF ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk WWDG_CR_T1 WWDG_CR_T_1 HAL_FLASH_MODULE_ENABLED  FSMC_BWTR1_ADDSET_2 (0x4UL << FSMC_BWTR1_ADDSET_Pos) RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos) __FPU_PRESENT 1U CAN_F10R2_FB24_Pos (24U) FSMC_BWTR1_ADDSET_Pos (0U) CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk USB_OTG_DOEPINT_OTEPSPR_Pos (5U) SCnSCB ((SCnSCB_Type *) SCS_BASE ) __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE FSMC_PCR3_PTYP FSMC_PCR3_PTYP_Msk TIM1_BASE (APB2PERIPH_BASE + 0x0000UL) APSR_Q_Pos 27U CAN_F6R1_FB21 CAN_F6R1_FB21_Msk USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos) FSMC_R_BASE 0xA0000000UL RTC_TSDR_MT_Pos (12U) CAN_F0R1_FB26 CAN_F0R1_FB26_Msk CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos) GPIO_MODER_MODE10_0 GPIO_MODER_MODER10_0 CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos) FSMC_BCR2_FACCEN FSMC_BCR2_FACCEN_Msk DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos) RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk CAN_F9R2_FB28 CAN_F9R2_FB28_Msk ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos) RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos) GPIO_BSRR_BR_8 GPIO_BSRR_BR8 CAN_F0R2_FB10 CAN_F0R2_FB10_Msk SDIO_ICR_DATAENDC_Msk (0x1UL << SDIO_ICR_DATAENDC_Pos) DWT_EXCCNT_EXCCNT_Msk (0xFFUL ) PWR_CSR_EWUP PWR_CSR_EWUP_Msk DMA_HIFCR_CTEIF6_Pos (19U) ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE CAN_TSR_CODE CAN_TSR_CODE_Msk FLASH_CR_STRT_Pos (16U) FSMC_BCR1_BURSTEN_Msk (0x1UL << FSMC_BCR1_BURSTEN_Pos) SYSCFG_EXTICR3_EXTI11_Pos (12U) ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk CAN_F6R1_FB1 CAN_F6R1_FB1_Msk FSMC_PATT2_ATTWAIT2_0 (0x01UL << FSMC_PATT2_ATTWAIT2_Pos) CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos) CAN_F7R1_FB3_Pos (3U) CAN_FS1R_FSC4_Pos (4U) DCMI_SR_FNE_Pos (2U) CAN_F3R1_FB10_Pos (10U) __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA ETH_MACDBGR_TFRS_READ_Msk (0x1UL << ETH_MACDBGR_TFRS_READ_Pos) FSMC_PATT3_ATTHIZ3_2 (0x04UL << FSMC_PATT3_ATTHIZ3_Pos) CAN_F8R2_FB20_Pos (20U) I2C_SR1_BTF I2C_SR1_BTF_Msk __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos) USART_CR3_HDSEL_Pos (3U) CAN_F9R1_FB17 CAN_F9R1_FB17_Msk CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos) IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) ETH_MACCR_FES ETH_MACCR_FES_Msk FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos) CAN_F2R1_FB12 CAN_F2R1_FB12_Msk I2C_CR1_ALERT_Msk (0x1UL << I2C_CR1_ALERT_Pos) RTC_CR_BKP_Pos (18U) HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef FSMC_PCR3_PTYP_Msk (0x1UL << FSMC_PCR3_PTYP_Pos) DMA_HISR_DMEIF5_Pos (8U) FSMC_BTR1_BUSTURN FSMC_BTR1_BUSTURN_Msk RCC_PLLP_DIV6 0x00000006U DAC_CR_BOFF1 DAC_CR_BOFF1_Msk IS_SPI_TIMODE(__MODE__) (((__MODE__) == SPI_TIMODE_DISABLE) || ((__MODE__) == SPI_TIMODE_ENABLE)) ADC_SR_JSTRT ADC_SR_JSTRT_Msk ETH_DMAIER_TJTIE_Pos (3U) RCC_CSR_RMVF RCC_CSR_RMVF_Msk GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 CAN_F5R2_FB19 CAN_F5R2_FB19_Msk __STM32F4xx_HAL_FLASH_H  USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) RCC_APB1ENR_TIM3EN_Pos (1U) CAN_F0R2_FB17_Pos (17U) CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos) RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8 FSMC_PMEM2_MEMWAIT2_3 (0x08UL << FSMC_PMEM2_MEMWAIT2_Pos) FSMC_BCR1_MTYP_1 (0x2UL << FSMC_BCR1_MTYP_Pos) __HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0U) CAN_F5R1_FB3 CAN_F5R1_FB3_Msk __HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET) USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos) DMA_PBURST_SINGLE 0x00000000U CAN_F4R2_FB3 CAN_F4R2_FB3_Msk DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos) SYSCFG_EXTICR1_EXTI2_PH 0x0700U SYSCFG_EXTICR3_EXTI10_PB 0x0100U I2C_SPEED_STANDARD(__PCLK__,__SPEED__) ((I2C_CCR_CALCULATION((__PCLK__), (__SPEED__), 2U) < 4U)? 4U:I2C_CCR_CALCULATION((__PCLK__), (__SPEED__), 2U)) _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos) USB_OTG_GOTGCTL_BSVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSVLD_Pos) CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos) __HAL_RCC_USB_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN)) RCC_APB2RSTR_ADCRST_Pos (8U) CAN_F10R2_FB3 CAN_F10R2_FB3_Msk CAN_F4R2_FB5_Pos (5U) RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos) CAN_F1R2_FB31 CAN_F1R2_FB31_Msk __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE ETH_MACFFR_PAM ETH_MACFFR_PAM_Msk TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) ETH_DMASR_MMCS_Msk (0x1UL << ETH_DMASR_MMCS_Pos) USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos) SPI_FLAG_TXE SPI_SR_TXE WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) __HAL_DBGMCU_FREEZE_TIM10() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM10_STOP)) RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) ADC_SR_STRT_Pos (4U) RTC_TAFCR_TAMP2E_Msk (0x1UL << RTC_TAFCR_TAMP2E_Pos) USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos) CAN_F13R2_FB6_Pos (6U) CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos) DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) CAN_F3R1_FB12_Pos (12U) __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos) ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos) RCC_APB1ENR_UART4EN_Msk (0x1UL << RCC_APB1ENR_UART4EN_Pos) USART_SR_NE_Msk (0x1UL << USART_SR_NE_Pos) CAN_F13R1_FB14 CAN_F13R1_FB14_Msk CAN_F13R1_FB4 CAN_F13R1_FB4_Msk TIM_CR2_CCUS_Pos (2U) OTG_FS_DP_Pin GPIO_PIN_12 xPSR_ICI_IT_1_Pos 10U CAN_FA1R_FACT16_Pos (16U) ETH_MACFFR_BFD_Msk (0x1UL << ETH_MACFFR_BFD_Pos) DCMI_CR_VSPOL_Pos (7U) TPI_ITATBCTR2_ATREADY2_Msk (0x1UL ) CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos) USB_OTG_GINTMSK_ENUMDNEM_Pos (13U) TIM_DMABase_OR TIM_DMABASE_OR __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos) __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0U) __HAL_SD_SDMMC_DISABLE_IT __HAL_SD_SDIO_DISABLE_IT FSMC_SR3_IFEN_Msk (0x1UL << FSMC_SR3_IFEN_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) RTC_ISR_ALRAF_Pos (8U) IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE)) SDIO_DCTRL_DTMODE_Pos (2U) ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) I2C_CR2_FREQ_1 (0x02UL << I2C_CR2_FREQ_Pos) I2C_OAR1_ADD3_Msk (0x1UL << I2C_OAR1_ADD3_Pos) GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos) USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos) MPU_ACCESS_SHAREABLE ((uint8_t)0x01) DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) ___int64_t_defined 1 SPI_SR_OVR_Pos (6U) TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD FSMC_BTR4_ADDHLD_1 (0x2UL << FSMC_BTR4_ADDHLD_Pos) CAN_F5R1_FB22_Pos (22U) RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) FSMC_BCR3_CPSIZE_Pos (16U) GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk FLASH_SECTOR_8 8U EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos) IWDG_BASE (APB1PERIPH_BASE + 0x3000UL) DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos) DMA2_Stream0_BASE (DMA2_BASE + 0x010UL) CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos) HAL_CORTEX_MODULE_ENABLED  ADC_SQR3_SQ6_Pos (25U) USB_OTG_HCINT_AHBERR_Pos (2U) __HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); UNUSED(tmpreg); } while(0U) FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk SPI1 ((SPI_TypeDef *) SPI1_BASE) GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) RCC_IT_HSERDY ((uint8_t)0x08) PWR_CR_FPDS PWR_CR_FPDS_Msk DMA_FLAG_TCIF0_4 0x00000020U CAN_F10R2_FB0_Pos (0U) SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk USART_CR1_PEIE USART_CR1_PEIE_Msk RCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos) ETH_MACA3HR_MBC_HBits7_0 0x10000000U RCC_APB1RSTR_TIM6RST_Pos (4U) DMA_PDATAALIGN_WORD ((uint32_t)DMA_SxCR_PSIZE_1) CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos) __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk CAN_F5R1_FB16_Pos (16U) FSMC_SR4_IFS_Msk (0x1UL << FSMC_SR4_IFS_Pos) DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos) CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos) SPI_CRCPR_CRCPOLY_Pos (0U) I2S_STANDARD_PCM_SHORT ((SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1)) CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos) USB_OTG_DIEPCTL_SODDFRM_Pos (29U) CAN_F6R2_FB13 CAN_F6R2_FB13_Msk ETH_MACDBGR_RFRCS_IDLE 0x00000000U FSMC_BWTR2_ADDSET_Msk (0xFUL << FSMC_BWTR2_ADDSET_Pos) MPU_REGION_SIZE_4KB ((uint8_t)0x0B) CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos) FSMC_BTR3_DATLAT_0 (0x1UL << FSMC_BTR3_DATLAT_Pos) TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET DMA_MDATAALIGN_BYTE 0x00000000U CAN_F5R2_FB3_Pos (3U) ETH_DMAOMR_TTC_40Bytes 0x00010000U FSMC_BTR2_DATAST_1 (0x02UL << FSMC_BTR2_DATAST_Pos) CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk IS_HAL_REMAPDMA IS_DMA_REMAP USB_OTG_DSTS_SUSPSTS_Pos (0U) RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1 GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) __HAL_RCC_ADC2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); UNUSED(tmpreg); } while(0U) __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__)) CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos) EXTI_IMR_MR11 EXTI_IMR_MR11_Msk CAN_F7R1_FB26_Pos (26U) ETH_DMARDLAR_SRL_Msk (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos) _UINT16_T_DECLARED  ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U __HAL_RCC_TIM10_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN)) SD_SDMMC_DISABLED SD_SDIO_DISABLED GPIO_ODR_OD7_Pos (7U) RCC_PLLCFGR_PLLN_Pos (6U) CAN_F13R1_FB12_Pos (12U) CONTROL_FPCA_Pos 2U RCC_PLLVCO_INPUT_MIN 950000U CRC_CR_RESET CRC_CR_RESET_Msk CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos) FSMC_BTR3_CLKDIV_2 (0x4UL << FSMC_BTR3_CLKDIV_Pos) RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk CAN_F8R2_FB2_Pos (2U) MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) I2C_FLAG_TRA 0x00100004U I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN)) CAN_MCR_ABOM CAN_MCR_ABOM_Msk IS_I2C_ADDRESSING_MODE(ADDRESS) (((ADDRESS) == I2C_ADDRESSINGMODE_7BIT) || ((ADDRESS) == I2C_ADDRESSINGMODE_10BIT)) USB_OTG_HCSPLT_SPLITEN_Pos (31U) GPIO_BRR_BR10_Pos GPIO_BSRR_BR10_Pos __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED CAN_F10R2_FB1 CAN_F10R2_FB1_Msk ETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk __HAL_RCC_USART3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST)) GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos) EXTI_SWIER_SWIER12_Pos (12U) __HAL_RCC_ETHMACRX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) != RESET) CAN_F2R2_FB30 CAN_F2R2_FB30_Msk DWT_MASK_MASK_Pos 0U GPIO_AF4_I2C3 ((uint8_t)0x04) ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk FSMC_PATT3_ATTWAIT3_Pos (8U) RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET ETH_DMASR_RPS_Queuing_Msk (0x7UL << ETH_DMASR_RPS_Queuing_Pos) EXTI_EMR_MR8_Pos (8U) __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos) RTC_TR_MNU RTC_TR_MNU_Msk CAN_F6R2_FB12_Pos (12U) USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos) ADC_CSR_OVR1 ADC_CSR_OVR1_Msk USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos) INT8_MAX (__INT8_MAX__) FSMC_PMEM4_MEMHIZ4_6 (0x40UL << FSMC_PMEM4_MEMHIZ4_Pos) ETH_MMCRGUFCR_RGUFC ETH_MMCRGUFCR_RGUFC_Msk FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk RTC_DR_DT_Pos (4U) SYSCFG_EXTICR4_EXTI13_PB 0x0010U FSMC_BCR3_WAITCFG FSMC_BCR3_WAITCFG_Msk CAN_ESR_BOFF_Pos (2U) USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) ETH_MACFFR_PCF ETH_MACFFR_PCF_Msk EXTI_PR_PR7 EXTI_PR_PR7_Msk RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL __HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET) DMA_SxCR_CIRC_Pos (8U) ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos) GPIO_BRR_BR2_Msk GPIO_BSRR_BR2_Msk __HAL_FLASH_CLEAR_FLAG(__FLAG__) (FLASH->SR = (__FLAG__)) DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk ETH_PTPTSCR_TSSSR ETH_PTPTSCR_TSSSR_Msk ETH_PTPTSCR_TSSARFE_Pos (8U) ETH_DMAOMR_FUGF_Msk (0x1UL << ETH_DMAOMR_FUGF_Pos) RTC_BKP14R RTC_BKP14R_Msk CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos) CSR_LSION_BB RCC_CSR_LSION_BB EXTI_IMR_MR15_Pos (15U) __HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP)) RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos) CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos) __HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); UNUSED(tmpreg); } while(0U) ETH_MACDBGR_MTFCS_TRANSFERRING ETH_MACDBGR_MTFCS_TRANSFERRING_Msk SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos) GPIO_MODER_MODER3_Pos (6U) CAN_F12R2_FB22 CAN_F12R2_FB22_Msk SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk FSMC_PMEM3_MEMWAIT3_0 (0x01UL << FSMC_PMEM3_MEMWAIT3_Pos) CAN_F0R2_FB0 CAN_F0R2_FB0_Msk ETH_DMASR_ROS_Pos (4U) CAN_F8R2_FB22_Pos (22U) __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos) CAN_F0R1_FB12_Pos (12U) ETH_DMASR_TPS_Waiting_Msk (0x1UL << ETH_DMASR_TPS_Waiting_Pos) CAN_F12R1_FB23_Pos (23U) RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos) DMA_SxCR_CHSEL_0 0x02000000U RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos) FSMC_BWTR1_DATAST_5 (0x20UL << FSMC_BWTR1_DATAST_Pos) FSMC_BTR2_ADDSET_1 (0x2UL << FSMC_BTR2_ADDSET_Pos) USB_OTG_DIEPMSK_EPDM_Pos (1U) __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12 ETH_DMASR_TPS_Msk (0x7UL << ETH_DMASR_TPS_Pos) ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos) USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos) ETH_DMABMR_PBL ETH_DMABMR_PBL_Msk USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos) ADC_CR1_RES ADC_CR1_RES_Msk USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos) USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos) USB_OTG_GRSTCTL_CSRST_Pos (0U) USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) CAN_RDT1R_FMI_Pos (8U) CAN_F8R2_FB16_Pos (16U) MPU_REGION_NUMBER2 ((uint8_t)0x02) __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET ETH_DMABMR_SR ETH_DMABMR_SR_Msk GET_GPIO_SOURCE GPIO_GET_INDEX FSMC_PATT2_ATTSET2_Pos (0U) ETH_MMCRIMR 0x0000010CU CAN_F7R2_FB12 CAN_F7R2_FB12_Msk __HAL_RCC_DAC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN)) __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE ETH_DMASR_TS_Msk (0x1UL << ETH_DMASR_TS_Pos) RCC_APB1ENR_CAN1EN_Pos (25U) SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) MPU_REGION_SIZE_128B ((uint8_t)0x06) _ANSI_STDDEF_H  USART_CR3_EIE USART_CR3_EIE_Msk CAN_F10R1_FB2 CAN_F10R1_FB2_Msk USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2 ETH_DMABMR_SR_Pos (0U) GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) FSMC_BTR3_ACCMOD_Pos (28U) HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING ETH_DMASR_RPSS_Pos (8U) FSMC_BCR1_MUXEN FSMC_BCR1_MUXEN_Msk FPU_FPCCR_HFRDY_Pos 4U CAN_TI2R_IDE_Pos (2U) USB_OTG_GINTMSK_RXFLVLM_Pos (4U) ETH_MAC_TXFIFONOT_EMPTY 0x01000000U HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler FLASH_FLAG_PGAERR FLASH_SR_PGAERR CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos) DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos) FSMC_BWTR2_DATAST_4 (0x10UL << FSMC_BWTR2_DATAST_Pos) DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos) GPIO_LCKR_LCK2_Pos (2U) BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET CAN_F5R1_FB4_Pos (4U) DMA_LISR_DMEIF1_Pos (8U) __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN)) IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) RCC_MCO1SOURCE_HSI 0x00000000U USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos) FLASH_TYPEPROGRAM_HALFWORD 0x00000001U CAN_F2R1_FB16_Pos (16U) CAN_FM1R_FBM22_Pos (22U) GPIO_OTYPER_OT5_Pos (5U) FLASH_CR_PSIZE_Pos (8U) CAN_F2R2_FB0 CAN_F2R2_FB0_Msk __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ETH_DMASR_PMTS_Msk (0x1UL << ETH_DMASR_PMTS_Pos) TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) ETH_MMCTIR_TGFSCS_Pos (14U) CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos) FSMC_BTR1_BUSTURN_Msk (0xFUL << FSMC_BTR1_BUSTURN_Pos) ETH_MACA3HR_MBC_LBits15_8 0x02000000U __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos) __HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET) RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk TIM_CCER_CC1E_Pos (0U) FSMC_PATT4_ATTHOLD4_7 (0x80UL << FSMC_PATT4_ATTHOLD4_Pos) CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos) CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos) USART_DR_DR_Msk (0x1FFUL << USART_DR_DR_Pos) ETH_MACDBGR_RFFL_EMPTY 0x00000000U HAL_DMA_ERROR_NO_XFER 0x00000080U CAN_FM1R_FBM16_Pos (16U) __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET CAN_F8R1_FB19_Pos (19U) CAN_FFA1R_FFA24_Pos (24U) SDIO_DCTRL_SDIOEN_Msk (0x1UL << SDIO_DCTRL_SDIOEN_Pos) TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos) CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos) ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos) CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos) IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F4R1_FB26_Pos (26U) USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) TIM_EGR_CC2G_Pos (2U) USB_OTG_DOEPMSK_NAKM_Pos (13U) __HAL_SD_SDMMC_GET_IT __HAL_SD_SDIO_GET_IT RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos) GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) ADC_JDR1_JDATA_Pos (0U) DCMI_MIS_OVR_MIS_Pos (1U) RCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO1 CAN_TXSTATUS_OK ((uint8_t)0x01U) SYSCFG_EXTICR3_EXTI8_PA 0x0000U GPIO_BSRR_BR0_Pos (16U) IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5)) __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS CAN_F11R2_FB7_Pos (7U) GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2 __HAL_RCC_SDMMC1_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET CAN_F4R1_FB28 CAN_F4R1_FB28_Msk GPIO_MODER_MODE4_Msk GPIO_MODER_MODER4_Msk CAN_F12R1_FB5 CAN_F12R1_FB5_Msk USB_OTG_DCTL_SGONAK_Pos (9U) __HAL_RCC_UART5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST)) HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U) __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U) USB_OTG_GCCFG_SOFOUTEN_Msk (0x1UL << USB_OTG_GCCFG_SOFOUTEN_Pos) __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED TIM_CCR3_CCR3_Pos (0U) CAN_FFA1R_FFA18_Pos (18U) FSMC_PCR3_ECCPS_Msk (0x7UL << FSMC_PCR3_ECCPS_Pos) SYSCFG_EXTICR3_EXTI9_PC 0x0020U RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos) DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos) GPIO_MODE_Pos 0U _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN)) USB_OTG_GCCFG_I2CPADEN_Msk (0x1UL << USB_OTG_GCCFG_I2CPADEN_Pos) FLASH_ACR_BYTE0_ADDRESS_Pos (10U) __HAL_RCC_FSMC_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST)) ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos) RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk FSMC_PMEM4_MEMSET4_4 (0x10UL << FSMC_PMEM4_MEMSET4_Pos) __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE CAN_F5R1_FB26 CAN_F5R1_FB26_Msk ADC_CR2_JSWSTART_Pos (22U) TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST)) USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos) CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos) __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) CAN_F3R2_FB12_Pos (12U) SDIO_MASK_RXDAVLIE_Msk (0x1UL << SDIO_MASK_RXDAVLIE_Pos) CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos) GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk OB_BOR_LEVEL3 ((uint8_t)0x00) ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk I2S_AUDIOFREQ_8K (8000U) USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos) CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk GINTMSK ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos) CAN_TSR_TME2 CAN_TSR_TME2_Msk EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos) RCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos) SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk CAN_F10R2_FB29_Pos (29U) CAN_FA1R_FACT16_Msk (0x1UL << CAN_FA1R_FACT16_Pos) SYSCFG_EXTICR4_EXTI15_PG 0x6000U HAL_SPI_ERROR_FLAG (0x00000020U) SPI_CR1_BIDIOE_Pos (14U) __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ DMA_LIFCR_CFEIF0_Pos (0U) DWT_FUNCTION_EMITRANGE_Pos 5U I2C1 ((I2C_TypeDef *) I2C1_BASE) CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos) ITM_TCR_TSENA_Pos 1U GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk USB_OTG_GINTSTS_IISOIXFR_Pos (20U) RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI CAN_F2R2_FB16 CAN_F2R2_FB16_Msk I2S_AUDIOFREQ_22K (22050U) __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT FSMC_PCR3_TCLR_Pos (9U) DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk __HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN)) FSMC_PATT4_ATTHIZ4_0 (0x01UL << FSMC_PATT4_ATTHIZ4_Pos) HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC EXTI_FTSR_TR10_Pos (10U) FSMC_BCR1_WAITEN_Msk (0x1UL << FSMC_BCR1_WAITEN_Pos) DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos) GINTSTS FSMC_PATT4_ATTHIZ4_3 (0x08UL << FSMC_PATT4_ATTHIZ4_Pos) RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) ETH_PTPTSCR_TSE_Msk (0x1UL << ETH_PTPTSCR_TSE_Pos) CAN_F2R1_FB26 CAN_F2R1_FB26_Msk SYSCFG_EXTICR3_EXTI11_PI 0x8000U MSION_BITNUMBER RCC_MSION_BIT_NUMBER DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS ETH_DMAIER_RBUIE ETH_DMAIER_RBUIE_Msk DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos) ATOMIC_CLEAR_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos) ETH_MACPMTCSR_GU_Msk (0x1UL << ETH_MACPMTCSR_GU_Pos) __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE USB_OTG_HPRT_PRST_Pos (8U) FSMC_PCR4_ECCPS_Msk (0x7UL << FSMC_PCR4_ECCPS_Pos) CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos) __HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE) RCC_APB2LPENR_TIM11LPEN_Pos (18U) RCC_AHB1ENR_ETHMACTXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos) RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) PWR_CR_DBP_Pos (8U) RTC_TAFCR_TAMPFREQ_Pos (8U) ETH_MACMIIAR_CR_Div16 ETH_MACMIIAR_CR_Div16_Msk EXTI_PR_PR4 EXTI_PR_PR4_Msk ETH_MACA1LR_MACA1L ETH_MACA1LR_MACA1L_Msk EP_MPS_8 3U CAN_F3R2_FB4_Pos (4U) FSMC_BTR2_ADDHLD FSMC_BTR2_ADDHLD_Msk FSMC_PMEM2_MEMHOLD2_0 (0x01UL << FSMC_PMEM2_MEMHOLD2_Pos) MPU_RASR_XN_Pos 28U __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk RCC_APB2RSTR_SDIORST_Pos (11U) CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk CAN_F5R2_FB16_Pos (16U) CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk DCMI_RIS_OVR_RIS_Pos (1U) __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN)) CAN_F11R1_FB17 CAN_F11R1_FB17_Msk __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig I2C_SR2_SMBHOST_Pos (6U) ETH_DMABMR_PBL_4Beat 0x00000400U RCC_CR_HSEON_Pos (16U) FSMC_BTR1_DATAST FSMC_BTR1_DATAST_Msk CAN_F2R1_FB31 CAN_F2R1_FB31_Msk CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) I2C_MIN_PCLK_FREQ_STANDARD 2000000U DAC_CR_EN2 DAC_CR_EN2_Msk CAN_RDH1R_DATA4_Pos (0U) ADC_SMPR1_SMP17_Pos (21U) USART_GTPR_PSC_5 (0x20UL << USART_GTPR_PSC_Pos) FPU_FPCCR_USER_Pos 1U FSMC_BWTR1_ADDHLD_Pos (4U) CAN_F6R2_FB3_Pos (3U) TIM_CCMR2_IC3F_Pos (4U) CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos) GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG)) ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos) SDIO_STA_RXACT_Pos (13U) ADC_SR_JSTRT_Pos (3U) __HAL_FLASH_SET_LATENCY(__LATENCY__) (*(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)(__LATENCY__)) PWR_CR_PLS_LEV1 0x00000020U CAN_F8R1_FB11_Pos (11U) CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos) CAN_TDL2R_DATA0_Pos (0U) EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos) ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos) CAN_F7R2_FB26_Pos (26U) ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk RTC_ALRMASSR_MASKSS_Pos (24U) HCD_InitTypeDef GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_CR_HSITRIM_Pos)) GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) CAN_F11R1_FB27_Pos (27U) GPIO_AF11_ETH ((uint8_t)0x0B) CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos) DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) CAN_F10R1_FB12 CAN_F10R1_FB12_Msk DCMI_DR_BYTE1_Pos (8U) FSMC_BCR1_MWID FSMC_BCR1_MWID_Msk USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos) RTC_CR_WUTE_Pos (10U) FSMC_BTR3_ACCMOD_0 (0x1UL << FSMC_BTR3_ACCMOD_Pos) USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos) DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE) SYSCFG_EXTICR4_EXTI14_PG 0x0600U WWDG_CR_T4 WWDG_CR_T_4 DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk ETH_MACMIIAR_MW_Pos (1U) SysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos) FSMC_PMEM4_MEMSET4_Pos (0U) USB_OTG_GINTMSK_USBRST_Pos (12U) IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) TIM_CCER_CC2E_Pos (4U) EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk CAN_F10R2_FB10_Pos (10U) OB_WRP_SECTOR_1 0x00000002U GPIO_AF9_TIM14 ((uint8_t)0x09) CAN_FA1R_FACT22_Msk (0x1UL << CAN_FA1R_FACT22_Pos) FSMC_BCR2_EXTMOD FSMC_BCR2_EXTMOD_Msk IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8)) TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk FSMC_PCR3_TAR_1 (0x2UL << FSMC_PCR3_TAR_Pos) __HAL_RCC_UART4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST)) __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ SYSCFG_EXTICR1_EXTI3_PG 0x6000U CAN_F3R2_FB10 CAN_F3R2_FB10_Msk FSMC_BTR3_CLKDIV_3 (0x8UL << FSMC_BTR3_CLKDIV_Pos) DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos) CF_CYLINDER_LOW ATA_CYLINDER_LOW SPI_NSS_SOFT SPI_CR1_SSM DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) CR_HSION_BB RCC_CR_HSION_BB CR_ODSWEN_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODSWEN_BIT_NUMBER * 4U)) ___int_ptrdiff_t_h  USB_OTG_HPRT_PRES_Pos (6U) EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos) FLASH_OPTCR_nWRP_3 0x00080000U NVIC_BASE (SCS_BASE + 0x0100UL) RCC_AHB1RSTR_ETHMACRST_Pos (25U) CAN_F10R2_FB13_Pos (13U) RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) TIM_CCER_CC3P_Pos (9U) USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) __HAL_RCC_DAC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN)) ETH_MACA3LR_MACA3L_Pos (0U) CAN_F7R1_FB13 CAN_F7R1_FB13_Msk __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos) SYSCFG_EXTICR4_EXTI12_PE 0x0004U CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD HAL_HCD_STATE_BUSY CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) ADC_LTR_LT_Pos (0U) USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos) FLASH_FLAG_WRPERR FLASH_SR_WRPERR DMA_IT_TC ((uint32_t)DMA_SxCR_TCIE) LD3_GPIO_Port GPIOD CAN_F9R2_FB1 CAN_F9R2_FB1_Msk FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos) RTC_TSTR_HT_Pos (20U) MPU_CTRL_ENABLE_Pos 0U TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) RCC_CSR_PORRSTF_Pos (27U) SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) PVDE_BIT_NUMBER PWR_CR_PVDE_Pos CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos) RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos) __HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); UNUSED(tmpreg); } while(0U) __HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST)) GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10 __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET __HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0U) ETH_MACDBGR_TFRS_IDLE 0x00000000U IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS)) CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos) CAN_F12R2_FB23_Pos (23U) DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U) CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos) DWT_EXCCNT_EXCCNT_Pos 0U FSMC_BWTR3_DATAST_2 (0x04UL << FSMC_BWTR3_DATAST_Pos) HAL_HCD_STATE_READY GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14 __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE FSMC_BCR1_WREN_Msk (0x1UL << FSMC_BCR1_WREN_Pos) ETH_MMCCR_MCP ETH_MMCCR_MCP_Msk UINT8_C(x) __UINT8_C(x) CAN_F9R1_FB3 CAN_F9R1_FB3_Msk CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos) __I volatile const USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos) USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos) TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) __HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN)) CAN_F8R2_FB3 CAN_F8R2_FB3_Msk USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) USE_HAL_DAC_REGISTER_CALLBACKS 0U GAHBCFG __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) _T_PTRDIFF  CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos) TIM_CR1_OPM_Pos (3U) SPI_BAUDRATEPRESCALER_64 (SPI_CR1_BR_2 | SPI_CR1_BR_0) CAN_F13R2_FB13 CAN_F13R2_FB13_Msk I2C_CR1_NOSTRETCH_Pos (7U) CAN_F12R2_FB17_Pos (17U) RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) CAN_F3R1_FB5_Pos (5U) DCMI_MIS_VSYNC_MIS_Pos (3U) MPU_REGION_SIZE_4GB ((uint8_t)0x1F) FSMC_BTR1_DATAST_7 (0x80UL << FSMC_BTR1_DATAST_Pos) RCC_CFGR_SW_PLL 0x00000002U RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE) || ((INSTANCE) == GPIOF) || ((INSTANCE) == GPIOG) || ((INSTANCE) == GPIOH) || ((INSTANCE) == GPIOI)) SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2 ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos) TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) CAN_F12R1_FB31 CAN_F12R1_FB31_Msk USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos) USB_OTG_GOTGCTL_CIDSTS_Pos (16U) GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk I2C_SR1_SMBALERT_Msk (0x1UL << I2C_SR1_SMBALERT_Pos) DAC_CR_DMAUDRIE2_Pos (29U) CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos) CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) CAN_F2R2_FB23 CAN_F2R2_FB23_Msk FLASH_ACR_LATENCY_4WS 0x00000004U SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) SYSCFG_EXTICR1_EXTI2_PG 0x0600U CAN_F11R1_FB30 CAN_F11R1_FB30_Msk SYSCFG_EXTICR3_EXTI10_PA 0x0000U CAN_F10R1_FB0_Pos (0U) EXTI_EMR_MR5_Pos (5U) USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos) FLASH_CR_PG_Pos (0U) GPIO_MODER_MODE9_Msk GPIO_MODER_MODER9_Msk ETH_PTPTSHR_STS_Msk (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos) __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) FSMC_PCR3_PWAITEN FSMC_PCR3_PWAITEN_Msk CAN_F6R1_FB4_Pos (4U) CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos) ETH_MACDBGR_RFWRA_Pos (4U) __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE USB_OTG_GOTGCTL_HNPRQ_Pos (9U) FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk __HAL_I2SEXT_GET_FLAG(__HANDLE__,__FLAG__) (((I2SxEXT((__HANDLE__)->Instance)->SR) & (__FLAG__)) == (__FLAG__)) GPIO_BRR_BR13_Msk GPIO_BSRR_BR13_Msk CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos) RCC_CFGR_HPRE_DIV8 0x000000A0U CAN_F0R2_FB23_Pos (23U) SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos) CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos) CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos) DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos) RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk ADC_CSR_JEOC2_Pos (10U) GPIO_IDR_ID5 GPIO_IDR_ID5_Msk MPU_ACCESS_CACHEABLE ((uint8_t)0x01) USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos) GPIO_MODER_MODE7_Pos GPIO_MODER_MODER7_Pos DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos) RTC_TSSSR_SS_Pos (0U) RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos) GPIO_IDR_IDR_3 GPIO_IDR_ID3 dev_endpoints EXTI_LINE_6 (EXTI_GPIO | 0x06u) ETH_MACMIIAR_CR_Div26 ETH_MACMIIAR_CR_Div26_Msk USE_HAL_QSPI_REGISTER_CALLBACKS 0U GPIO_BSRR_BS5_Pos (5U) FLASH_OPTCR1_nWRP_8 (0x100UL << FLASH_OPTCR1_nWRP_Pos) TIM_SR_TIF_Pos (6U) USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk USB_OTG_GINTSTS_PTXFE_Pos (26U) FSMC_BCR3_ASYNCWAIT_Msk (0x1UL << FSMC_BCR3_ASYNCWAIT_Pos) FSMC_BCR2_MBKEN FSMC_BCR2_MBKEN_Msk CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos) CAN_FFA1R_FFA_Pos (0U) RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos) __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN)) CAN_FM1R_FBM24_Pos (24U) CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos) CAN_F5R1_FB11_Pos (11U) CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos) TIM_DCR_DBA TIM_DCR_DBA_Msk RNG_SR_SECS RNG_SR_SECS_Msk CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk I2C_OAR1_ADD8_Pos (8U) TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) ADC2 ((ADC_TypeDef *) ADC2_BASE) __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE ETH_PTPTSCR_TSPFFMAE_Msk (0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos) SPI_DR_DR SPI_DR_DR_Msk CAN_FA1R_FACT22_Pos (22U) CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos) TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) CAN_F12R2_FB7_Pos (7U) RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos) SYSCFG_EXTICR2_EXTI6_PH 0x0700U FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos) TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD INSTRUCTION_CACHE_ENABLE 1U USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos) __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE __HAL_RCC_ETHMAC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) == RESET) __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET) TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS DMA_PRIORITY_MEDIUM ((uint32_t)DMA_SxCR_PL_0) I2C_OAR1_ADD5_Pos (5U) RCC_FLAG_LSERDY ((uint8_t)0x41) FSMC_BCR2_WAITPOL_Pos (9U) CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos) EXTI_SWIER_SWIER5_Pos (5U) NVIC_PRIORITYGROUP_0 0x00000007U FSMC_PCR3_ECCPS_0 (0x1UL << FSMC_PCR3_ECCPS_Pos) FSMC_BWTR1_ADDHLD_2 (0x4UL << FSMC_BWTR1_ADDHLD_Pos) CAN_F2R2_FB27_Pos (27U) ETH_MACCR_IFG_48Bit 0x000C0000U SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk CAN_RF1R_RFOM1_Pos (5U) CAN_F7R1_FB21_Pos (21U) FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos) OB_IWDG_HW ((uint8_t)0x00) TIM_CCER_CC1P TIM_CCER_CC1P_Msk DCMI_RIS_LINE_RIS_Pos (4U) FLASH_OTP_END 0x1FFF7A0FUL GPIO_BRR_BR9_Msk GPIO_BSRR_BR9_Msk __HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST)) RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos) __HAL_I2S_FLUSH_RX_DR(__HANDLE__) do{ __IO uint32_t tmpreg_dr = 0x00U; tmpreg_dr = ((__HANDLE__)->Instance->DR); UNUSED(tmpreg_dr); }while(0U) GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk CAN_F7R2_FB31 CAN_F7R2_FB31_Msk CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER TIM_DMABase_CCER TIM_DMABASE_CCER RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk FSMC_BTR1_DATAST_0 (0x01UL << FSMC_BTR1_DATAST_Pos) GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) ETH_DMASR_TPS_Fetching_Pos (20U) USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos) EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos) TRIGGER_RISING (0x1UL << TRIGGER_MODE_Pos) I2C_SR1_AF_Msk (0x1UL << I2C_SR1_AF_Pos) RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos) USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 RCC_RTCCLKSOURCE_HSE_DIV5 0x00050300U SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) CAN_F7R1_FB15_Pos (15U) __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE __ALIGNED(x) __attribute__((aligned(x))) RCC_AHB1LPENR_DMA2LPEN_Pos (22U) __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET ADC_CCR_MULTI_Pos (0U) CAN_F13R1_FB9 CAN_F13R1_FB9_Msk CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos) SYSCFG_EXTICR4_EXTI13_PF 0x0050U MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) CAN_F9R1_FB31_Pos (31U) EXTI_RESERVED (0x08uL << EXTI_PROPERTY_SHIFT) TIM_ARR_ARR TIM_ARR_ARR_Msk __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET CAN_F7R1_FB20 CAN_F7R1_FB20_Msk USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) ETH_PTPTSCR_TSSTU_Pos (3U) __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE PHY_LINKED_STATUS ((uint16_t)0x0004U) CAN_F1R1_FB25 CAN_F1R1_FB25_Msk __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos) SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk SPI_BAUDRATEPRESCALER_2 (0x00000000U) SCB_ICSR_VECTPENDING_Pos 12U GPIO_IDR_ID2_Pos (2U) UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE ETH_MAC_READCONTROLLER_IDLE 0x00000000U GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) APSR_V_Pos 28U CAN_F3R2_FB22 CAN_F3R2_FB22_Msk RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk SWO_GPIO_Port GPIOB __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos) __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE ETH_MACHTLR_HTL_Pos (0U) RCC_CSR_LPWRRSTF_Pos (31U) SDIO_ICR_CEATAENDC_Pos (23U) USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk ETH_MACDBGR_MTP_Pos (19U) CAN_F1R2_FB9 CAN_F1R2_FB9_Msk CAN_F9R1_FB25_Pos (25U) TIM_SMCR_TS TIM_SMCR_TS_Msk CAN_F4R2_FB4_Pos (4U) CAN_F2R2_FB26_Pos (26U) USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos) USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U) __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET) EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk CAN_BTR_SJW CAN_BTR_SJW_Msk __HAL_RCC_DAC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET) CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos) __HAL_RCC_CAN2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST)) DAC_CR_DMAEN2_Pos (28U) __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN)) GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0 FSMC_BTR3_CLKDIV_Pos (20U) FSMC_SR4_IFS FSMC_SR4_IFS_Msk EXTI_PR_PR22 EXTI_PR_PR22_Msk USE_HAL_SPI_REGISTER_CALLBACKS 0U CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos) ETH_DMAIER_RBUIE_Msk (0x1UL << ETH_DMAIER_RBUIE_Pos) ETH_DMAMFBOCR_MFA_Pos (17U) RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk FSMC_BTR4_ACCMOD_1 (0x2UL << FSMC_BTR4_ACCMOD_Pos) FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos) CAN_TI2R_EXID_Pos (3U) HC_PID_DATA2 1U GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) SCB_AIRCR_PRIGROUP_Pos 8U CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos) TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) RTC_BKP14R_Pos (0U) _DEFAULT_SOURCE DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos) CAN_F11R1_FB12_Pos (12U) ARM_MPU_ARMV7_H  CAN_F3R1_FB11 CAN_F3R1_FB11_Msk ETH_PTPTTHR_TTSH ETH_PTPTTHR_TTSH_Msk USB_UNMASK_INTERRUPT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->GINTMSK |= (__INTERRUPT__)) LSI_VALUE 32000U GPIO_BRR_BR1 GPIO_BSRR_BR1 SDIO_STA_RXOVERR_Pos (5U) HAL_SPI_ERROR_CRC (0x00000002U) CAN_F9R1_FB19_Pos (19U) BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB USART_CR1_IDLEIE_Pos (4U) __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos) FSMC_PATT2_ATTHOLD2_Msk (0xFFUL << FSMC_PATT2_ATTHOLD2_Pos) CAN_F6R2_FB18 CAN_F6R2_FB18_Msk EXTI_EMR_EM11 EXTI_EMR_MR11 GPIO_ODR_OD3_Pos (3U) USB_OTG_GINTMSK_PRTIM_Pos (24U) GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos) GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos) ETH_DMASR_RWTS ETH_DMASR_RWTS_Msk USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos) __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine USART_CR2_LINEN_Pos (14U) FSMC_PATT3_ATTSET3 FSMC_PATT3_ATTSET3_Msk SDIO_DCTRL_RWSTART_Msk (0x1UL << SDIO_DCTRL_RWSTART_Pos) FSMC_BTR3_BUSTURN FSMC_BTR3_BUSTURN_Msk GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE CAN_F12R1_FB12_Pos (12U) ETH_MACDBGR_RFFL ETH_MACDBGR_RFFL_Msk ADC_CSR_EOC1_Pos (1U) CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos) USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos) CAN_F11R2_FB27_Pos (27U) I2C_CR1_ACK_Pos (10U) GPIO_BRR_BR5 GPIO_BSRR_BR5 SDIO_STA_CMDACT_Pos (11U) USART_CR1_TXEIE_Pos (7U) CAN_TDL0R_DATA1_Pos (8U) RTC_TAFCR_TAMP2TRG_Pos (4U) __SYSTEM_STM32F4XX_H  FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL) FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk EXTI_EMR_EM15 EXTI_EMR_MR15 CAN_TI2R_RTR CAN_TI2R_RTR_Msk __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE USE_USB_DOUBLE_BUFFER 1U __HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST)) CAN_F4R1_FB2 CAN_F4R1_FB2_Msk CAN_F3R2_FB25 CAN_F3R2_FB25_Msk FSMC_PCR3_ECCPS_1 (0x2UL << FSMC_PCR3_ECCPS_Pos) EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk GPIO_MODER_MODE3_0 GPIO_MODER_MODER3_0 ETH_MMCRFAECR_RFAEC_Pos (0U) GPIO_PUPDR_PUPD13_Pos (26U) CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos) EXTI_IMR_MR21_Pos (21U) GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL) CAN_F12R1_FB8_Pos (8U) USB_OTG_GCCFG_SOFOUTEN USB_OTG_GCCFG_SOFOUTEN_Msk __HAL_RCC_DAC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST)) GPIO_ODR_ODR_13 GPIO_ODR_OD13 CAN_F4R1_FB27 CAN_F4R1_FB27_Msk FSMC_BWTR1_ADDSET_0 (0x1UL << FSMC_BWTR1_ADDSET_Pos) FSMC_BWTR3_DATAST_6 (0x40UL << FSMC_BWTR3_DATAST_Pos) RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos) DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos) __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE CAN_F12R2_FB26 CAN_F12R2_FB26_Msk GPIO_BRR_BR9 GPIO_BSRR_BR9 SYSCFG_EXTICR3_EXTI8_Pos (0U) NVIC_SetVector __NVIC_SetVector __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG CAN_TDH2R_DATA5_Pos (8U) FSMC_PATT2_ATTSET2_Msk (0xFFUL << FSMC_PATT2_ATTSET2_Pos) DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) SysTick_CALIB_TENMS_Pos 0U CAN_FS1R_FSC15_Msk (0x1UL << CAN_FS1R_FSC15_Pos) __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN)) DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk USB_OTG_FIFO_BASE 0x1000UL I2C_SR1_ADD10_Msk (0x1UL << I2C_SR1_ADD10_Pos) I2S3ext_BASE (APB1PERIPH_BASE + 0x4000UL) IS_SPI_DATASIZE(__DATASIZE__) (((__DATASIZE__) == SPI_DATASIZE_16BIT) || ((__DATASIZE__) == SPI_DATASIZE_8BIT)) CAN_TSR_LOW1_Pos (30U) EXTI_PR_PR15 EXTI_PR_PR15_Msk RTC_TSTR_PM RTC_TSTR_PM_Msk ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U) HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig CAN_F1R1_FB0 CAN_F1R1_FB0_Msk SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos) FSMC_PCR4_TAR_1 (0x2UL << FSMC_PCR4_TAR_Pos) HAL_FMPI2C_Master_Sequential_Receive_DMA HAL_FMPI2C_Master_Seq_Receive_DMA CAN_RDL1R_DATA2_Pos (16U) USART_SR_RXNE_Pos (5U) __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) RTC_TR_ST RTC_TR_ST_Msk CAN_FM1R_FBM11_Pos (11U) __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED EXTI_PR_PR15_Pos (15U) CAN_F9R1_FB29 CAN_F9R1_FB29_Msk USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk MPU_REGION_SIZE_2GB ((uint8_t)0x1E) GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8 CAN_F2R1_FB24 CAN_F2R1_FB24_Msk USE_HAL_HASH_REGISTER_CALLBACKS 0U GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0 TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos) CAN_FM1R_FBM8_Pos (8U) PHY_RESET_DELAY 0x000000FFU CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos) ETH_DMABMR_USP_Msk (0x1UL << ETH_DMABMR_USP_Pos) USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos) MPU_RASR_ENABLE_Pos 0U CAN_F1R1_FB6_Pos (6U) CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos) GPIO_BRR_BR13 GPIO_BSRR_BR13 TIM_SMCR_ETP_Pos (15U) CAN_F0R1_FB2 CAN_F0R1_FB2_Msk SCB ((SCB_Type *) SCB_BASE ) __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF)) AWD1_EVENT ADC_AWD1_EVENT EXTI_RTSR_TR17_Pos (17U) FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) USB_OTG_GINTSTS_SOF_Pos (3U) GPIO_IDR_ID15_Pos (15U) CAN_MCR_RFLM CAN_MCR_RFLM_Msk EXTI_IMR_IM_Pos (0U) FLASH_OPTCR_nWRP_5 0x00200000U ETH_MACA1HR_SA ETH_MACA1HR_SA_Msk DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS CAN_F4R1_FB15_Pos (15U) CAN_F13R1_FB24 CAN_F13R1_FB24_Msk CAN_F2R1_FB22_Pos (22U) READ_REG(REG) ((REG)) CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos) __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN)) ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos) SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) EXTI_IMR_MR21 EXTI_IMR_MR21_Msk ATOMIC_SET_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos) CAN_F11R2_FB16 CAN_F11R2_FB16_Msk NVIC_GetActive __NVIC_GetActive TIM_DMABase_CR1 TIM_DMABASE_CR1 CAN_F4R1_FB5_Pos (5U) IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0) || ((SECTOR) == FLASH_SECTOR_1) || ((SECTOR) == FLASH_SECTOR_2) || ((SECTOR) == FLASH_SECTOR_3) || ((SECTOR) == FLASH_SECTOR_4) || ((SECTOR) == FLASH_SECTOR_5) || ((SECTOR) == FLASH_SECTOR_6) || ((SECTOR) == FLASH_SECTOR_7) || ((SECTOR) == FLASH_SECTOR_8) || ((SECTOR) == FLASH_SECTOR_9) || ((SECTOR) == FLASH_SECTOR_10) || ((SECTOR) == FLASH_SECTOR_11)) CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos) GPIO_BSRR_BS15_Pos (15U) DAC_CR_TEN1_Pos (2U) FSMC_PMEM4_MEMWAIT4_Pos (8U) CAN_F4R1_FB10 CAN_F4R1_FB10_Msk CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos) CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk CAN_MSR_SAMP CAN_MSR_SAMP_Msk FSMC_PATT4_ATTWAIT4 FSMC_PATT4_ATTWAIT4_Msk CAN_F12R2_FB28_Pos (28U) I2C_CR2_ITBUFEN_Msk (0x1UL << I2C_CR2_ITBUFEN_Pos) CAN_F6R1_FB0_Pos (0U) DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk FSMC_BWTR1_DATAST_Pos (8U) CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos) CAN_F7R2_FB17 CAN_F7R2_FB17_Msk PHY_WRITE_TO 0x0000FFFFU __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE RCC_APB2ENR_SDIOEN_Msk (0x1UL << RCC_APB2ENR_SDIOEN_Pos) ETH_DMABMR_RDP ETH_DMABMR_RDP_Msk CAN_F10R1_FB7 CAN_F10R1_FB7_Msk RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL FLASH_OPTCR_nWRP_1 0x00020000U USB_OTG_DIEPINT_TOC_Pos (3U) RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos) ep_is_in GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos) __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk MPU_REGION_SIZE_64KB ((uint8_t)0x0F) SYSCFG_EXTICR1_EXTI1_PA 0x0000U GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) data_pid __HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP)) CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos) TIM_CR2_CCDS TIM_CR2_CCDS_Msk ETH_MACDBGR_TFRS_WRITING_Msk (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos) STM32f4xx_HAL_EXTI_H  STS_SETUP_COMP 4U HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN)) DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos) __HAL_RCC_WWDG_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN)) USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos) CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos) DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos) EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos) CAN_F10R2_FB11 CAN_F10R2_FB11_Msk TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos) __HAL_SD_SDMMC_CLEAR_IT __HAL_SD_SDIO_CLEAR_IT DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) I2SxEXT(__INSTANCE__) ((__INSTANCE__) == (SPI2)? (SPI_TypeDef *)(I2S2ext_BASE): (SPI_TypeDef *)(I2S3ext_BASE)) DAC_DHR8RD_DACC2DHR_Pos (8U) RCC_APB1LPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos) CAN_F10R1_FB13 CAN_F10R1_FB13_Msk CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) CAN_F6R1_FB19_Pos (19U) offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER) CAN_F6R2_FB16_Pos (16U) FSMC_ECCR3_ECC3_Msk (0xFFFFFFFFUL << FSMC_ECCR3_ECC3_Pos) CAN_F10R2_FB8_Pos (8U) __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE GPIO_BSRR_BS12_Pos (12U) __INT16 "h" __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST)) RCC_AHB1LPENR_SRAM2LPEN_Pos (17U) I2C_OAR1_ADD7_Msk (0x1UL << I2C_OAR1_ADD7_Pos) USB_OTG_DOEPMSK_BOIM_Pos (9U) SYSCFG_EXTICR2_EXTI7_PH 0x7000U FSMC_BCR3_MUXEN_Msk (0x1UL << FSMC_BCR3_MUXEN_Pos) DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0 DMA_LIFCR_CDMEIF1_Pos (8U) RTC_BKP_NUMBER 0x000000014U USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos) FSMC_BTR1_ADDHLD_1 (0x2UL << FSMC_BTR1_ADDHLD_Pos) RCC_PERIPHCLK_I2S 0x00000001U TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) SDIO_STA_DCRCFAIL_Msk (0x1UL << SDIO_STA_DCRCFAIL_Pos) GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1 pData FLASH_SECTOR_6 6U CAN_F9R1_FB20_Pos (20U) TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk RTC_TAFCR_TAMPPRCH_Msk (0x3UL << RTC_TAFCR_TAMPPRCH_Pos) FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos) ETH_PTPTSCR_TSSARFE_Msk (0x1UL << ETH_PTPTSCR_TSSARFE_Pos) CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos) USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos) __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN)) USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos) CAN_F13R1_FB20 CAN_F13R1_FB20_Msk ODSWEN_BitNumber ODSWEN_BIT_NUMBER CAN_F12R1_FB27 CAN_F12R1_FB27_Msk ETH_MACMIIAR_CR_Div62_Pos (2U) __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN)) __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET DCMI_ESUR_FEU_Pos (24U) ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U CAN_F8R1_FB29_Pos (29U) _UINTMAX_T_DECLARED  GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) FSMC_PATT2_ATTSET2_5 (0x20UL << FSMC_PATT2_ATTSET2_Pos) FSMC_SR4_IRS_Pos (0U) SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7 RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos) __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos) SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL) ADC_CR1_JDISCEN_Pos (12U) FSMC_BTR2_ACCMOD_1 (0x2UL << FSMC_BTR2_ACCMOD_Pos) CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk __HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST)) ADC_CR1_AWDEN_Pos (23U) __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE IS_SPI_DIRECTION(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || ((__MODE__) == SPI_DIRECTION_2LINES_RXONLY) || ((__MODE__) == SPI_DIRECTION_1LINE)) IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_OTHER_FRAME) || ((REQUEST) == I2C_OTHER_AND_LAST_FRAME)) __CM_CMSIS_VERSION_SUB ( 1U) CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos) ETH_MACSR_MMCTS ETH_MACSR_MMCTS_Msk __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE ADC_JSQR_JSQ3_Pos (10U) CAN_F11R1_FB22_Pos (22U) __HAL_I2C_DISABLE_IT(__HANDLE__,__INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)) FSMC_BCR3_MTYP_Msk (0x3UL << FSMC_BCR3_MTYP_Pos) GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2)) FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) USART_CR1_RE USART_CR1_RE_Msk ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos) __HAL_RCC_SDMMC1_IS_CLK_ENABLED __HAL_RCC_SDIO_IS_CLK_ENABLED __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk EXTI_SWIER_SWIER19_Pos (19U) CAN_F0R1_FB22_Pos (22U) RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk CAN_F8R2_FB11 CAN_F8R2_FB11_Msk GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING) USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos) SPI_SR_FRE_Pos (8U) FSMC_PCR3_TCLR_3 (0x8UL << FSMC_PCR3_TCLR_Pos) RCC_APB1RSTR_UART5RST_Msk (0x1UL << RCC_APB1RSTR_UART5RST_Pos) GPIO_ODR_OD11 GPIO_ODR_OD11_Msk RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk GPIO_OSPEEDR_OSPEED3_Pos (6U) GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) CAN_F11R1_FB22 CAN_F11R1_FB22_Msk CAN_F7R2_FB15_Pos (15U) DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk CAN_F5R2_FB22_Pos (22U) FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos) FLASH_VOLTAGE_RANGE_3 0x00000002U HAL_I2S_ERROR_TIMEOUT (0x00000001U) ADC_RESOLUTION8b ADC_RESOLUTION_8B CAN_F11R1_FB16_Pos (16U) __HAL_RCC_TIM10_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN)) GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) EXTI_RTSR_TR3_Pos (3U) RCC_APB1LPENR_USART3LPEN_Pos (18U) DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk CAN_F2R2_FB5_Pos (5U) USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos) CAN_F6R1_FB19 CAN_F6R1_FB19_Msk RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk SDIO_MASK_TXACTIE_Msk (0x1UL << SDIO_MASK_TXACTIE_Pos) ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos) FSMC_BWTR1_ADDHLD_1 (0x2UL << FSMC_BWTR1_ADDHLD_Pos) CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos) ETH_PTPTSCR_TSSIPV6FE ETH_PTPTSCR_TSSIPV6FE_Msk EXTI_EMR_MR14 EXTI_EMR_MR14_Msk RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos) __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE TIM_BDTR_OSSR_Pos (11U) GPIO_MODER_MODE0_Pos GPIO_MODER_MODER0_Pos __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET SYSCFG_EXTICR4_EXTI14_PF 0x0500U ARM_MPU_AP_FULL 3U RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) SPI_CR1_SSI_Pos (8U) CAN_TDH2R_DATA6_Pos (16U) MAC_ADDR1 0U CAN_FA1R_FACT21_Msk (0x1UL << CAN_FA1R_FACT21_Pos) CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos) EXTI_EMR_EM6 EXTI_EMR_MR6 SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) __HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__))) SDIO_CMD_ENCMDCOMPL_Pos (12U) DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos) TIM_CCMR2_IC3PSC_Pos (2U) TPI_DEVTYPE_SubType_Pos 4U __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos) CAN_F13R1_FB26_Pos (26U) GPIO_ODR_OD14_Pos (14U) ETH_MACA3HR_MBC_LBits23_16 0x04000000U USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos) IS_EXTI_PENDING_EDGE(__EXTI_LINE__) ((__EXTI_LINE__) == EXTI_TRIGGER_RISING_FALLING) ETH_MACCR_RE ETH_MACCR_RE_Msk ITM_TPR_PRIVMASK_Pos 0U TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos) FLASH_VOLTAGE_RANGE_2 0x00000001U __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE ETH_DMASR_TSTS ETH_DMASR_TSTS_Msk TIM4 ((TIM_TypeDef *) TIM4_BASE) CAN_F13R1_FB11 CAN_F13R1_FB11_Msk __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos) MPU_CTRL_ENABLE_Msk (1UL ) HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) FLASH_ACR_ICRST_Pos (11U) SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos) EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos) __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk FSMC_BTR3_CLKDIV_Msk (0xFUL << FSMC_BTR3_CLKDIV_Pos) SPI_FLAG_MODF SPI_SR_MODF DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos) ITM_TCR_SYNCENA_Pos 2U USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos) DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk ETH_MACDBGR_RFRCS_Pos (5U) ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk HCD_HCTypeDef SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos) __HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); UNUSED(tmpreg); } while(0U) RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD)) ETH_MACCR_WD ETH_MACCR_WD_Msk I2C_SR1_BERR_Pos (8U) GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD) CAN_F9R2_FB2_Pos (2U) FSMC_PATT3_ATTSET3_6 (0x40UL << FSMC_PATT3_ATTSET3_Pos) USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk SDIO_RESP1_CARDSTATUS1_Pos (0U) FSMC_PCR3_ECCPS_Pos (17U) CAN_F10R1_FB9_Pos (9U) TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) __HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST)) DMA_PINC_ENABLE ((uint32_t)DMA_SxCR_PINC) IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE)) CAN_IER_BOFIE_Pos (10U) MPU_REGION_NUMBER7 ((uint8_t)0x07) CAN_F7R2_FB24 CAN_F7R2_FB24_Msk __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET __HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOHEN)) DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_PSIZE_0) CAN_F1R2_FB29 CAN_F1R2_FB29_Msk SDIO_ICR_TXUNDERRC_Pos (4U) RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos) EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk NVIC_PRIORITYGROUP_3 0x00000004U __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST)) FSMC_BTR1_ADDSET_2 (0x4UL << FSMC_BTR1_ADDSET_Pos) I2C_SR2_MSL_Pos (0U) __HAL_RCC_PWR_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN)) GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0 SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_HSE)) CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos) SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk FSMC_SR2_IFEN FSMC_SR2_IFEN_Msk USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk TIM_DMABase_EGR TIM_DMABASE_EGR ETH_MACDBGR_TFRS_READ ETH_MACDBGR_TFRS_READ_Msk CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos) CAN_TDL0R_DATA0_Pos (0U) USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk GPIO_PUPDR_PUPD2_Pos (4U) PCCARD_ERROR HAL_PCCARD_STATUS_ERROR RCC_AHB1RSTR_ETHMACRST_Msk (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos) SYSCFG_EXTICR2_EXTI7_PG 0x6000U DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos) EXTI_MODE_NONE 0x00000000u IS_I2S_DATA_FORMAT(__FORMAT__) (((__FORMAT__) == I2S_DATAFORMAT_16B) || ((__FORMAT__) == I2S_DATAFORMAT_16B_EXTENDED) || ((__FORMAT__) == I2S_DATAFORMAT_24B) || ((__FORMAT__) == I2S_DATAFORMAT_32B)) __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 USBx_PCGCCTL *(__IO uint32_t *)((uint32_t)USBx_BASE + USB_OTG_PCGCCTL_BASE) FPU ((FPU_Type *) FPU_BASE ) ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos) NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ ETH_MACFFR_HM ETH_MACFFR_HM_Msk CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos) TPI_FIFO0_ETM2_Pos 16U ADC_CR2_CONT ADC_CR2_CONT_Msk CAN_F8R2_FB5_Pos (5U) GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos) RCC_IT_PLLRDY ((uint8_t)0x10) FSMC_BWTR2_BUSTURN FSMC_BWTR2_BUSTURN_Msk CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos) GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) IS_SPI_MODE(__MODE__) (((__MODE__) == SPI_MODE_SLAVE) || ((__MODE__) == SPI_MODE_MASTER)) EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos) __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos) USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk CAN_F9R2_FB10 CAN_F9R2_FB10_Msk DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos) CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos) __HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN)) EXTI_IMR_MR4 EXTI_IMR_MR4_Msk __HAL_SYSCFG_REMAPMEMORY_FLASH() (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE)) CAN_F3R2_FB15 CAN_F3R2_FB15_Msk EXTI_IMR_MR7_Pos (7U) CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos) RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) USB_OTG_GINTMSK_MMISM_Pos (1U) ADC_CR2_ADON_Pos (0U) RTC_ALRMBR_MSK2_Pos (15U) USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos) OB_WRP_SECTOR_11 0x00000800U RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos) TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) CAN_F8R2_FB26 CAN_F8R2_FB26_Msk I2C_OAR2_ADD2_Msk (0x7FUL << I2C_OAR2_ADD2_Pos) RCC_MCO_DIV2 RCC_MCODIV_2 __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk CAN_F0R2_FB12_Pos (12U) GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos) SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos) DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk CAN_F9R1_FB28 CAN_F9R1_FB28_Msk ETH_MACA2LR_MACA2L_Pos (0U) GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13 RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos) RCC_RTCCLKSOURCE_HSE_DIV25 0x00190300U ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) PWR_FLAG_VOSRDY PWR_CSR_VOSRDY CAN_FA1R_FACT23_Msk (0x1UL << CAN_FA1R_FACT23_Pos) USB_OTG_GINTSTS_HCINT_Pos (25U) CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos) DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) CAN_F2R1_FB6_Pos (6U) IS_I2S_CPOL(__CPOL__) (((__CPOL__) == I2S_CPOL_LOW) || ((__CPOL__) == I2S_CPOL_HIGH)) __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE GPIO_BRR_BR14 GPIO_BSRR_BR14 ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos) GPIO_AF12_SDMMC GPIO_AF12_SDIO PWR_SLEEPENTRY_WFI ((uint8_t)0x01) CAN_F3R1_FB30 CAN_F3R1_FB30_Msk __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk EXTI_PR_PR2_Pos (2U) FSMC_PCR4_PBKEN_Pos (2U) DCMI_ESCR_FEC_Pos (24U) __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET FSMC_BTR2_ADDHLD_0 (0x1UL << FSMC_BTR2_ADDHLD_Pos) CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos) DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) CAN_F2R2_FB22_Pos (22U) USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos) CAN_F5R2_FB26 CAN_F5R2_FB26_Msk ETH_MMCTGFCR_TGFC ETH_MMCTGFCR_TGFC_Msk ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos) FSMC_BTR2_DATAST_5 (0x20UL << FSMC_BTR2_DATAST_Pos) CAN_FA1R_FACT11_Pos (11U) IS_I2S_MCLK_OUTPUT(__OUTPUT__) (((__OUTPUT__) == I2S_MCLKOUTPUT_ENABLE) || ((__OUTPUT__) == I2S_MCLKOUTPUT_DISABLE)) ETH_DMASR_TPS_Reading ETH_DMASR_TPS_Reading_Msk CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos) RTC_ISR_ALRBF_Pos (9U) CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos) HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 CAN_F1R1_FB1 CAN_F1R1_FB1_Msk CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos) ETH_MACVLANTR_VLANTC_Msk (0x1UL << ETH_MACVLANTR_VLANTC_Pos) USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos) SYSCFG_EXTICR2_EXTI6_PG 0x0600U FSMC_BTR3_ACCMOD_Msk (0x3UL << FSMC_BTR3_ACCMOD_Pos) SYSCFG_EXTICR2_EXTI7_PA 0x0000U FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos) CAN_F7R2_FB25 CAN_F7R2_FB25_Msk CAN_TSR_TME2_Pos (28U) USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos) CAN_F2R2_FB16_Pos (16U) EXTI_EMR_MR0_Pos (0U) DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) FSMC_BWTR1_DATAST_6 (0x40UL << FSMC_BWTR1_DATAST_Pos) SDIO_STA_DCRCFAIL_Pos (1U) CAN_F6R1_FB26 CAN_F6R1_FB26_Msk CAN_F7R1_FB10_Pos (10U) RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos) TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk _GCC_WRAP_STDINT_H  CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos) DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos) RCC_AHB1RSTR_GPIOGRST_Pos (6U) FPU_MVFR0_Divide_Pos 16U CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos) CAN_F7R1_FB7 CAN_F7R1_FB7_Msk FSMC_BCR3_MTYP_Pos (2U) CAN_F8R2_FB23 CAN_F8R2_FB23_Msk EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos) ETH_MACMIIAR_CR ETH_MACMIIAR_CR_Msk RCC_CFGR_PPRE1_DIV16 0x00001C00U USART_CR1_PCE_Pos (10U) FSMC_PIO4_IOWAIT4_Pos (8U) CAN_F2R2_FB28 CAN_F2R2_FB28_Msk HC_XFRC DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) RCC_PLLVCO_OUTPUT_MIN 100000000U RCC_LSI_ON ((uint8_t)0x01) FSMC_BWTR4_ACCMOD_Pos (28U) GPIO_PUPDR_PUPD7_Pos (14U) CAN_F9R1_FB3_Pos (3U) SPI_SR_OVR SPI_SR_OVR_Msk RCC_APB1LPENR_I2C1LPEN_Pos (21U) EXTI_EMR_MR19_Pos (19U) RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) CAN_F5R1_FB27 CAN_F5R1_FB27_Msk ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U xPSR_C_Pos 29U DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk I2S_STANDARD_MSB (SPI_I2SCFGR_I2SSTD_0) CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos) CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos) RCC_CIR_BYTE1_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x01U)) CAN_F4R2_FB26_Pos (26U) SYSCFG_EXTICR2_EXTI4_PE 0x0004U __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 FSMC_BWTR2_BUSTURN_3 (0x8UL << FSMC_BWTR2_BUSTURN_Pos) DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk USB_OTG_HOST_PORT_BASE 0x440UL USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U) RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos) EXTI_IMR_IM8 EXTI_IMR_MR8 ETH_DMASR_TJTS ETH_DMASR_TJTS_Msk RTC_TAFCR_TSINSEL_Msk (0x1UL << RTC_TAFCR_TSINSEL_Pos) ADC_JDR2_JDATA_Pos (0U) GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4 RCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos) USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos) DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos) CAN_F8R1_FB12 CAN_F8R1_FB12_Msk CAN_F5R2_FB9 CAN_F5R2_FB9_Msk ADC_RESOLUTION6b ADC_RESOLUTION_6B CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos) CAN_F2R1_FB17 CAN_F2R1_FB17_Msk ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk MPU_REGION_SIZE_2MB ((uint8_t)0x14) CAN_RF0R_FMP0_Pos (0U) TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) FSMC_BTR4_DATAST_2 (0x04UL << FSMC_BTR4_DATAST_Pos) USB_OTG_GRXSTSP_BCNT_Pos (4U) HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk CoreDebug_DHCSR_S_RESET_ST_Pos 25U ETH_DMABMR_PBL_4xPBL_128Beat 0x01002000U __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) == RESET) SDIO_STA_RXFIFOE_Pos (19U) TIM2_BASE (APB1PERIPH_BASE + 0x0000UL) FSMC_SR3_IRS FSMC_SR3_IRS_Msk SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) FSMC_PATT3_ATTWAIT3_0 (0x01UL << FSMC_PATT3_ATTWAIT3_Pos) GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos) DMA_SxCR_TCIE_Pos (4U) __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9 ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos) CAN_TI1R_RTR_Pos (1U) CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos) CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos) FSMC_BWTR3_ADDHLD_0 (0x1UL << FSMC_BWTR3_ADDHLD_Pos) CAN_F2R1_FB27 CAN_F2R1_FB27_Msk DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos) HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6 FSMC_PMEM4_MEMSET4_3 (0x08UL << FSMC_PMEM4_MEMSET4_Pos) CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos) __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN)) GPIO_AF15_EVENTOUT ((uint8_t)0x0F) RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos) GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) ETH_MMCRIMR_RGUFM_Pos (17U) CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos) RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos) ETH_DMASR_AIS_Pos (15U) CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk I2S_AUDIOFREQ_16K (16000U) ETH_MACFCR_FCBBPA_Msk (0x1UL << ETH_MACFCR_FCBBPA_Pos) ETH_MACPMTCSR_MPE_Pos (1U) DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk FSMC_PCR4_PWAITEN FSMC_PCR4_PWAITEN_Msk TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD CAN_F1R2_FB11 CAN_F1R2_FB11_Msk IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) FSMC_PMEM3_MEMWAIT3_3 (0x08UL << FSMC_PMEM3_MEMWAIT3_Pos) GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING) __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT ETH_DMAIER_RWTIE_Msk (0x1UL << ETH_DMAIER_RWTIE_Pos) CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos) USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk CAN_F0R2_FB6_Pos (6U) ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos) CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos) SPI_SR_CRCERR_Pos (4U) USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos) RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos) I2C_NEXT_FRAME 0x00000004U SDIO_MASK_RXOVERRIE_Pos (5U) CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos) HPRT0_PRTSPD_FULL_SPEED 1U CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos) TIM_CCMR2_OC4PE_Pos (11U) SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) PWR_CSR_EWUP_Pos (8U) DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos) GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos) GPIO_IDR_IDR_13 GPIO_IDR_ID13 CSR_RMVF_BB RCC_CSR_RMVF_BB __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) HCD_HandleTypeDef __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOILPEN)) CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos) EXTI_EMR_MR1 EXTI_EMR_MR1_Msk RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) MPU_CTRL_HFNMIENA_Pos 1U IS_I2S_STANDARD(__STANDARD__) (((__STANDARD__) == I2S_STANDARD_PHILIPS) || ((__STANDARD__) == I2S_STANDARD_MSB) || ((__STANDARD__) == I2S_STANDARD_LSB) || ((__STANDARD__) == I2S_STANDARD_PCM_SHORT) || ((__STANDARD__) == I2S_STANDARD_PCM_LONG)) __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); UNUSED(tmpreg); } while(0U) GPIO_IDR_ID2 GPIO_IDR_ID2_Msk DMA_FLAG_FEIF2_6 0x00010000U __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos) NVIC_GetPriority __NVIC_GetPriority RCC_PLLMUL_3 RCC_PLL_MUL3 GPIO_MODER_MODE9_0 GPIO_MODER_MODER9_0 IWDG_SR_PVU IWDG_SR_PVU_Msk FSMC_ECCR3_ECC3 FSMC_ECCR3_ECC3_Msk UsageFault_Handler FSMC_BCR3_WAITPOL_Pos (9U) FSMC_PIO4_IOSET4 FSMC_PIO4_IOSET4_Msk GPIO_IDR_ID12 GPIO_IDR_ID12_Msk __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG FLASH_CR_ERRIE_Pos (25U) RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos) RCC_APB1LPENR_CAN1LPEN_Pos (25U) CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos) USB_OTG_DOEPCTL_STALL_Pos (21U) USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk CAN_F7R1_FB25 CAN_F7R1_FB25_Msk RCC_CR_HSEBYP_Pos (18U) ETH_MACCR_ROD ETH_MACCR_ROD_Msk __uint8_t ETH_MACCR_DM ETH_MACCR_DM_Msk SPI_IT_ERR SPI_CR2_ERRIE CAN_F5R1_FB0 CAN_F5R1_FB0_Msk ETH_MACDBGR_TFRS_WRITING ETH_MACDBGR_TFRS_WRITING_Msk RCC_CR_HSERDY RCC_CR_HSERDY_Msk EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos) ETH_MACFFR_PCF_BlockAll ETH_MACFFR_PCF_BlockAll_Msk FSMC_PMEM3_MEMHIZ3 FSMC_PMEM3_MEMHIZ3_Msk FSMC_SR4_IREN_Pos (3U) SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE RTC_CR_REFCKON RTC_CR_REFCKON_Msk GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk RCC_APB2LPENR_SYSCFGLPEN_Pos (14U) FSMC_PCR4_PWAITEN_Pos (1U) RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos) __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos) CAN_F7R2_FB3_Pos (3U) _UINTPTR_T_DECLARED  __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos) CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk __HAL_SPI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) SDIO_ICR_DTIMEOUTC_Msk (0x1UL << SDIO_ICR_DTIMEOUTC_Pos) EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos) RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos) __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER FSMC_PATT3_ATTHIZ3_1 (0x02UL << FSMC_PATT3_ATTHIZ3_Pos) __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN)) ETH_PTPTSCR_TSFCU_Msk (0x1UL << ETH_PTPTSCR_TSFCU_Pos) GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) RCC_CR_PLLI2SRDY_Pos (27U) CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos) DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk __HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN)) EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk CAN_F12R1_FB19 CAN_F12R1_FB19_Msk DMA_HISR_TCIF6_Pos (21U) RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) TIM_SMCR_MSM_Pos (7U) SDIO_MASK_CMDSENTIE_Msk (0x1UL << SDIO_MASK_CMDSENTIE_Pos) EXTI_RTSR_TR12_Pos (12U) CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk TIM_DMABase_SMCR TIM_DMABASE_SMCR IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ __WFE() __ASM volatile ("wfe") __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE CAN_F3R2_FB2 CAN_F3R2_FB2_Msk SDIO_CLKCR_BYPASS_Msk (0x1UL << SDIO_CLKCR_BYPASS_Pos) CAN_F9R1_FB11 CAN_F9R1_FB11_Msk __HAL_SPI_1LINE_TX SPI_1LINE_TX TIM_EventSource_COM TIM_EVENTSOURCE_COM __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 CAN_F3R1_FB16 CAN_F3R1_FB16_Msk CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos) DAC_CR_TSEL1 DAC_CR_TSEL1_Msk USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos) CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos) ETH_DMABMR_EDE_Msk (0x1UL << ETH_DMABMR_EDE_Pos) EXTI_IMR_MR16 EXTI_IMR_MR16_Msk USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) USB_OTG_DOEPINT_EPDISD_Pos (1U) __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE SPI_CR2_TXEIE_Pos (7U) SYSCFG_EXTICR4_EXTI13_PA 0x0000U CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) RCC_RTCCLKSOURCE_HSE_DIV10 0x000A0300U TIM_CCER_CC4E TIM_CCER_CC4E_Msk TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) RCC_APB2ENR_SYSCFGEN_Pos (14U) FSMC_PCR2_TAR_Pos (13U) __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos) FSMC_BTR2_DATAST_3 (0x08UL << FSMC_BTR2_DATAST_Pos) CAN_RDL0R_DATA0_Pos (0U) GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) DAC_CR_MAMP1 DAC_CR_MAMP1_Msk GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos) DWT_FUNCTION_CYCMATCH_Pos 7U CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos) ___int_size_t_h  CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos) RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos) RTC_TSTR_MNT_Pos (12U) CAN_F0R2_FB7_Pos (7U) RCC_AHB1ENR_OTGHSEN_Pos (29U) RCC_FLAG_BORRST ((uint8_t)0x79) CAN_F2R1_FB11_Pos (11U) TIM_CCER_CC4E_Pos (12U) GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3 TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos) CAN_F1R2_FB26_Pos (26U) EXTI_PR_PR21_Pos (21U) FPU_FPCCR_MMRDY_Pos 5U CAN_F11R1_FB14 CAN_F11R1_FB14_Msk GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1 FSMC_PCR3_TAR_Msk (0xFUL << FSMC_PCR3_TAR_Pos) SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk ETH_MACFFR_PCF_Pos (6U) DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos) ETH_MACDBGR_RFRCS_DATAREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos) __HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET) MPU_RASR_AP_Pos 24U LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS TIM_CCMR2_CC3S_Pos (0U) SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE GPIO_MODER_MODER7_Pos (14U) FSMC_PATT2_ATTHIZ2_4 (0x10UL << FSMC_PATT2_ATTHIZ2_Pos) HAL_I2S_ERROR_PRESCALER (0x00000010U) ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos) CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos) USE_HAL_PCD_REGISTER_CALLBACKS 0U __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 GPIO_BSRR_BS_0 GPIO_BSRR_BS0 RCC_CSR_OFFSET (RCC_OFFSET + 0x74U) CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos) DCMI_ESCR_FSC_Pos (0U) __HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); UNUSED(tmpreg); } while(0U) xPSR_Z_Pos 30U GPIO_AF10_OTG_HS ((uint8_t)0x0A) RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos) RCC_CFGR_I2SSRC_Pos (23U) USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk __CM4_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) ETH_PTPTSCR_TSPTPPSV2E_Pos (10U) __HAL_RCC_DAC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET) ETH_DMASR_EBS_DescAccess_Msk (0x1UL << ETH_DMASR_EBS_DescAccess_Pos) __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE TIM_CNT_CNT_Pos (0U) __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN)) CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos) __IRDA_ENABLE __HAL_IRDA_ENABLE RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) GPIO_BRR_BR1_Pos GPIO_BSRR_BR1_Pos ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos) ETH_PTPTSCR_TSSEME_Pos (14U) WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) RCC_BDRST_BIT_NUMBER 0x10U RCC_APB1RSTR_TIM2RST_Pos (0U) IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F11R2_FB21 CAN_F11R2_FB21_Msk RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos) GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) CAN_FFA1R_FFA20_Msk (0x1UL << CAN_FFA1R_FFA20_Pos) SDIO_POWER_PWRCTRL_1 (0x2UL << SDIO_POWER_PWRCTRL_Pos) USB_OTG_DOEPMSK_AHBERRM_Pos (2U) CAN_F4R2_FB21 CAN_F4R2_FB21_Msk USB_OTG_GINTSTS_USBSUSP_Pos (11U) GPIO_BSRR_BS_4 GPIO_BSRR_BS4 __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT ETH_MACFFR_HPF_Msk (0x1UL << ETH_MACFFR_HPF_Pos) __HAL_I2C_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY ETH_MMCTIR_TGFS_Msk (0x1UL << ETH_MMCTIR_TGFS_Pos) DMA_FLAG_HTIF1_5 0x00000400U FSMC_PATT2_ATTHOLD2_0 (0x01UL << FSMC_PATT2_ATTHOLD2_Pos) HAL_SPI_ERROR_DMA (0x00000010U) _T_SIZE_  CAN_FFA1R_FFA13_Pos (13U) USB_OTG_DCTL_CGONAK_Pos (10U) USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk ETH_MACDBGR_TFF ETH_MACDBGR_TFF_Msk RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET) SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk CCMDATARAM_END 0x1000FFFFUL CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE)) USB_OTG_FRMNUM_Pos (21U) RCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk FSMC_BTR1_CLKDIV_Msk (0xFUL << FSMC_BTR1_CLKDIV_Pos) TPI_FIFO1_ITM0_Msk (0xFFUL ) ETH_PTPSSIR_STSSI_Msk (0xFFUL << ETH_PTPSSIR_STSSI_Pos) USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) DCMI_RISR_OVR_RIS DCMI_RIS_OVR_RIS RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos) CAN_F2R1_FB29 CAN_F2R1_FB29_Msk CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos) SPI_RESET_CRC(__HANDLE__) do{CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN); SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);}while(0U) TPI_FIFO0_ITM_ATVALID_Pos 29U __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET) __USED __attribute__((used)) CAN_F6R1_FB31_Pos (31U) USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos) GPIO_BSRR_BS_8 GPIO_BSRR_BS8 __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN)) CAN_TSR_TME0_Pos (26U) RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos) SET_BIT(REG,BIT) ((REG) |= (BIT)) GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1 USBH_FSLS_SPEED 1U EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos) FSMC_PMEM2_MEMHOLD2_3 (0x08UL << FSMC_PMEM2_MEMHOLD2_Pos) I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos) CAN_FS1R_FSC19_Pos (19U) CAN_F12R2_FB0 CAN_F12R2_FB0_Msk DMA_HIFCR_CTEIF5_Pos (9U) __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE RCC_CIR_PLLRDYC_Pos (20U) DCMI_CR_ESS_Pos (4U) CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk RTC_ISR_INITS RTC_ISR_INITS_Msk CAN_F0R2_FB12 CAN_F0R2_FB12_Msk FSMC_BCR2_CPSIZE_1 (0x2UL << FSMC_BCR2_CPSIZE_Pos) CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk CAN_F13R2_FB10 CAN_F13R2_FB10_Msk CAN_FS1R_FSC18_Msk (0x1UL << CAN_FS1R_FSC18_Pos) PWR_CR_DBP PWR_CR_DBP_Msk __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE CAN_F11R1_FB0_Pos (0U) RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos) HC_HALTED TIM_CR1_URS TIM_CR1_URS_Msk GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) Reserved30 ETH_DMABMR_RDP_8Beat 0x00100000U CAN_F6R1_FB25_Pos (25U) ETH_DMABMR_PBL_4xPBL_32Beat 0x01000800U CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk CAN_FS1R_FSC5_Pos (5U) ETH_PTPTSCR_TSARU_Pos (5U) SPI_BAUDRATEPRESCALER_4 (SPI_CR1_BR_0) RCC_RTCCLKSOURCE_HSE_DIV11 0x000B0300U GPIO_ODR_OD2 GPIO_ODR_OD2_Msk __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST)) CAN_F5R2_FB16 CAN_F5R2_FB16_Msk ATOMIC_MODIFYH_REG(REG,CLEARMSK,SETMASK) do { uint16_t val; do { val = (__LDREXH((__IO uint16_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos) GPIO_PUPDR_PUPD4_Pos (8U) __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN)) FSMC_PCR2_TCLR_3 (0x8UL << FSMC_PCR2_TCLR_Pos) FSMC_BCR1_WRAPMOD FSMC_BCR1_WRAPMOD_Msk ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos) TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2 CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos) HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program CAN_ESR_EWGF CAN_ESR_EWGF_Msk SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos) __HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN)) CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos) GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD EXTI_PR_PR12 EXTI_PR_PR12_Msk Reserved40 FLASH_OPTCR1_nWRP_7 (0x080UL << FLASH_OPTCR1_nWRP_Pos) __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN)) SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL SPI_RXCRCR_RXCRC_Pos (0U) TEST_PACKET 4U CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos) SYSCFG_EXTICR3_EXTI9_PB 0x0010U SPI_FIRSTBIT_MSB (0x00000000U) __HAL_SD_SDMMC_DISABLE __HAL_SD_SDIO_DISABLE CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos) SYSCFG_EXTICR1_EXTI0_PI 0x0008U DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) DMA_HIFCR_CDMEIF5_Pos (8U) CAN_F5R2_FB11_Pos (11U) RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET ADC_CCR_DDS ADC_CCR_DDS_Msk __int20 +2 CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos) ETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos) CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos) TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk ETH_DMAMFBOCR_MFC ETH_DMAMFBOCR_MFC_Msk FLASH_BANK_1 1U ADC_JDR3_JDATA_Pos (0U) NAND_AddressTypedef NAND_AddressTypeDef FSMC_BWTR3_BUSTURN_2 (0x4UL << FSMC_BWTR3_BUSTURN_Pos) EXTI_GPIOI 0x00000008u ADC_CCR_DDS_Pos (13U) TIM_BDTR_BKE TIM_BDTR_BKE_Msk PWR_REGULATOR_VOLTAGE_SCALE2 0x00000000U DBGMCU_IDCODE_REV_ID_Pos (16U) __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) GPIO_AFRH_AFSEL11_Pos (12U) CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos) CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos) RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos) FSMC_BTR1_ADDHLD_Msk (0xFUL << FSMC_BTR1_ADDHLD_Pos) ETH_MACHTHR_HTH_Pos (0U) ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos) __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk SDIO_MASK_RXFIFOFIE_Msk (0x1UL << SDIO_MASK_RXFIFOFIE_Pos) FSMC_PCR4_PBKEN FSMC_PCR4_PBKEN_Msk __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk MPU_RNR_REGION_Msk (0xFFUL ) ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos) ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos) I2C_CR1_POS I2C_CR1_POS_Msk FSMC_BCR4_WREN FSMC_BCR4_WREN_Msk CAN_F3R1_FB23 CAN_F3R1_FB23_Msk ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos) SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) FLASH_SR_SOP_Msk (0x1UL << FLASH_SR_SOP_Pos) DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos) CAN_F7R2_FB21_Pos (21U) TIM_CCMR1_IC2PSC_Pos (10U) SYSCFG_EXTICR4_EXTI14_PE 0x0400U CAN_TDT2R_TGT_Pos (8U) __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE ETH_DMACHRDR_HRDAP_Msk (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos) DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk GPIO_BRR_BR10 GPIO_BSRR_BR10 USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos) CAN_F5R2_FB20 CAN_F5R2_FB20_Msk RCC_AHB3ENR_FSMCEN RCC_AHB3ENR_FSMCEN_Msk ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk IS_DAC_GENERATE_WAVE IS_DAC_WAVE OTG_FS_PowerSwitchOn_Pin GPIO_PIN_0 USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos) ETH_DMAOMR_FTF_Msk (0x1UL << ETH_DMAOMR_FTF_Pos) __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE GPIO_BSRR_BR9_Pos (25U) NVIC_SetPriority __NVIC_SetPriority HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 CAN_F1R1_FB24_Pos (24U) USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos) CAN_F7R2_FB13 CAN_F7R2_FB13_Msk __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos) SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos) CAN_FA1R_FACT15_Msk (0x1UL << CAN_FA1R_FACT15_Pos) ETH_DMASR_RPS_Suspended_Msk (0x1UL << ETH_DMASR_RPS_Suspended_Pos) RCC_APB2ENR_ADC2EN_Pos (9U) EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos) DMA_FIFO_THRESHOLD_HALFFULL ((uint32_t)DMA_SxFCR_FTH_0) GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos) FSMC_BTR1_ACCMOD_Msk (0x3UL << FSMC_BTR1_ACCMOD_Pos) CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos) SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk USB_OTG_GINTSTS_EOPF_Pos (15U) SCB_VTOR_TBLOFF_Pos 7U CAN_F9R2_FB31_Pos (31U) __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD MPU_REGION_SIZE_32KB ((uint8_t)0x0E) GPIO_PIN_8 ((uint16_t)0x0100) CAN_F1R1_FB21_Pos (21U) CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos) SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos) RCC_APB1ENR_DACEN_Pos (29U) __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | __CM4_CMSIS_VERSION_SUB ) CAN_F8R2_FB16 CAN_F8R2_FB16_Msk ETH_DMATPDR_TPD ETH_DMATPDR_TPD_Msk HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos) ETH_PTPTSCR_TSSMRME ETH_PTPTSCR_TSSMRME_Msk RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos) DWT_FUNCTION_DATAVSIZE_Pos 10U PC14_OSC32_IN_Pin GPIO_PIN_14 FSMC_BTR1_BUSTURN_0 (0x1UL << FSMC_BTR1_BUSTURN_Pos) MPU_TEX_LEVEL2 ((uint8_t)0x02) DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) CAN2_BASE (APB1PERIPH_BASE + 0x6800UL) USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos) __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0 _BSD_SIZE_T_DEFINED_  CAN_F7R1_FB31_Pos (31U) SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos) CAN_F9R2_FB25_Pos (25U) CAN_F4R2_FB13 CAN_F4R2_FB13_Msk DAC2_CHANNEL_1 DAC_CHANNEL_1 __int20__ +2 CAN_F1R1_FB15_Pos (15U) EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos) __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos) GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 FSMC_BCR1_MWID_Msk (0x3UL << FSMC_BCR1_MWID_Pos) FSMC_BTR3_DATLAT FSMC_BTR3_DATLAT_Msk RCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos) IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE I2C_OAR1_ADD0_Pos (0U) __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN)) FSMC_BTR1_ACCMOD_1 (0x2UL << FSMC_BTR1_ACCMOD_Pos) ETH_DMABMR_DSL_Msk (0x1FUL << ETH_DMABMR_DSL_Pos) MPU_REGION_SIZE_512MB ((uint8_t)0x1C) FSMC_PCR3_PWID_Msk (0x3UL << FSMC_PCR3_PWID_Pos) ADC_CDR_DATA2 ADC_CDR_DATA2_Msk USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos) FSMC_BWTR2_ACCMOD_1 (0x2UL << FSMC_BWTR2_ACCMOD_Pos) DAC_CR_WAVE2_Pos (22U) RNG_SR_CEIS RNG_SR_CEIS_Msk CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk GPIO_ODR_OD8_Pos (8U) __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST)) CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos) EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos) ETH_MACCR_LM_Pos (12U) __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET USART_CR3_CTSE_Pos (9U) __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); }while(0U) GPIO_PUPDR_PUPD0_Pos (0U) CAN_F8R1_FB31 CAN_F8R1_FB31_Msk RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos) FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8 FSMC_BTR3_ACCMOD FSMC_BTR3_ACCMOD_Msk MPU_REGION_SIZE_16KB ((uint8_t)0x0D) CAN_F8R2_FB3_Pos (3U) RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos) FSMC_PCR2_PWAITEN_Msk (0x1UL << FSMC_PCR2_PWAITEN_Pos) FSMC_PMEM3_MEMHIZ3_6 (0x40UL << FSMC_PMEM3_MEMHIZ3_Pos) CAN_FM1R_FBM7_Pos (7U) PWR_CR_PLS_LEV6 0x000000C0U CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos) DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos) USART_GTPR_PSC_7 (0x80UL << USART_GTPR_PSC_Pos) RCC_AHB2ENR_RNGEN_Pos (6U) FSMC_PIO4_IOWAIT4_Msk (0xFFUL << FSMC_PIO4_IOWAIT4_Pos) DWT_MASK_MASK_Msk (0x1FUL ) CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos) ETH_MACDBGR_MTFCS_WAITING_Pos (17U) ETH_MACFCR_PLT_Minus28_Msk (0x1UL << ETH_MACFCR_PLT_Minus28_Pos) I2C_SR1_SB_Msk (0x1UL << I2C_SR1_SB_Pos) CAN_F3R1_FB25_Pos (25U) CAN_F3R2_FB12 CAN_F3R2_FB12_Msk __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE MPU_TYPE_IREGION_Pos 16U __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U) SDIO_CLKCR_WIDBUS_Pos (11U) FSMC_PMEM3_MEMHOLD3_0 (0x01UL << FSMC_PMEM3_MEMHOLD3_Pos) ITM_IRR_ATREADYM_Pos 0U DAC_DHR8R2_DACC2DHR_Pos (0U) FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16 SYSCFG_EXTICR1_EXTI2_PE 0x0400U USART1_BASE (APB2PERIPH_BASE + 0x1000UL) USART_CR1_RXNEIE_Pos (5U) CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos) SYSCFG_EXTICR4_EXTI15_PH 0x7000U FSMC_PATT3_ATTHIZ3_0 (0x01UL << FSMC_PATT3_ATTHIZ3_Pos) EXTI_EMR_MR9_Pos (9U) DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk FSMC_BWTR1_ACCMOD FSMC_BWTR1_ACCMOD_Msk OTG_FS_ID_GPIO_Port GPIOA RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACRXLPEN)) ETH_MACFFR_HM_Msk (0x1UL << ETH_MACFFR_HM_Pos) USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos) EXTI_LINE_13 (EXTI_GPIO | 0x0Du) TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) HCFG_30_60_MHZ 0U CAN_F3R1_FB19_Pos (19U) RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos) GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1 CAN_F13R1_FB8_Pos (8U) GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1 CAN_F4R1_FB22 CAN_F4R1_FB22_Msk __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN)) __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE CAN_FM1R_FBM25_Msk (0x1UL << CAN_FM1R_FBM25_Pos) CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos) CAN_FA1R_FACT_Pos (0U) USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE RTC_ISR_INITS_Pos (4U) CAN_F7R2_FB29 CAN_F7R2_FB29_Msk OTG_FS_ID_Pin GPIO_PIN_10 DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos) USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos) __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST)) SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN)) RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE CAN_FA1R_FACT17_Msk (0x1UL << CAN_FA1R_FACT17_Pos) DCMI ((DCMI_TypeDef *) DCMI_BASE) USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk GRXSTSP RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk GRXSTSR MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3 FSMC_BCR3_CPSIZE_0 (0x1UL << FSMC_BCR3_CPSIZE_Pos) GPIO_AFRH_AFSEL12_Pos (16U) USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos) GPIO_AF0_RTC_50Hz ((uint8_t)0x00) CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk USART_CR3_ONEBIT_Pos (11U) CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk SPI_TXCRCR_TXCRC_Pos (0U) __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE FSMC_PATT2_ATTHIZ2_3 (0x08UL << FSMC_PATT2_ATTHIZ2_Pos) USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos) CAN_F5R1_FB29_Pos (29U) ETH_DMABMR_RDP_4xPBL_8Beat 0x01040000U IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_BYTE) || ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || ((VALUE) == FLASH_TYPEPROGRAM_WORD) || ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD)) Sdmmc1ClockSelection SdioClockSelection USB_OTG_HPRT_POCA_Pos (4U) SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk DMA_SxCR_PBURST_Pos (21U) FSMC_SR2_IFEN_Msk (0x1UL << FSMC_SR2_IFEN_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos) CAN_F7R1_FB18 CAN_F7R1_FB18_Msk __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET DMA_SxPAR_PA_Pos (0U) RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk SYSCFG_EXTICR2_EXTI6_PF 0x0500U FSMC_BTR1_ADDSET FSMC_BTR1_ADDSET_Msk SCB_SHCSR_SVCALLPENDED_Pos 15U ETH_MACFCR_PLT_Minus256_Pos (4U) RCC_AHB1ENR_GPIOIEN_Msk (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos) CAN_F4R2_FB21_Pos (21U) __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN)) NULL ((void *)0) CAN_F3R2_FB31_Pos (31U) __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE MPU_RASR_C_Pos 17U UART5_BASE (APB1PERIPH_BASE + 0x5000UL) SDIO_STA_TXACT SDIO_STA_TXACT_Msk CAN_MCR_SLEEP_Pos (1U) DMA_MBURST_SINGLE 0x00000000U ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) __HAL_HCD_MASK_ACK_HC_INT(chnum) (USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINTMSK_ACKM) USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos) FSMC_BTR4_DATAST_1 (0x02UL << FSMC_BTR4_DATAST_Pos) TIM_DMABase_DIER TIM_DMABASE_DIER FSMC_PCR4_ECCPS_0 (0x1UL << FSMC_PCR4_ECCPS_Pos) CoreDebug_DEMCR_VC_CHKERR_Pos 6U HCCHAR_CTRL 0U TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) CAN_F9R2_FB9 CAN_F9R2_FB9_Msk RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL CAN_F0R1_FB13 CAN_F0R1_FB13_Msk CAN_ESR_LEC CAN_ESR_LEC_Msk CAN_MCR_AWUM CAN_MCR_AWUM_Msk GPIO_MODER_MODE5_0 GPIO_MODER_MODER5_0 USB_OTG_DIEPINT_TXFE_Pos (7U) RTC_TAFCR_TAMP1E_Msk (0x1UL << RTC_TAFCR_TAMP1E_Pos) EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos) CAN_F4R2_FB15_Pos (15U) CR_MSION_BB RCC_CR_MSION_BB FSMC_BTR3_DATLAT_Msk (0xFUL << FSMC_BTR3_DATLAT_Pos) TIM_SMCR_MSM TIM_SMCR_MSM_Msk FLASH_CR_SNB_4 (0x10UL << FLASH_CR_SNB_Pos) CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos) __HAL_ADC_JSQR ADC_JSQR GPIO_LCKR_LCK14_Pos (14U) GPIO_LCKR_LCK3_Pos (3U) RCC_CFGR_PPRE2_DIV8 0x0000C000U DMA_HISR_HTIF5_Pos (10U) FSMC_BWTR4_ACCMOD_Msk (0x3UL << FSMC_BWTR4_ACCMOD_Pos) ETH_MACA1LR_MACA1L_Pos (0U) CAN_F12R2_FB23 CAN_F12R2_FB23_Msk CAN_F5R1_FB5_Pos (5U) TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) DMA2_Stream3_BASE (DMA2_BASE + 0x058UL) GPIO_OSPEEDR_OSPEED6_Pos (12U) DCMI_CR_CRE DCMI_CR_CRE_Msk CAN_RI0R_IDE_Pos (2U) RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk GPIO_OTYPER_OT6_Pos (6U) GPIO_OTYPER_OT13_Pos (13U) DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) ETH_MACMIIDR_MD ETH_MACMIIDR_MD_Msk FSMC_BTR2_CLKDIV_3 (0x8UL << FSMC_BTR2_CLKDIV_Pos) __CORTEX_M (4U) SYSCFG_EXTICR1_EXTI3_PH 0x7000U CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos) RCC_APB1RSTR_USART2RST_Pos (17U) USB_OTG_DIEPINT_EPDISD_Pos (1U) I2C_CR1_ENPEC_Pos (5U) FLASH_PSIZE_DOUBLE_WORD 0x00000300U I2C1_BASE (APB1PERIPH_BASE + 0x5400UL) __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) || ((CALL) == I2C_GENERALCALL_ENABLE)) ITM_TCR_BUSY_Pos 23U CAN_F12R1_FB0_Pos (0U) __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE __HAL_DBGMCU_UNFREEZE_TIM8() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP)) INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1) RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos) USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk CAN_F6R2_FB25_Pos (25U) CAN_F2R1_FB9 CAN_F2R1_FB9_Msk CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos) CAN_F8R1_FB4_Pos (4U) ETH_MACA1HR_SA_Pos (30U) DMA_HIFCR_CHTIF7_Pos (26U) MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE CAN_F10R1_FB26_Pos (26U) FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET EXTI_EMR_MR21 EXTI_EMR_MR21_Msk RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT RTC_TR_MNT_Pos (12U) GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0 RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS FSMC_BWTR3_BUSTURN_Pos (16U) xfer_len CAN_F9R2_FB15_Pos (15U) RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos) CAN_F6R2_FB19_Pos (19U) __HAL_DBGMCU_UNFREEZE_IWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_IWDG_STOP)) SDIO_MASK_DATAENDIE_Pos (8U) CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk CAN_F11R2_FB8_Pos (8U) ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) EXTI_EMR_MR16_Pos (16U) USART_SR_FE_Pos (1U) CAN_F5R2_FB27_Pos (27U) I2C_SR1_PECERR_Msk (0x1UL << I2C_SR1_PECERR_Pos) __HAL_RCC_FSMC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN); UNUSED(tmpreg); } while(0U) DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos) CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos) CAN_FA1R_FACT19_Msk (0x1UL << CAN_FA1R_FACT19_Pos) FPU_MVFR1_FP_HPFP_Pos 24U USB_OTG_HOST_CHANNEL_SIZE 0x20UL ETH_PTPTSCR_TSCNT ETH_PTPTSCR_TSCNT_Msk USB_OTG_HCINTMSK_CHHM_Pos (1U) CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos) CAN_F6R2_FB9 CAN_F6R2_FB9_Msk DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) SYSCFG_EXTICR3_EXTI8_PE 0x0004U USART_GTPR_PSC_2 (0x04UL << USART_GTPR_PSC_Pos) FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104UL) __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE ADC_CSR_OVR1_Pos (5U) __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0 GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13 USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos) CONTROL_nPRIV_Pos 0U RTC_BKP16R RTC_BKP16R_Msk CAN_FM1R_FBM0_Pos (0U) CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos) RCC_CFGR_PPRE2_DIV4 0x0000A000U CAN_F4R2_FB14 CAN_F4R2_FB14_Msk CAN_F11R2_FB13 CAN_F11R2_FB13_Msk SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk CAN_F12R2_FB1_Pos (1U) RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) GPIO_BSRR_BR_15 GPIO_BSRR_BR15 MPU_REGION_SIZE_32B ((uint8_t)0x04) CAN_F9R1_FB0 CAN_F9R1_FB0_Msk TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) PHY_AUTONEGO_COMPLETE ((uint16_t)0x0020U) CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos) DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) SDIO_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos) USB_OTG_GCCFG_I2CPADEN_Pos (17U) CAN_F8R2_FB0 CAN_F8R2_FB0_Msk __HAL_DBGMCU_UNFREEZE_TIM10() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP)) __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET) __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE USB_OTG_GRXSTSP_PKTSTS_Pos (17U) CAN_F8R2_FB29_Pos (29U) TPI_FFSR_TCPresent_Pos 2U TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) FSMC_BTR1_ADDSET_Pos (0U) CAN_FA1R_FACT25_Msk (0x1UL << CAN_FA1R_FACT25_Pos) CAN_F0R1_FB19_Pos (19U) SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos) CAN_F8R1_FB17 CAN_F8R1_FB17_Msk __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE UART4_BASE (APB1PERIPH_BASE + 0x4C00UL) RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk IWDG_SR_RVU_Pos (1U) OB_RDP_LEVEL0 OB_RDP_LEVEL_0 FSMC_BTR4_ADDSET FSMC_BTR4_ADDSET_Msk SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk USB_OTG_GINTSTS_SRQINT_Pos (30U) TIM_DMABase_DCR TIM_DMABASE_DCR CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos) DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos) RCC_CFGR_HPRE_DIV128 0x000000D0U EXTI_IMR_IM11 EXTI_IMR_MR11 CAN_FA1R_FACT14_Pos (14U) CAN_F11R2_FB22_Pos (22U) INT8_MIN (-__INT8_MAX__ - 1) ADC_CSR_JSTRT3_Pos (19U) RCC_CR_PLLI2SON_Pos (26U) ETH_MMCTGFCR_TGFC_Pos (0U) CAN_F8R1_FB2 CAN_F8R1_FB2_Msk RCC_PLL_OFF ((uint8_t)0x01) FSMC_BWTR2_DATAST_7 (0x80UL << FSMC_BWTR2_DATAST_Pos) I2C_CR1_ENGC_Msk (0x1UL << I2C_CR1_ENGC_Pos) PWR_BASE (APB1PERIPH_BASE + 0x7000UL) CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos) CAN_F13R1_FB29 CAN_F13R1_FB29_Msk I2C_CCR_FS I2C_CCR_FS_Msk SDIO_MASK_TXUNDERRIE_Msk (0x1UL << SDIO_MASK_TXUNDERRIE_Pos) ARM_MPU_CACHEP_WT_NWA 2U MPU_BASE (SCS_BASE + 0x0D90UL) USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) EXTI_IMR_MR8_Pos (8U) RCC_CSR_IWDGRSTF_Pos (29U) FSMC_BTR4_BUSTURN_1 (0x2UL << FSMC_BTR4_BUSTURN_Pos) __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos) CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos) INT_FAST8_MAX (__INT_FAST8_MAX__) FSMC_PMEM2_MEMWAIT2_Pos (8U) CAN_F0R2_FB31 CAN_F0R2_FB31_Msk CAN_F2R1_FB29_Pos (29U) ETH_DMASR_ETS_Pos (10U) ADC_CR2_EOCS_Pos (10U) FSMC_SR4_ILEN_Pos (4U) RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) EXTI_IMR_IM15 EXTI_IMR_MR15 CAN_F11R2_FB16_Pos (16U) CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos) GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0 SDIO_STA_TXFIFOHE_Msk (0x1UL << SDIO_STA_TXFIFOHE_Pos) TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) RCC_APB1LPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos) __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET SPI1_MISO_Pin GPIO_PIN_6 SDIO_POWER_PWRCTRL_Msk (0x3UL << SDIO_POWER_PWRCTRL_Pos) RTC_ISR_INIT_Pos (7U) RTC_TSTR_HU_Pos (16U) __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__)) CAN_F6R2_FB4 CAN_F6R2_FB4_Msk CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos) GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) SDIO_CMD_WAITINT_Pos (8U) MPU_REGION_SIZE_8KB ((uint8_t)0x0C) SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk APSR_C_Pos 29U RTC_SHIFTR_ADD1S_Pos (31U) RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN)) ETH_DMASR_TJTS_Msk (0x1UL << ETH_DMASR_TJTS_Pos) __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE CAN_F12R1_FB24 CAN_F12R1_FB24_Msk FSMC_SR2_ILS FSMC_SR2_ILS_Msk CAN_F0R1_FB20 CAN_F0R1_FB20_Msk CAN_F12R1_FB30_Pos (30U) CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos) FLASH_OPTCR_BOR_LEV_0 0x00000004U __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET ___int16_t_defined 1 ETH_DMABMR_FB_Pos (16U) CAN_F5R1_FB3_Pos (3U) CAN_F9R2_FB22 CAN_F9R2_FB22_Msk CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos) USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos) EXTI_LINE_NB 23UL RCC_APB2RSTR_TIM11RST_Pos (18U) CoreDebug_DHCSR_S_SLEEP_Pos 18U CAN_F10R2_FB8 CAN_F10R2_FB8_Msk EXTI_PR_PR10_Pos (10U) CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos) CAN_F13R2_FB26_Pos (26U) GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0 CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos) CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos) GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos) __HAL_SMBUS_GET_DIR SMBUS_GET_DIR __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE __LEAST16 "h" ADC_SR_JEOC ADC_SR_JEOC_Msk CAN_F12R2_FB4 CAN_F12R2_FB4_Msk SYSCFG_EXTICR2_EXTI4_Pos (0U) ETH_MACMIIAR_MW ETH_MACMIIAR_MW_Msk __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) USB_OTG_HPRT_PLSTS_Pos (10U) RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) OTG_FS_DP_GPIO_Port GPIOA SYSCFG_PMC_MII_RMII_SEL_Pos (23U) CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos) __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (FLASH->CR |= (__INTERRUPT__)) RCC_APB1ENR_TIM14EN_Pos (8U) TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) GPIO_IDR_IDR_4 GPIO_IDR_ID4 HAL_FLASH_ERROR_RD 0x00000001U CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos) FSMC_BCR2_CBURSTRW_Msk (0x1UL << FSMC_BCR2_CBURSTRW_Pos) GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk GPIO_ODR_ODR_14 GPIO_ODR_OD14 __LEAST8 "hh" USE_HAL_DSI_REGISTER_CALLBACKS 0U TIM_CCMR1_IC2F_Pos (12U) CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos) __HAL_RCC_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_CFGR_I2SSRC_BB = (__SOURCE__)) USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos) ETH_DMAMFBOCR_OMFC_Pos (16U) NVIC_PRIORITYGROUP_2 0x00000005U DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos) CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos) CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos) RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos) FLASH_SCALE1_LATENCY4_FREQ 120000000U CAN_F4R1_FB10_Pos (10U) ETH_DMAOMR_FTF_Pos (20U) CAN_F11R1_FB0 CAN_F11R1_FB0_Msk I2S_STANDARD_PHILIPS (0x00000000U) USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0xFFFFFFFFU) CAN_F11R1_FB9_Pos (9U) HAL_IncTick CAN_F9R2_FB14 CAN_F9R2_FB14_Msk GPIO_PIN_All ((uint16_t)0xFFFF) CAN_F5R2_FB13 CAN_F5R2_FB13_Msk DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk CAN_F0R2_FB24_Pos (24U) MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00) SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) CAN_F9R2_FB5_Pos (5U) CAN_FA1R_FACT27_Msk (0x1UL << CAN_FA1R_FACT27_Pos) SCB_ICSR_VECTACTIVE_Pos 0U __SIZE_T__  __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE ADC_LTR_LT ADC_LTR_LT_Msk RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk FSMC_BWTR4_DATAST_6 0x00004000U SDIO_CLKCR_CLKDIV_Msk (0xFFUL << SDIO_CLKCR_CLKDIV_Pos) CAN_F3R1_FB4 CAN_F3R1_FB4_Msk GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk LD4_Pin GPIO_PIN_12 IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) USB_OTG_DCFG_XCVRDLY_Pos (14U) SDMMC1_IRQn SDIO_IRQn GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1 CAN_F3R2_FB19_Pos (19U) USB_OTG_FS_MAX_OUT_ENDPOINTS 4U DP83848_PHY_ADDRESS 0x01U ETH_MACRWUFFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos) CAN_F6R1_FB20_Pos (20U) FSMC_PATT2_ATTSET2_2 (0x04UL << FSMC_PATT2_ATTSET2_Pos) ADC_SMPR1_SMP11_Pos (3U) __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET ETH_MMCRGUFCR_RGUFC_Msk (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos) CAN_FFA1R_FFA14_Msk (0x1UL << CAN_FFA1R_FFA14_Pos) I2C_CR1_START_Msk (0x1UL << I2C_CR1_START_Pos) SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk ETH_MACVLANTR_VLANTC_Pos (16U) RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) TIM8_BASE (APB2PERIPH_BASE + 0x0400UL) CAN_F5R2_FB20_Pos (20U) CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos) RCC_AHB1ENR_CCMDATARAMEN_Pos (20U) FSMC_PCR4_TCLR_Pos (9U) __HAL_DBGMCU_UNFREEZE_TIM2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP)) FPU_MVFR1_FtZ_mode_Msk (0xFUL ) CAN_F6R2_FB31_Pos (31U) FSMC_BWTR2_ADDSET_Pos (0U) TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) RCC_RTCCLKSOURCE_HSE_DIV20 0x00140300U CAN_F13R2_FB30 CAN_F13R2_FB30_Msk ETH_DMASR_EBS ETH_DMASR_EBS_Msk CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos) GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos) I2C_OTHER_AND_LAST_FRAME (0xAA000000U) MRLVDS_BIT_NUMBER PWR_CR_MRLVDS_Pos ADC_SQR2_SQ11_Pos (20U) CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos) CAN_F1R2_FB6 CAN_F1R2_FB6_Msk GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) USB_OTG_GRSTCTL_TXFNUM_Pos (6U) __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE FSMC_BCR4_WREN_Msk (0x1UL << FSMC_BCR4_WREN_Pos) FSMC_BWTR4_BUSTURN_0 (0x1UL << FSMC_BWTR4_BUSTURN_Pos) CAN_F6R1_FB14_Pos (14U) GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3 TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER EXTI_FTSR_TR17_Pos (17U) FSMC_BTR1_BUSTURN_2 (0x4UL << FSMC_BTR1_BUSTURN_Pos) FSMC_BCR4_MUXEN FSMC_BCR4_MUXEN_Msk SPI_SR_CRCERR SPI_SR_CRCERR_Msk CAN_F5R2_FB29_Pos (29U) CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos) ETH_MACVLANTR_VLANTI_Msk (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos) __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE FPU_FPDSCR_FZ_Pos 24U ETH_DMAOMR_RTC_Pos (3U) USB_OTG_DIEPMSK_BIM_Pos (9U) PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) RTC_BKP9R_Pos (0U) ETH_MACA3HR_MACA3H_Msk (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos) TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos) IS_RCC_PLLN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U)) RCC_SSCGR_SPREADSEL_Pos (30U) __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || ((INSTANCE) == CAN2)) SYSCFG_CMPCR_READY_Pos (8U) RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET) __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE CAN_FS1R_FSC25_Pos (25U) FSMC_PMEM3_MEMSET3_Msk (0xFFUL << FSMC_PMEM3_MEMSET3_Pos) RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) CAN_MSR_TXM_Pos (8U) CAN_F3R1_FB6_Pos (6U) TIM_EGR_COMG_Pos (5U) CAN_F8R1_FB24 CAN_F8R1_FB24_Msk EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk GPIO_BRR_BR15 GPIO_BSRR_BR15 CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos) IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15U) SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) GPIO_OSPEEDR_OSPEED15_Pos (30U) CAN_FA1R_FACT3_Pos (3U) FLASH_CR_LOCK FLASH_CR_LOCK_Msk CAN_F8R1_FB24_Pos (24U) GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk ETH_PTPTSCR_TSSTI ETH_PTPTSCR_TSSTI_Msk RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos) ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos) EXTI_SWIER_SWIER20_Pos (20U) RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk RCC_AHB1ENR_BKPSRAMEN_Pos (18U) __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE CAN_F4R2_FB26 CAN_F4R2_FB26_Msk GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk CAN_F2R2_FB27 CAN_F2R2_FB27_Msk TIM_BDTR_BKP TIM_BDTR_BKP_Msk CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos) ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos) CAN_F10R1_FB1_Pos (1U) DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos) RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos) __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET DMA_SxCR_PINC DMA_SxCR_PINC_Msk CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos) __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE ETH_DMASR_RPS_Suspended_Pos (19U) CAN_F6R1_FB5_Pos (5U) CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2 GPIO_AF9_CAN2 ((uint8_t)0x09) FSMC_PMEM2_MEMSET2_5 (0x20UL << FSMC_PMEM2_MEMSET2_Pos) CAN_TI2R_IDE CAN_TI2R_IDE_Msk I2C_DUALADDRESS_ENABLE I2C_OAR2_ENDUAL __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) != RESET) CoreDebug_DHCSR_S_HALT_Pos 17U CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos) CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos) OUTPUT_PP (0x0UL << OUTPUT_TYPE_Pos) __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE SDIO_STA_CTIMEOUT_Pos (2U) __HAL_RCC_GPIOI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); UNUSED(tmpreg); } while(0U) I2C_CR1_POS_Pos (11U) __HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST)) GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) FSMC_BTR3_CLKDIV_1 (0x2UL << FSMC_BTR3_CLKDIV_Pos) SYSCFG_EXTICR2_EXTI5_PA 0x0000U I2C_ADDRESSINGMODE_7BIT 0x00004000U RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos) ETH_DMAOMR_RSF ETH_DMAOMR_RSF_Msk ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos) CAN_F7R2_FB10_Pos (10U) CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos) USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos) GPIO_BSRR_BS6_Pos (6U) USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos) __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE GPIO_BRR_BR0_Pos GPIO_BSRR_BR0_Pos SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos) RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos) __INT64 "ll" ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) FSMC_BTR2_BUSTURN_Pos (16U) CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos) CAN_F0R2_FB17 CAN_F0R2_FB17_Msk GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) FSMC_BWTR1_BUSTURN_Pos (16U) USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk SYSCFG_EXTICR4_EXTI14_PD 0x0300U __HAL_DBGMCU_UNFREEZE_TIM11() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP)) I2C_SR1_RXNE_Msk (0x1UL << I2C_SR1_RXNE_Pos) __STM32F407xx_H  ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) CR_DBP_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (DBP_BIT_NUMBER * 4U)) ETH_MACFFR_SAF_Pos (9U) USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk RTC ((RTC_TypeDef *) RTC_BASE) I2C_OAR1_ADD9_Pos (9U) _SIZE_T_DECLARED  SCB_ICSR_ISRPENDING_Pos 22U USB_OTG_DIEPINT_NAK_Pos (13U) CAN_FFA1R_FFA16_Msk (0x1UL << CAN_FFA1R_FFA16_Pos) FLASH_SECTOR_4 4U EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos) USART_GTPR_PSC_3 (0x08UL << USART_GTPR_PSC_Pos) I2C_SR2_SMBHOST_Msk (0x1UL << I2C_SR2_SMBHOST_Pos) GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos) B1_Pin GPIO_PIN_0 IWDG_RLR_RL IWDG_RLR_RL_Msk ETH_PTPTSLR_STSS ETH_PTPTSLR_STSS_Msk CAN_F12R2_FB8_Pos (8U) PWR_MAINREGULATOR_ON 0x00000000U CAN_F10R2_FB26 CAN_F10R2_FB26_Msk CAN_F9R2_FB20_Pos (20U) RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk RTC_ISR_TSOVF_Pos (12U) RCC_CIR_CSSF RCC_CIR_CSSF_Msk __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED CAN_F4R1_FB13 CAN_F4R1_FB13_Msk CAN_F13R1_FB21_Pos (21U) ETH_PTPTSCR_TSSPTPOEFE_Msk (0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos) __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN)) CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos) USB_OTG_HCTSIZ_PKTCNT_Pos (19U) PWR_CSR_OFFSET_BB (PWR_OFFSET + PWR_CSR_OFFSET) __HAL_I2C_CLEAR_ADDRFLAG(__HANDLE__) do{ __IO uint32_t tmpreg = 0x00U; tmpreg = (__HANDLE__)->Instance->SR1; tmpreg = (__HANDLE__)->Instance->SR2; UNUSED(tmpreg); } while(0) CAN_F1R2_FB29_Pos (29U) USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos) RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk I2C_SR2_BUSY_Msk (0x1UL << I2C_SR2_BUSY_Pos) IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos) CAN_FFA1R_FFA22_Msk (0x1UL << CAN_FFA1R_FFA22_Pos) EXTI_FTSR_TR8_Pos (8U) ETH_PTPTSHUR_TSUS_Pos (0U) SCB_AIRCR_VECTRESET_Pos 0U ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE CAN_F9R2_FB14_Pos (14U) HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 OB_WRP_SECTOR_All 0x00000FFFU CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos) RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk TEST_SE0_NAK 3U USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos) RCC_LSE_OFF 0x00000000U CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos) FSMC_PATT3_ATTHIZ3_7 (0x80UL << FSMC_PATT3_ATTHIZ3_Pos) TIM6_BASE (APB1PERIPH_BASE + 0x1000UL) CAN_FS1R_FSC21_Msk (0x1UL << CAN_FS1R_FSC21_Pos) FSMC_BTR1_DATLAT_Msk (0xFUL << FSMC_BTR1_DATLAT_Pos) DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk ETH_MACFFR_PCF_ForwardAll ETH_MACFFR_PCF_ForwardAll_Msk ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos) __HAL_RCC_TIM11_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST)) RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos) CAN_F8R2_FB15_Pos (15U) __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED I2C_CR2_FREQ_Pos (0U) PH1_OSC_OUT_Pin GPIO_PIN_1 FSMC_BTR3_DATAST_7 (0x80UL << FSMC_BTR3_DATAST_Pos) USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk FSMC_BTR1_DATAST_Pos (8U) TIM_CR2_OIS4_Pos (14U) ADC1 ((ADC_TypeDef *) ADC1_BASE) SPI_SR_BSY_Pos (7U) CAN_RDH0R_DATA6_Pos (16U) I2C_CR2_DMAEN_Pos (11U) ARM_MPU_RASR_EX(DisableExec,AccessPermission,AccessAttributes,SubRegionDisable,Size) ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) CAN_F9R1_FB23 CAN_F9R1_FB23_Msk CAN_F1R2_FB6_Pos (6U) TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos) __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE CAN_F3R1_FB28 CAN_F3R1_FB28_Msk FSMC_BTR3_DATLAT_2 (0x4UL << FSMC_BTR3_DATLAT_Pos) SysTick_CTRL_TICKINT_Pos 1U FSMC_BWTR4_ACCMOD_1 (0x2UL << FSMC_BWTR4_ACCMOD_Pos) RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk FSMC_PMEM3_MEMSET3_6 (0x40UL << FSMC_PMEM3_MEMSET3_Pos) SCB_SHCSR_SVCALLACT_Pos 7U GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) RCC_APB2ENR_TIM11EN_Pos (18U) ETH_MACMIIAR_CR_Div62_Msk (0x1UL << ETH_MACMIIAR_CR_Div62_Pos) FSMC_PIO4_IOWAIT4_6 (0x40UL << FSMC_PIO4_IOWAIT4_Pos) ETH_MACDBGR_MTFCS_IDLE 0x00000000U GPIO_IDR_ID3_Pos (3U) FSMC_BTR2_BUSTURN_3 (0x8UL << FSMC_BTR2_BUSTURN_Pos) WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB CAN_F3R1_FB14_Pos (14U) RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) FSMC_BTR4_ADDHLD_2 (0x4UL << FSMC_BTR4_ADDHLD_Pos) USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos) GPIO_PUPDR_PUPD3_Pos (6U) __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos) EXTI_IMR_IM21 EXTI_IMR_MR21 TIM_CR2_OIS1 TIM_CR2_OIS1_Msk ADC_CSR_STRT3_Msk (0x1UL << ADC_CSR_STRT3_Pos) RCC_AHB1ENR_DMA1EN_Pos (21U) SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) IS_WRPAREA IS_OB_WRPAREA FSMC_PATT4_ATTHIZ4 FSMC_PATT4_ATTHIZ4_Msk GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1 RCC_FLAG_LSIRDY ((uint8_t)0x61) USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk SDIO_ICR_SDIOITC_Pos (22U) CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos) ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos) SDIO_STA_STBITERR SDIO_STA_STBITERR_Msk HC_PID_SETUP 3U SYSCFG_EXTICR1_EXTI2_PD 0x0300U DMA_PINC_DISABLE 0x00000000U USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos) EXTI_TRIGGER_NONE 0x00000000u CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos) USB_OTG_GRSTCTL_RXFFLSH_Pos (4U) RNG_CR_RNGEN_Pos (2U) CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos) ETH_MACA1HR_MBC_LBits15_8 0x02000000U USB_OTG_DEACHINT_IEP1INT_Pos (1U) CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos) CAN_F5R1_FB14 CAN_F5R1_FB14_Msk GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1 CAN_MSR_SLAK CAN_MSR_SLAK_Msk DMA_LISR_HTIF3_Pos (26U) USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk CAN_F5R1_FB24_Pos (24U) CAN_F3R1_FB31_Pos (31U) HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED __ATFILE_VISIBLE 1 FSMC_BCR2_CPSIZE_2 (0x4UL << FSMC_BCR2_CPSIZE_Pos) DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos) __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE PWR_PVD_MODE_EVENT_FALLING 0x00020002U DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL ) RCC_AHB2ENR_OTGFSEN_Pos (7U) ETH_DMABMR_DSL ETH_DMABMR_DSL_Msk CAN_FFA1R_FFA18_Msk (0x1UL << CAN_FFA1R_FFA18_Pos) EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos) __HAL_ADC_SMPR2 ADC_SMPR2 TIM_SR_CC2IF_Pos (2U) FSMC_BCR3_WRAPMOD FSMC_BCR3_WRAPMOD_Msk ETH_MACSR_MMCTS_Msk (0x1UL << ETH_MACSR_MMCTS_Pos) GPIOD ((GPIO_TypeDef *) GPIOD_BASE) CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos) ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos (6U) CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos) RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos) FSMC_PMEM3_MEMWAIT3_Msk (0xFFUL << FSMC_PMEM3_MEMWAIT3_Pos) __HAL_DBGMCU_UNFREEZE_TIM1() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP)) GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) __HAL_RCC_SDIO_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN)) SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) CAN_F5R1_FB18_Pos (18U) MPU_PRIVILEGED_DEFAULT MPU_CTRL_PRIVDEFENA_Msk SCS_BASE (0xE000E000UL) ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos) CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos) RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos) ETH_DMAIER_RIE_Msk (0x1UL << ETH_DMAIER_RIE_Pos) FSMC_BWTR3_ADDHLD_2 (0x4UL << FSMC_BWTR3_ADDHLD_Pos) CAN_RF0R_FOVR0_Pos (4U) EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos) USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos) DWT_SLEEPCNT_SLEEPCNT_Pos 0U I2C_FLAG_MASK 0x0000FFFFU __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET CAN_F4R2_FB10_Pos (10U) GPIO_OSPEEDR_OSPEED12_Pos (24U) EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos) ADC_SMPR2_SMP8_Pos (24U) SDIO_ICR_STBITERRC_Msk (0x1UL << SDIO_ICR_STBITERRC_Pos) DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk SCnSCB_ACTLR_DISFPCA_Pos 8U CAN_F12R1_FB9_Pos (9U) __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos) SYSCFG_EXTICR2_EXTI6_PE 0x0400U DMA_LIFCR_CHTIF3_Pos (26U) USB_OTG_GOTGCTL_HNGSCS_Pos (8U) GPIOI ((GPIO_TypeDef *) GPIOI_BASE) CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) CAN_F10R1_FB27 CAN_F10R1_FB27_Msk TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL) GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4 SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk USB_OTG_HCINT_STALL_Pos (3U) _PTRDIFF_T_DECLARED  CAN_F7R1_FB28_Pos (28U) TIM_DMABase_CCR5 TIM_DMABASE_CCR5 DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos) RTC_CR_WUCKSEL_Pos (0U) I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) CAN_F0R2_FB24 CAN_F0R2_FB24_Msk DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk RTC_BKP12R_Pos (0U) ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos) RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk FSMC_PATT3_ATTWAIT3_3 (0x08UL << FSMC_PATT3_ATTWAIT3_Pos) DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos) __HAL_RCC_ADC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN)) TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD CAN_F10R1_FB21_Pos (21U) USB_OTG_GOTGINT_ADTOCHG_Pos (18U) ETH_DMASR_TPS_Fetching_Msk (0x1UL << ETH_DMASR_TPS_Fetching_Pos) ETH_MMCRIMR_RGUFM_Msk (0x1UL << ETH_MMCRIMR_RGUFM_Pos) ADC_CSR_EOC2_Pos (9U) GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 FSMC_BWTR4_ADDSET_1 (0x2UL << FSMC_BWTR4_ADDSET_Pos) __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200U) ETH_MACFFR_HU_Pos (1U) CAN_TSR_RQCP0_Pos (0U) SDIO_CLKCR_NEGEDGE_Msk (0x1UL << SDIO_CLKCR_NEGEDGE_Pos) INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1) RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos) EP_SPEED_FULL 1U TIM_DMABase_CR2 TIM_DMABASE_CR2 USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk GPIO_MODER_MODE6_Msk GPIO_MODER_MODER6_Msk EXTI_EMR_MR14_Pos (14U) SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos) CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk CAN_F13R2_FB7_Pos (7U) __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT DWT_CTRL_LSUEVTENA_Pos 20U GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) CAN_FM1R_FBM9_Pos (9U) FSMC_BTR4_CLKDIV_0 (0x1UL << FSMC_BTR4_CLKDIV_Pos) __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) RCC_RTCCLKSOURCE_HSE_DIV9 0x00090300U DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) SPI1_MISO_GPIO_Port GPIOA CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos) CAN_F6R2_FB14_Pos (14U) FSMC_BWTR2_DATAST_Pos (8U) CAN_F1R1_FB7_Pos (7U) FSMC_BTR1_ADDHLD_Pos (4U) AWD_EVENT ADC_AWD_EVENT GPIO_BRR_BR5_Msk GPIO_BSRR_BR5_Msk CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos) CAN_F9R2_FB15 CAN_F9R2_FB15_Msk CAN_F10R1_FB15_Pos (15U) USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk RCC_CSR_LSION_Pos (0U) __HAL_RCC_PWR_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); UNUSED(tmpreg); } while(0U) I2C_CR1_START I2C_CR1_START_Msk USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos) CAN_F2R2_FB10 CAN_F2R2_FB10_Msk RCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos) FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS TPI_DEVTYPE_SubType_Msk (0xFUL ) __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN)) CAN_F7R1_FB4_Pos (4U) RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos) USB_OTG_DCTL_CGINAK_Pos (8U) CAN_F12R1_FB31_Pos (31U) RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET) IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk RTC_SSR_SS RTC_SSR_SS_Msk RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB CAN_FM1R_FBM_Pos (0U) __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE ETH_MAC_TXFIFO_READ 0x00100000U RCC_CFGR_OFFSET (RCC_OFFSET + 0x08U) __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 : DMA_FLAG_TEIF3_7) CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos) CAN_F4R1_FB6_Pos (6U) SDIO_MASK_TXFIFOHEIE_Pos (14U) DCMI_ESCR_LEC_Pos (16U) ADC_SQR1_SQ13_Pos (0U) SCB_SHCSR_USGFAULTENA_Pos 18U GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1 ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos) USB_OTG_GUSBCFG_ULPICSM_Pos (19U) DMA_SxCR_PINCOS_Pos (15U) RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) USART_CR1_PS USART_CR1_PS_Msk EXTI_LINE_8 (EXTI_GPIO | 0x08u) DMA_HIFCR_CFEIF5_Pos (6U) __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER USART_SR_IDLE USART_SR_IDLE_Msk RCC_APB1LPENR_TIM4LPEN_Pos (2U) I2C_SR1_PECERR_Pos (12U) TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) ADC_JOFR1_JOFFSET1_Pos (0U) FSMC_BWTR1_BUSTURN_1 (0x2UL << FSMC_BWTR1_BUSTURN_Pos) GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0 USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk CAN_F11R1_FB11 CAN_F11R1_FB11_Msk CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos) DMA_LIFCR_CDMEIF3_Pos (24U) FSMC_PMEM4_MEMHOLD4_Msk (0xFFUL << FSMC_PMEM4_MEMHOLD4_Pos) USB_OTG_GOTGCTL_HSHNPEN_Pos (10U) RCC_MCODIV_4 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos) SDIO_DCTRL_DBLOCKSIZE_Pos (4U) SYSCFG_EXTICR1_EXTI2_PF 0x0500U UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE RTC_CR_FMT_Pos (6U) CAN_F5R2_FB2_Pos (2U) SPI_SR_TXE SPI_SR_TXE_Msk CAN_F7R1_FB6_Pos (6U) __HAL_ADC_SQR1_RK ADC_SQR1_RK RCC_AHB2LPENR_OTGFSLPEN_Pos (7U) CAN_F8R2_FB18_Pos (18U) GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1 DCMI_MISR_ERR_MIS DCMI_MIS_ERR_MIS DMA_SxM0AR_M0A_Pos (0U) CAN_FFA1R_FFA26_Msk (0x1UL << CAN_FFA1R_FFA26_Pos) USB_OTG_DCTL_SDIS_Pos (1U) CAN_F12R1_FB19_Pos (19U) RCC_RTCCLKSOURCE_HSE_DIV24 0x00180300U __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention I2C_CR1_STOP_Msk (0x1UL << I2C_CR1_STOP_Pos) RCC_AHB1LPENR_ETHMACPTPLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos) FSMC_BWTR2_DATAST_2 (0x04UL << FSMC_BWTR2_DATAST_Pos) FSMC_BCR1_WREN FSMC_BCR1_WREN_Msk CAN_F0R1_FB23 CAN_F0R1_FB23_Msk EXTI_PROPERTY_MASK (EXTI_CONFIG | EXTI_GPIO) EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos) PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk _INT64_T_DECLARED  ETH_DMATDLAR_STL_Msk (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos) SDIO_CLKCR_HWFC_EN_Msk (0x1UL << SDIO_CLKCR_HWFC_EN_Pos) __HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0U) DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos) DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos) FSMC_BCR4_CPSIZE FSMC_BCR4_CPSIZE_Msk CAN_F10R2_FB9_Pos (9U) RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) __HAL_RCC_PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST)) SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL) GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3 USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk CAN_F7R2_FB28 CAN_F7R2_FB28_Msk __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos) RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk CAN_F5R1_FB21 CAN_F5R1_FB21_Msk RTC_TAFCR_TAMPFLT_0 (0x1UL << RTC_TAFCR_TAMPFLT_Pos) RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos) STM32F4xx_HAL_SPI_H  __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST)) RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos) CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos) IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER FSMC_PCR3_TCLR_0 (0x1UL << FSMC_PCR3_TCLR_Pos) CAN_F8R2_FB28 CAN_F8R2_FB28_Msk CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos) FPDS_BIT_NUMBER PWR_CR_FPDS_Pos __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET CAN_F1R2_FB23 CAN_F1R2_FB23_Msk CAN_F0R1_FB25_Pos (25U) GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk RTC_ALRMBR_PM_Pos (22U) USB_OTG_HCTSIZ_XFRSIZ_Pos (0U) DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos) LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE WWDG_CFR_W0 WWDG_CFR_W_0 PWR_CSR_SBF PWR_CSR_SBF_Msk __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST)) CAN_FFA1R_FFA2_Pos (2U) ADC_JDR4_JDATA_Pos (0U) RTC_DR_DU RTC_DR_DU_Msk DMA_LISR_DMEIF3_Pos (24U) I2C_FLAG_GENCALL 0x00100010U CAN_F13R2_FB21_Pos (21U) FSMC_BCR2_WAITPOL FSMC_BCR2_WAITPOL_Msk DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos) GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET FLASH_SECTOR_7 7U INT_FAST64_MAX (__INT_FAST64_MAX__) RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) ETH_DMAIER_TPSIE_Pos (1U) RCC_IT_PLLI2SRDY ((uint8_t)0x20) GPIO_BRR_BR14_Msk GPIO_BSRR_BR14_Msk ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U RCC_AHB1LPENR_GPIOILPEN_Pos (8U) CAN_F6R2_FB27 CAN_F6R2_FB27_Msk CAN_FM1R_FBM18_Pos (18U) FSMC_SR4_IFEN_Pos (5U) RCC_CIR_LSIRDYIE_Pos (8U) GPIO_AFRH_AFSEL9_Pos (4U) __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET) TYPEERASE_PAGES FLASH_TYPEERASE_PAGES ETH_PTPTSCR_TSCNT_Pos (16U) CAN_F1R1_FB12 CAN_F1R1_FB12_Msk FSMC_BWTR2_DATAST FSMC_BWTR2_DATAST_Msk MPU_REGION_SIZE_256MB ((uint8_t)0x1B) TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos) TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) __HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN)) CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos) __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET CLOCKSWITCH_TIMEOUT_VALUE 5000U __HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST)) RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF CAN_F4R2_FB19 CAN_F4R2_FB19_Msk CAN_F13R2_FB15_Pos (15U) MPU_REGION_SIZE_32MB ((uint8_t)0x18) __STM32F4xx_CMSIS_VERSION_MAIN (0x02U) __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED CAN_TDT0R_DLC_Pos (0U) DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk IS_I2S_MODE(__MODE__) (((__MODE__) == I2S_MODE_SLAVE_TX) || ((__MODE__) == I2S_MODE_SLAVE_RX) || ((__MODE__) == I2S_MODE_MASTER_TX) || ((__MODE__) == I2S_MODE_MASTER_RX)) ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos) FSMC_PMEM3_MEMHIZ3_1 (0x02UL << FSMC_PMEM3_MEMHIZ3_Pos) SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) __SIZE_T  USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk USB_OTG_HCCHAR_CHDIS_Pos (30U) USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos) RCC_AHB1RSTR_OTGHRST_Pos (29U) FSMC_PATT4_ATTSET4_5 (0x20UL << FSMC_PATT4_ATTSET4_Pos) SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) I2C_CR1_POS_Msk (0x1UL << I2C_CR1_POS_Pos) I2C_SR1_BTF_Msk (0x1UL << I2C_SR1_BTF_Pos) __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET __STM32F4xx_H  EXTI_RTSR_TR4_Pos (4U) USB_OTG_GCCFG_VBUSASEN_Pos (18U) USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos) CAN_F2R2_FB6_Pos (6U) __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE LSI_STARTUP_TIME 40U SYSCFG_EXTICR1_EXTI0_Pos (0U) __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET battery_charging_enable RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos) CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE CAN_F3R2_FB27 CAN_F3R2_FB27_Msk I2C_IT_EVT I2C_CR2_ITEVTEN CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos) FSMC_PATT4_ATTWAIT4_0 (0x01UL << FSMC_PATT4_ATTWAIT4_Pos) EP_MPS_64 0U __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT CAN_F6R1_FB28 CAN_F6R1_FB28_Msk USE_HAL_ETH_REGISTER_CALLBACKS 0U CAN_F7R1_FB4 CAN_F7R1_FB4_Msk CAN_F1R2_FB21_Pos (21U) ETH_MACFFR_PCF_BlockAll_Msk (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos) CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos) RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk ETH_MMCCR_MCP_Msk (0x1UL << ETH_MMCCR_MCP_Pos) __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos) DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk _INTPTR_EQ_INT  SDIO_DCTRL_DBLOCKSIZE_3 (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos) FSMC_BTR3_DATLAT_3 (0x8UL << FSMC_BTR3_DATLAT_Pos) IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) || ((SIZE) == I2C_MEMADD_SIZE_16BIT)) CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos) BOOT1_GPIO_Port GPIOB ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos) __XSI_VISIBLE 0 FSMC_PMEM3_MEMWAIT3_7 (0x80UL << FSMC_PMEM3_MEMWAIT3_Pos) ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET process_ping SYSCFG_EXTICR2_EXTI6_Pos (8U) USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos) USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos) I2C_DIRECTION_RECEIVE 0x00000000U ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos) IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos) IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk FSMC_PMEM4_MEMWAIT4_3 (0x08UL << FSMC_PMEM4_MEMWAIT4_Pos) IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK CAN_F6R2_FB10_Pos (10U) ETH_MAC_TXFIFO_WRITING 0x00300000U CAN_F1R2_FB15_Pos (15U) USART_CR2_LBCL_Pos (8U) RTC_ISR_WUTF_Pos (10U) RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos) ETH_MACA0HR_MACA0H ETH_MACA0HR_MACA0H_Msk __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk CAN_F6R1_FB6 CAN_F6R1_FB6_Msk EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk FSMC_PMEM2_MEMHIZ2_4 (0x10UL << FSMC_PMEM2_MEMHIZ2_Pos) EXTI_FTSR_TR12_Pos (12U) GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1 CAN_F5R2_FB6 CAN_F5R2_FB6_Msk SYSCFG_EXTICR2_EXTI6_PC 0x0200U CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos) __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos) FSMC_BTR3_DATAST_Pos (8U) CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos) RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos) SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk __HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST)) OB_WRP_SECTOR_4 0x00000010U ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) GPIO_MODER_MODE15_1 GPIO_MODER_MODER15_1 CAN_F6R1_FB20 CAN_F6R1_FB20_Msk __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE CAN_F0R1_FB25 CAN_F0R1_FB25_Msk CAN_F9R2_FB3_Pos (3U) PWR_OFFSET (PWR_BASE - PERIPH_BASE) RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos) RCC_PLLCFGR_PLLP_Pos (16U) CAN_F9R2_FB27 CAN_F9R2_FB27_Msk RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos) RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) ETH_MACPMTCSR_WFE_Pos (2U) GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2 CAN_F5R2_FB18_Pos (18U) USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos) GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk CAN_F3R1_FB14 CAN_F3R1_FB14_Msk I2C_FLAG_ADD10 0x00010008U ETH_DMASR_PMTS_Pos (28U) CAN_F10R1_FB20 CAN_F10R1_FB20_Msk TPI_ITATBCTR2_ATREADY2_Pos 0U USB_OTG_DIEPINT_BNA_Pos (9U) __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN)) SDIO_MASK_CMDACTIE_Pos (11U) CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos) USB_OTG_GINTMSK_FSUSPM_Pos (22U) CAN_F11R2_FB17 CAN_F11R2_FB17_Msk CAN_RDT0R_FMI_Pos (8U) USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos) CAN_FS1R_FSC14_Pos (14U) GPIO_AF12_FSMC ((uint8_t)0x0C) USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos) CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos) USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk CAN_MCR_NART_Pos (4U) TIM3 ((TIM_TypeDef *) TIM3_BASE) __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET) USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) GPIO_PUPDR_PUPD15_Pos (30U) MPU_REGION_NUMBER3 ((uint8_t)0x03) __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN)) CAN_F9R1_FB16 CAN_F9R1_FB16_Msk TIM_DIER_BIE_Pos (7U) DCMI_ESUR_LEU_Pos (16U) ETH_DMASR_ROS ETH_DMASR_ROS_Msk CAN_F2R1_FB11 CAN_F2R1_FB11_Msk RCC_CSR_BORRSTF_Pos (25U) CAN_F8R1_FB13_Pos (13U) CAN_F11R1_FB20_Pos (20U) PERIPH_BB_BASE 0x42000000UL CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos) USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk SCnSCB_ICTR_INTLINESNUM_Pos 0U USBD_FS_SPEED 2U CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos) ETH_DMABMR_EDE ETH_DMABMR_EDE_Msk CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos) CAN_F5R2_FB18 CAN_F5R2_FB18_Msk ETH_MACDBGR_RFWRA ETH_MACDBGR_RFWRA_Msk __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk CAN_F11R1_FB29_Pos (29U) SCB_DFSR_HALTED_Pos 0U RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk GPIO_PUPDR_PUPD12_Pos (24U) GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) FSMC_BCR3_EXTMOD_Msk (0x1UL << FSMC_BCR3_EXTMOD_Pos) CAN_F8R1_FB4 CAN_F8R1_FB4_Msk FSMC_PIO4_IOHOLD4_Pos (16U) __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT GPIO_MODER_MODE3_1 GPIO_MODER_MODER3_1 USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos) USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos) __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG USB_OTG_CHNUM_Pos (0U) GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10 CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos) SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos) __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN)) GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk _GCC_WCHAR_T  USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) CAN_F10R2_FB2 CAN_F10R2_FB2_Msk __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE) CF_CARD_HEAD ATA_CARD_HEAD CAN_F1R2_FB30 CAN_F1R2_FB30_Msk GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11 ETH_MACMIIAR_CR_Div26_Pos (2U) __OM volatile TIM_OR_ITR1_RMP_Pos (10U) __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk FSMC_BCR4_WAITEN FSMC_BCR4_WAITEN_Msk CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos) __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk PHY_DUPLEX_STATUS ((uint16_t)0x0004U) DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U) SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET USB_OTG_GUSBCFG_FHMOD_Pos (29U) TIM_SMCR_ETF TIM_SMCR_ETF_Msk FSMC_BCR4_WAITCFG_Msk (0x1UL << FSMC_BCR4_WAITCFG_Pos) FSMC_BCR2_ASYNCWAIT_Pos (15U) USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos) CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos) CAN_F2R1_FB7_Pos (7U) WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) USB_OTG_DEACHINT_OEP1INT_Pos (17U) ETH_MACFCR_UPFD_Msk (0x1UL << ETH_MACFCR_UPFD_Pos) SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos) OB_WRP_SECTOR_9 0x00000200U CAN_F10R2_FB15_Pos (15U) RTC_CR_OSEL_Pos (21U) __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN)) USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U) ETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos) GPIO_ODR_OD0_Pos (0U) EXTI_PR_PR3_Pos (3U) USART_CR2_LBDL_Pos (5U) CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos) EXTI_EMR_MR4 EXTI_EMR_MR4_Msk FSMC_PATT4_ATTHIZ4_Pos (24U) __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE SYSCFG_EXTICR4_EXTI14_PC 0x0200U USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) I2C_OAR2_ENDUAL_Pos (0U) __HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0U) PWR_CSR_REGRDY PWR_CSR_VOSRDY CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos) ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk DCMI_MISR_OVF_MIS DCMI_MIS_OVR_MIS USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos) EXTI_EMR_MR22 EXTI_EMR_MR22_Msk OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET RCC_SDMMC1CLKSOURCE_CLK48 RCC_SDIOCLKSOURCE_CK48 SCB_HFSR_FORCED_Pos 30U GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1 FSMC_BTR3_ADDHLD FSMC_BTR3_ADDHLD_Msk ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos) CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos) RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos) __IOM volatile RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk ETH_DMASR_RS_Pos (6U) CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos) RCC_CR_PLLI2SON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLI2SON_BIT_NUMBER * 4U)) CAN_F13R1_FB10_Pos (10U) CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk ETH_MACPMTCSR_PD ETH_MACPMTCSR_PD_Msk TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE DCMI_CR_CRE_Pos (12U) ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos) GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk CAN_F8R1_FB29 CAN_F8R1_FB29_Msk ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos) CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos) __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET USE_HAL_SD_REGISTER_CALLBACKS 0U SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk DMA_HISR_DMEIF6_Pos (18U) CAN_F5R2_FB21_Pos (21U) CAN_F1R1_FB24 CAN_F1R1_FB24_Msk __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5 __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE USE_HAL_SRAM_REGISTER_CALLBACKS 0U USBx_HC(i) ((USB_OTG_HostChannelTypeDef *)(USBx_BASE + USB_OTG_HOST_CHANNEL_BASE + ((i) * USB_OTG_HOST_CHANNEL_SIZE))) GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos) GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3 HAL_I2S_ERROR_OVR (0x00000002U) GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN)) INT_LEAST16_MAX (__INT_LEAST16_MAX__) DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos) CAN_F3R1_FB1 CAN_F3R1_FB1_Msk CAN_F13R1_FB0_Pos (0U) DWT_CPICNT_CPICNT_Msk (0xFFUL ) __HAL_RCC_ETHMACTX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACTXEN)) FSMC_PATT3_ATTHOLD3_0 (0x01UL << FSMC_PATT3_ATTHOLD3_Pos) CAN_F2R2_FB1 CAN_F2R2_FB1_Msk DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk SYSCFG_EXTICR3_EXTI9_PA 0x0000U CAN_F6R2_FB12 CAN_F6R2_FB12_Msk ETH_MACA2HR_SA_Pos (30U) DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) CAN_F12R2_FB19_Pos (19U) __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos) CAN_F13R2_FB25 CAN_F13R2_FB25_Msk GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) RCC_PLLDIV_3 RCC_PLL_DIV3 GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1 RNG_SR_SECS_Pos (2U) ETH_MACA1HR_MACA1H_Msk (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos) CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos) CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos) RTC_TAFCR_TAMP1TRG_Pos (1U) __ADC_ENABLE __HAL_ADC_ENABLE GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) ETH_DMAIER_TIE ETH_DMAIER_TIE_Msk EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos) USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) SPI_CR1_CRCEN_Pos (13U) RTC_CR_WUTIE RTC_CR_WUTIE_Msk RCC_PLLCFGR_RST_VALUE 0x24003010U __int_fast32_t_defined 1 TIM_DCR_DBL_Pos (8U) TIM_SMCR_ECE_Pos (14U) FSMC_PMEM3_MEMHOLD3_3 (0x08UL << FSMC_PMEM3_MEMHOLD3_Pos) RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 GPIO_MODER_MODER15_Pos (30U) __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 PWR_CSR_BRR PWR_CSR_BRR_Msk CAN_F1R2_FB3 CAN_F1R2_FB3_Msk RCC_APB2ENR_USART1EN_Pos (4U) AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF GPIO_MODER_MODE7_0 GPIO_MODER_MODER7_0 DBGMCU_CR_DBG_SLEEP_Pos (0U) OPTCR_BYTE0_ADDRESS 0x40023C14U SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) USB_OTG_DAINT_IEPINT_Pos (0U) CAN_F1R1_FB10_Pos (10U) EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos) CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos) DWT_CTRL_NOEXTTRIG_Pos 26U FSMC_BTR1_ADDSET_Msk (0xFUL << FSMC_BTR1_ADDSET_Pos) TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos) __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0U) FSMC_SR4_ILEN_Msk (0x1UL << FSMC_SR4_ILEN_Pos) RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos) HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b FSMC_BTR3_CLKDIV FSMC_BTR3_CLKDIV_Msk EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos) HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos) USB_OTG_DCTL_GINSTS_Pos (2U) MPU_REGION_SIZE_2KB ((uint8_t)0x0A) USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk OB_WRP_SECTOR_7 0x00000080U DebugMon_Handler WWDG_CR_T2 WWDG_CR_T_2 DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos) RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) TPI_ITATBCTR2_ATREADY1_Pos 0U GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1 __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos) USART3 ((USART_TypeDef *) USART3_BASE) FSMC_BWTR4_DATAST_2 0x00000400U HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 CAN_F9R1_FB5_Pos (5U) USB_OTG_DOEPINT_NYET_Pos (14U) GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1 __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG CAN_F8R1_FB7 CAN_F8R1_FB7_Msk __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET) __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED CAN_F0R2_FB19_Pos (19U) CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos) SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos) SYSCFG_EXTICR1_EXTI2_PC 0x0200U __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE DMA_SxCR_EN DMA_SxCR_EN_Msk CAN_FM1R_FBM27_Msk (0x1UL << CAN_FM1R_FBM27_Pos) GRXSTS_PKTSTS_CH_HALTED 7U CAN_F3R1_FB20_Pos (20U) FSMC_SR3_ILEN FSMC_SR3_ILEN_Msk __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__)) OB_RDP_LEVEL1 OB_RDP_LEVEL_1 CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos) CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos) ETH_DMABMR_PBL_Msk (0x3FUL << ETH_DMABMR_PBL_Pos) CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk _BSD_WCHAR_T_ __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET RNG_BASE (AHB2PERIPH_BASE + 0x60800UL) CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos) CAN_F12R2_FB15 CAN_F12R2_FB15_Msk ETH_DMASR_TPS_Fetching ETH_DMASR_TPS_Fetching_Msk GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) FLASH_OPTCR1_nWRP_Msk (0xFFFUL << FLASH_OPTCR1_nWRP_Pos) USB_OTG_HCTypeDef GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) DMA_HISR_DMEIF4_Pos (2U) USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos) FSMC_BTR4_DATAST_5 (0x20UL << FSMC_BTR4_DATAST_Pos) USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos) __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED I2C_SR2_GENCALL_Pos (4U) short +1 TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 RCC_AHB1ENR_GPIOGEN_Msk (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos) EXTI_PR_PR5 EXTI_PR_PR5_Msk ETH_DMASR_RBUS_Pos (7U) ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos) ETH_MMC_BASE (ETH_BASE + 0x0100UL) ETH_MMCTIMR 0x00000110U ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos) USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk USB_OTG_GUSBCFG_PHYSEL_Pos (6U) CAN_F5R2_FB25 CAN_F5R2_FB25_Msk GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos) ETH_MAC_TXFIFO_IDLE 0x00000000U DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk USE_HAL_RTC_REGISTER_CALLBACKS 0U CAN_F2R2_FB29_Pos (29U) RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos) FSMC_PMEM3_MEMHIZ3_0 (0x01UL << FSMC_PMEM3_MEMHIZ3_Pos) CAN_F12R2_FB5 CAN_F12R2_FB5_Msk TPI_ITATBCTR0_ATREADY2_Msk (0x1UL ) RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) CAN_F5R1_FB30_Pos (30U) RCC_APB2RSTR_TIM1RST_Pos (0U) RTC_TAFCR_TAMP2E_Pos (3U) TIM_CCER_CC4P_Pos (13U) GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) FSMC_BTR3_DATLAT_Pos (24U) ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos) USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos) DMA_LIFCR_CFEIF3_Pos (22U) USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos) SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos) SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos) __HAL_SPI_DISABLE_IT(__HANDLE__,__INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)) CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos) DMA_FLAG_DMEIF1_5 0x00000100U OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos) FLASH_IT_ERR 0x02000000U CAN_F11R2_FB10 CAN_F11R2_FB10_Msk GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) ETH_DMAIER_RWTIE ETH_DMAIER_RWTIE_Msk SYSCFG_EXTICR4_EXTI12_PC 0x0002U USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos) SYSCFG_EXTICR2_EXTI6_PD 0x0300U CAN_MCR_INRQ CAN_MCR_INRQ_Msk EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos) ADC_CDR_RDATA_SLV ADC_CDR_DATA2 EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI FSMC_PATT2_ATTWAIT2 FSMC_PATT2_ATTWAIT2_Msk CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos) CAN_F7R2_FB11 CAN_F7R2_FB11_Msk TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos) CAN_F7R2_FB4_Pos (4U) CAN_F1R2_FB16 CAN_F1R2_FB16_Msk GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk USE_HAL_SPDIFRX_REGISTER_CALLBACKS 0U CAN_F10R1_FB1 CAN_F10R1_FB1_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN)) __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk TIM_CCMR2_OC4M_Pos (12U) FSMC_BCR2_ASYNCWAIT_Msk (0x1UL << FSMC_BCR2_ASYNCWAIT_Pos) GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) FSMC_BWTR3_ADDSET_0 (0x1UL << FSMC_BWTR3_ADDSET_Pos) HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor CAN_FS1R_FSC24_Msk (0x1UL << CAN_FS1R_FSC24_Pos) CAN_F10R1_FB10_Pos (10U) __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos) CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos) CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos) EXTI_GPIO ((0x04uL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG) FSMC_BTR3_ADDSET_3 (0x8UL << FSMC_BTR3_ADDSET_Pos) EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos) SDIO_CMD_WAITRESP_Pos (6U) CAN_F13R1_FB26 CAN_F13R1_FB26_Msk TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) GPIO_IDR_ID10 GPIO_IDR_ID10_Msk __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk CAN_F9R1_FB27_Pos (27U) DMA_HISR_TEIF6_Pos (19U) USB_OTG_DIEPTXF_INEPTXFD_Pos (16U) SCB_SHCSR_MEMFAULTPENDED_Pos 13U PWR_STOPENTRY_WFI ((uint8_t)0x01) CoreDebug_DHCSR_S_LOCKUP_Pos 19U ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos) IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD )) CAN_IER_FFIE0_Pos (2U) DMA_HIFCR_CTCIF6_Pos (21U) CAN_F8R2_FB14 CAN_F8R2_FB14_Msk FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG I2C_CCR_FS_Pos (15U) DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos) ETH_MACFFR_PM_Msk (0x1UL << ETH_MACFFR_PM_Pos) IWDG_SR_RVU IWDG_SR_RVU_Msk FSMC_BCR1_CPSIZE FSMC_BCR1_CPSIZE_Msk RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos) __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0 CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos) __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED ADC_SMPR2_SMP2_Pos (6U) TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos) RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) RCC_APB1ENR_USART3EN_Pos (18U) RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) CAN_F11R1_FB12 CAN_F11R1_FB12_Msk DMA_SxCR_TEIE_Pos (2U) DWT_CTRL_NOCYCCNT_Pos 25U USB_OTG_GINTSTS_IEPINT_Pos (18U) RTC_ALRMBSSR_MASKSS_Pos (24U) __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN)) ETH_DMAIER_TJTIE ETH_DMAIER_TJTIE_Msk RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) GPIO_MODER_MODE11_Pos GPIO_MODER_MODER11_Pos FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED DMA_CHANNEL_5 0x0A000000U __HAL_SD_SDMMC_ENABLE __HAL_SD_SDIO_ENABLE GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) ETH_MACSR_TSTS ETH_MACSR_TSTS_Msk TPI_DEVID_NRZVALID_Pos 11U SDIO_STA_TXFIFOE_Pos (18U) RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk ADC_SQR2_SQ9_Pos (10U) SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) RTC_DR_MT RTC_DR_MT_Msk CAN_F6R2_FB7 CAN_F6R2_FB7_Msk __HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) == RESET) USB_OTG_GINTMSK_EPMISM_Pos (17U) SWCLK_Pin GPIO_PIN_14 CAN_F12R1_FB21 CAN_F12R1_FB21_Msk CAN_F8R2_FB13_Pos (13U) USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos) CAN_F6R2_FB20_Pos (20U) FSMC_BTR4_ADDSET_0 (0x1UL << FSMC_BTR4_ADDSET_Pos) DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk I2S3_MCK_Pin GPIO_PIN_7 CAN_F12R1_FB15_Pos (15U) __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT CAN_F12R1_FB14_Pos (14U) FSMC_PIO4_IOHIZ4_6 (0x40UL << FSMC_PIO4_IOHIZ4_Pos) TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6 RTC_ISR_SHPF_Pos (3U) LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION USB_OTG_GUSBCFG_FDMOD_Pos (30U) SYSCFG_EXTICR3_EXTI8_PB 0x0001U __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) CAN_F12R1_FB4 CAN_F12R1_FB4_Msk EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos) CAN_F0R1_FB8_Pos (8U) RCC_PLLCFGR_PLLM_Pos (0U) DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos) USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U) SCB_CPUID_VARIANT_Pos 20U CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos) RTC_ALRMAR_ST_Pos (4U) GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) CAN_F6R2_FB24 CAN_F6R2_FB24_Msk I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk EXTI_PR_PR3 EXTI_PR_PR3_Msk CAN_RDL0R_DATA1_Pos (8U) GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) CAN_F0R2_FB29 CAN_F0R2_FB29_Msk USB_OTG_HCCHAR_DAD_Pos (22U) USBH_HS_SPEED 0U CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos) CAN_F9R1_FB1_Pos (1U) GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 FSMC_BTR2_DATAST_Msk (0xFFUL << FSMC_BTR2_DATAST_Pos) CAN_F5R1_FB29 CAN_F5R1_FB29_Msk IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) FSMC_PMEM3_MEMHIZ3_Msk (0xFFUL << FSMC_PMEM3_MEMHIZ3_Pos) FSMC_PATT4_ATTHIZ4_4 (0x10UL << FSMC_PATT4_ATTHIZ4_Pos) SCB_SHCSR_BUSFAULTACT_Pos 1U CAN_F8R2_FB30_Pos (30U) __HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET) TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS SPI_DIRECTION_2LINES (0x00000000U) GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) ETH_DMASR_ERS_Pos (14U) RTC_CR_COSEL_Pos (19U) USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos) RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos) USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos) SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) GPIO_AF0_LPTIM GPIO_AF0_LPTIM1 USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos) EXTI_IMR_MR17_Pos (17U) CAN_F6R1_FB13 CAN_F6R1_FB13_Msk CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos) RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos) DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk CAN_F0R1_FB18 CAN_F0R1_FB18_Msk I2C_SR1_RXNE I2C_SR1_RXNE_Msk SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) FLASH_ACR_LATENCY_0WS 0x00000000U TIM_PSC_PSC_Pos (0U) TIM_OR_TI1_RMP_1 (0x2UL << TIM_OR_TI1_RMP_Pos) SDIO_STA_CCRCFAIL_Msk (0x1UL << SDIO_STA_CCRCFAIL_Pos) CAN_TDL2R_DATA2_Pos (16U) RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk RTC_TSDR_MT RTC_TSDR_MT_Msk TIM_PSC_PSC TIM_PSC_PSC_Msk GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) CAN_F2R2_FB15 CAN_F2R2_FB15_Msk ETH_MACMIIAR_MR ETH_MACMIIAR_MR_Msk __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos) ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos) USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) USB_OTG_GINTSTS_DISCINT_Pos (29U) CAN_F11R2_FB6 CAN_F11R2_FB6_Msk TPI_DEVTYPE_MajorType_Pos 0U RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos) CAN_F11R1_FB1_Pos (1U) RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos) CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos) CAN_F2R1_FB30_Pos (30U) ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos) EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos) __int_fast64_t_defined 1 PHY_RESET ((uint16_t)0x8000U) CAN_F8R1_FB5 CAN_F8R1_FB5_Msk CAN_F13R2_FB10_Pos (10U) CAN_F7R1_FB5_Pos (5U) CAN_FS1R_FSC6_Pos (6U) I2S3_SD_Pin GPIO_PIN_12 SDIO_MASK_TXFIFOFIE_Msk (0x1UL << SDIO_MASK_TXFIFOFIE_Pos) RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos) SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) FSMC_PCR3_TCLR_2 (0x4UL << FSMC_PCR3_TCLR_Pos) __UART_MASK_COMPUTATION UART_MASK_COMPUTATION USB_OTG_HPRT_PSUSP_Pos (7U) __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG()) FSMC_Bank2_3_R_BASE (FSMC_R_BASE + 0x0060UL) DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk EXTI_RTSR_TR19_Pos (19U) ADC_JSQR_JSQ4_Pos (15U) SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) SDIO_MASK_TXFIFOHEIE_Msk (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos) FSMC_BTR4_DATAST_3 (0x08UL << FSMC_BTR4_DATAST_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 I2C_SR1_OVR_Msk (0x1UL << I2C_SR1_OVR_Pos) GPIO_MODER_MODE2_Pos GPIO_MODER_MODER2_Pos IS_I2C_CLOCK_SPEED(SPEED) (((SPEED) > 0U) && ((SPEED) <= 400000U)) RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk CAN_F2R1_FB24_Pos (24U) __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET) SDIO_STA_CEATAEND_Pos (23U) CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos) RTC_BKP7R_Pos (0U) GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2 CAN_F2R1_FB30 CAN_F2R1_FB30_Msk ETH_MACMIIAR_CR_Div62 ETH_MACMIIAR_CR_Div62_Msk USB_OTG_GUSBCFG_PCCI_Pos (23U) FLASH_SR_SOP FLASH_SR_SOP_Msk RTC_TAMPER2_SUPPORT  CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos) CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos) FSMC_BCR1_EXTMOD_Msk (0x1UL << FSMC_BCR1_EXTMOD_Pos) STS_XFER_COMP 3U TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos) INT_LEAST8_MAX (__INT_LEAST8_MAX__) CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos) __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED ETH_MACA2HR_MACA2H_Msk (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos) NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 GPIO_BSRR_BR_1 GPIO_BSRR_BR1 CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos) DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos) CAN_F2R1_FB18_Pos (18U) __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE SYSCFG_EXTICR1_EXTI0_PD 0x0003U FSMC_BWTR2_ACCMOD FSMC_BWTR2_ACCMOD_Msk ETH_DMABMR_AAB_Pos (25U) FSMC_BCR3_WRAPMOD_Pos (10U) __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET __HAL_DBGMCU_UNFREEZE_TIM5() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM5_STOP)) __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE TIM12 ((TIM_TypeDef *) TIM12_BASE) __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE DMA_SxCR_DMEIE_Pos (1U) USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos) GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_IT FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk CAN_F1R1_FB14 CAN_F1R1_FB14_Msk xPSR_GE_Pos 16U RTC_WUTR_WUT_Pos (0U) CAN_F1R2_FB10_Pos (10U) ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) CAN_RI0R_RTR CAN_RI0R_RTR_Msk __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk USART_CR1_PS_Pos (9U) SDIO_MASK_CTIMEOUTIE_Pos (2U) DMA_LISR_DMEIF0_Pos (2U) RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos) USB_OTG_DCFG_XCVRDLY_Msk (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos) GPIO_BSRR_BR_5 GPIO_BSRR_BR5 USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos) ETH_MMCTIMR_TGFMSCM_Pos (15U) SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk DMA_SxCR_ACK_Pos (20U) SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) CAN_F13R2_FB9 CAN_F13R2_FB9_Msk EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos) USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos) ETH_MACCR_BL_10 0x00000000U FSMC_SR4_IRS FSMC_SR4_IRS_Msk CAN_F9R2_FB6 CAN_F9R2_FB6_Msk CAN_FFA1R_FFA26_Pos (26U) RTC_CR_TSEDGE_Pos (3U) USB_OTG_HS_HOST_MAX_CHANNEL_NBR 12U HAL_DMA_ERROR_FE 0x00000002U GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) ADC_SQR3_SQ1_Pos (0U) WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) TIM_OR_TI1_RMP_Pos (0U) RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos) CAN_F4R1_FB28_Pos (28U) RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) TIM_DMABase_CCR2 TIM_DMABASE_CCR2 TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos) low_power_enable ETH_MACDBGR_TFRS_WAITING_Pos (21U) __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos) ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) GPIO_BSRR_BR2_Pos (18U) CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos) __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET SYSCFG_EXTICR1_EXTI2_Pos (8U) USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos) CF_IDENTIFY_CMD ATA_IDENTIFY_CMD I2C_10BIT_ADDRESS(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)0x00FF))) CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos) __HAL_DBGMCU_FREEZE_IWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_IWDG_STOP)) ETH_DMABMR_PBL_4xPBL_4Beat 0x01000100U CAN_F3R2_FB25_Pos (25U) USB_OTG_FS_PERIPH_BASE 0x50000000UL CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos) SYSCFG_EXTICR1_EXTI3_PI 0x8000U EXTI_LINE_3 (EXTI_GPIO | 0x03u) __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET DCMI_MIS_FRAME_MIS_Pos (0U) CAN_TI1R_RTR CAN_TI1R_RTR_Msk IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE CAN_F8R2_FB8 CAN_F8R2_FB8_Msk __HAL_RCC_TIM9_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); UNUSED(tmpreg); } while(0U) CAN_F7R1_FB12 CAN_F7R1_FB12_Msk ETH_MACVLANTR_VLANTI_Pos (0U) LD5_GPIO_Port GPIOD CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos) ARM_MPU_AP_PRIV 1U CAN_BTR_TS2_Pos (20U) RTC_ISR_WUTF RTC_ISR_WUTF_Msk FSMC_PATT4_ATTHOLD4_2 (0x04UL << FSMC_PATT4_ATTHOLD4_Pos) RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk RCC_HSION_BIT_NUMBER 0x00U DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos) __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST)) FSMC_PATT2_ATTHOLD2_3 (0x08UL << FSMC_PATT2_ATTHOLD2_Pos) CAN_F3R2_FB14_Pos (14U) SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos) RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos) HAL_DMA_ERROR_PARAM 0x00000040U ITM_TCR_SWOENA_Pos 4U CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos) ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) FSMC_PCR2_PWID_Pos (4U) GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) __HAL_DBGMCU_UNFREEZE_TIM3() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP)) IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) HAL_FMPI2C_Master_Sequential_Receive_IT HAL_FMPI2C_Master_Seq_Receive_IT CAN_F5R2_FB30_Pos (30U) HAL_I2C_ERROR_TIMEOUT 0x00000020U RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER FSMC_BCR4_MWID_Msk (0x3UL << FSMC_BCR4_MWID_Pos) __HAL_RCC_USART2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST)) CAN_F13R2_FB17 CAN_F13R2_FB17_Msk __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET FSMC_PCR4_ECCPS_Pos (17U) ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) SCB_SHCSR_BUSFAULTPENDED_Pos 14U I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter CAN_FMR_FINIT_Msk (0x1UL << CAN_FMR_FINIT_Pos) USB_OTG_DCTL_POPRGDNE_Pos (11U) FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk ADC_SQR2_SQ10_Pos (15U) DBGMCU_CR_TRACE_MODE_Pos (6U) GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE FSMC_BTR3_ADDSET_2 (0x4UL << FSMC_BTR3_ADDSET_Pos) FSMC_PMEM2_MEMSET2_2 (0x04UL << FSMC_PMEM2_MEMSET2_Pos) USB_OTG_HCINTMSK_NAKM_Pos (4U) __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE ../Core/Src/stm32f4xx_it.c FSMC_SR3_IREN_Msk (0x1UL << FSMC_SR3_IREN_Pos) OUTPUT_TYPE (0x1UL << OUTPUT_TYPE_Pos) EXTI_EMR_MR9 EXTI_EMR_MR9_Msk DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER GPIO_ODR_OD9_Pos (9U) CAN_F5R2_FB24_Pos (24U) WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) NVIC_STIR_INTID_Pos 0U RCC_OFFSET (RCC_BASE - PERIPH_BASE) EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos) CAN_F10R2_FB18 CAN_F10R2_FB18_Msk BKPSRAM_BB_BASE 0x42480000UL UINT16_MAX (__UINT16_MAX__) CAN_F11R1_FB18_Pos (18U) CAN_TDL1R_DATA0_Pos (0U) ETH_DMAOMR_TTC_Msk (0x7UL << ETH_DMAOMR_TTC_Pos) __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE FSMC_BCR4_WAITPOL_Msk (0x1UL << FSMC_BCR4_WAITPOL_Pos) ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos) GPIO_ODR_OD1_Pos (1U) CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos) __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos) TIM_CCMR2_OC4CE_Pos (15U) DMA_LISR_FEIF1_Pos (6U) FSMC_BCR4_MWID_Pos (4U) GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) RTC_CALIBR_DCS_Msk (0x1UL << RTC_CALIBR_DCS_Pos) CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos) CAN_F2R2_FB22 CAN_F2R2_FB22_Msk HSI_VALUE ((uint32_t)16000000U) EXTI_FTSR_TR0_Pos (0U) CAN_F5R1_FB6 CAN_F5R1_FB6_Msk CAN_F5R1_FB8 CAN_F5R1_FB8_Msk __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE FPU_FPDSCR_RMode_Pos 22U FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS SWCLK_GPIO_Port GPIOA GPIO_MODER_MODE14_1 GPIO_MODER_MODER14_1 CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk ETH_MACIMR_PMTIM_Msk (0x1UL << ETH_MACIMR_PMTIM_Pos) __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 FSMC_BTR1_CLKDIV_0 (0x1UL << FSMC_BTR1_CLKDIV_Pos) RCC_CIR_PLLI2SRDYC_Pos (21U) USART_SR_CTS USART_SR_CTS_Msk RCC_APB1RSTR_UART4RST_Pos (19U) RTC_ALRMBR_WDSEL_Pos (30U) ETH_MACDBGR_RFWRA_Msk (0x1UL << ETH_MACDBGR_RFWRA_Pos) USB_OTG_CfgTypeDef IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) PWR_REGULATOR_VOLTAGE_SCALE1 PWR_CR_VOS __HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP)) USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk CAN_F6R1_FB25 CAN_F6R1_FB25_Msk CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos) SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) CAN_F13R1_FB9_Pos (9U) CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos) MPU ((MPU_Type *) MPU_BASE ) I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF) MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK OB_RDP_LEVEL2 OB_RDP_LEVEL_2 CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos) DAC_SR_DMAUDR1_Pos (13U) GPIO_ODR_ODR_12 GPIO_ODR_OD12 GPIO_ODR_ODR_4 GPIO_ODR_OD4 FSMC_BCR4_WAITPOL FSMC_BCR4_WAITPOL_Msk RCC_AHB1LPENR_GPIOELPEN_Pos (4U) CAN_F11R1_FB5 CAN_F11R1_FB5_Msk TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) I2C_7BIT_ADD_READ(__ADDRESS__) ((uint8_t)((__ADDRESS__) | I2C_OAR1_ADD0)) DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos) __HAL_HCD_CLEAR_FLAG(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->GINTSTS) = (__INTERRUPT__)) __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE CAN_F7R2_FB28_Pos (28U) RCC_IT_HSIRDY ((uint8_t)0x04) USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) GPIO_BRR_BR8_Pos GPIO_BSRR_BR8_Pos IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE PWR_PVDLEVEL_2 PWR_CR_PLS_LEV2 TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK ETH_DMASR_NIS_Pos (16U) EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos) RCC_AHB1ENR_ETHMACPTPEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos) ETH_DMAIER_ETIE_Msk (0x1UL << ETH_DMAIER_ETIE_Pos) __HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST)) USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos) __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)) RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) CAN_F7R1_FB1 CAN_F7R1_FB1_Msk SDIO_MASK_TXFIFOEIE_Msk (0x1UL << SDIO_MASK_TXFIFOEIE_Pos) LSION_BitNumber RCC_LSION_BIT_NUMBER RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk RTC_CR_DCE_Pos (7U) CAN_F6R2_FB1 CAN_F6R2_FB1_Msk CAN_F10R2_FB21_Pos (21U) CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) SPI_CR1_CPHA_Pos (0U) __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET) CAN_F11R1_FB29 CAN_F11R1_FB29_Msk DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED FPU_MVFR0_FP_rounding_modes_Pos 28U FSMC_BTR2_ADDHLD_2 (0x4UL << FSMC_BTR2_ADDHLD_Pos) FLASH_FLAG_OPERR FLASH_SR_SOP __STM32F4xx_HAL_RCC_EX_H  DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk CAN_F13R2_FB1 CAN_F13R2_FB1_Msk ETH_DMASR_PMTS ETH_DMASR_PMTS_Msk ETH_PTPTSCR_TSSSR_Msk (0x1UL << ETH_PTPTSCR_TSSSR_Pos) USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos) ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos) __HAL_RCC_ADC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET) __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) DCFG_FRAME_INTERVAL_80 0U EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos) SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos) CAN_F1R1_FB28_Pos (28U) WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) USB_OTG_GCCFG_I2CPADEN USB_OTG_GCCFG_I2CPADEN_Msk __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos) FLASH_SCALE2_LATENCY2_FREQ 60000000U DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL) I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE RCC_APB1LPENR_DACLPEN_Pos (29U) PWR_CR_LPDS_Pos (0U) CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos) _POSIX_C_SOURCE 200809L CAN_FS1R_FSC24_Pos (24U) FSMC_BCR4_MUXEN_Msk (0x1UL << FSMC_BCR4_MUXEN_Pos) CAN_F5R2_FB3 CAN_F5R2_FB3_Msk FSMC_PIO4_IOSET4_Pos (0U) GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk CAN_F7R2_FB30 CAN_F7R2_FB30_Msk CAN_F10R2_FB7 CAN_F10R2_FB7_Msk IS_NBSECTORS IS_FLASH_NBSECTORS SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) FSMC_BCR4_MTYP_Msk (0x3UL << FSMC_BCR4_MTYP_Pos) USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos) RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk SPI_1LINE_TX(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE) GPIO_MODER_MODER11_Pos (22U) SPI_CR1_CPOL_Pos (1U) GPIO_LCKR_LCK4_Pos (4U) ETH_DMABMR_RTPR_Msk (0x3UL << ETH_DMABMR_RTPR_Pos) RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos) CAN_TSR_RQCP1_Pos (8U) PHY_ISOLATE ((uint16_t)0x0400U) CAN_F10R1_FB24 CAN_F10R1_FB24_Msk FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) FSMC_BWTR3_ADDHLD_Msk (0xFUL << FSMC_BWTR3_ADDHLD_Pos) CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos) CAN_F13R1_FB18 CAN_F13R1_FB18_Msk CAN_F13R1_FB8 CAN_F13R1_FB8_Msk GPIO_OTYPER_OT7_Pos (7U) RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) ETH_DMASR_TBUS_Pos (2U) SPI_DATASIZE_16BIT SPI_CR1_DFF CAN_F0R2_FB14_Pos (14U) ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk CAN_F12R2_FB25_Pos (25U) EXTI_IMR_IM19 EXTI_IMR_MR19 RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS RCC_AHB1LPENR_ETHMACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos) DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos) CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos) CAN_F12R1_FB1_Pos (1U) CAN_F1R1_FB5_Pos (5U) TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos) SYSCFG_EXTICR2_EXTI7_Pos (12U) FSMC_PATT3_ATTHIZ3_Pos (24U) ITM_TCR_TSPrescale_Pos 8U CAN_F8R1_FB5_Pos (5U) RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) CAN_F3R2_FB21 CAN_F3R2_FB21_Msk FSMC_PMEM3_MEMHIZ3_7 (0x80UL << FSMC_PMEM3_MEMHIZ3_Pos) CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk FSMC_BCR1_EXTMOD_Pos (14U) GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef UINT_LEAST32_MAX (__UINT_LEAST32_MAX__) __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED CAN_ESR_EPVF CAN_ESR_EPVF_Msk DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos) __int_fast8_t_defined 1 RTC_TSSSR_SS RTC_TSSSR_SS_Msk CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk I2C_SR1_AF I2C_SR1_AF_Msk DMA_LISR_TCIF2_Pos (21U) CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos) IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER I2C_CR1_PEC_Pos (12U) ETH_MMCCR_MCF ETH_MMCCR_MCF_Msk SDIO_STA_RXDAVL_Msk (0x1UL << SDIO_STA_RXDAVL_Pos) SDIO_ICR_SDIOITC_Msk (0x1UL << SDIO_ICR_SDIOITC_Pos) CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos) MPU_RNR_REGION_Pos 0U FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE GPIO_PIN_3 ((uint16_t)0x0008) USART_SR_IDLE_Pos (4U) CAN_F12R1_FB13 CAN_F12R1_FB13_Msk FSMC_BTR2_ADDSET_Pos (0U) SYSCFG_EXTICR1_EXTI2_PB 0x0100U ETH_DMASR_RPS_Fetching ETH_DMASR_RPS_Fetching_Msk ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos) CAN_F11R2_FB9_Pos (9U) __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE CAN_FA1R_FACT13_Pos (13U) USB_OTG_DIEPINT_INEPNE_Pos (6U) ETH_DMASR_TUS_Pos (5U) GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) ETH_DMACHTDR_HTDAP_Pos (0U) CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos) SDIO_MASK_DATAENDIE_Msk (0x1UL << SDIO_MASK_DATAENDIE_Pos) RCC_AHB2LPENR_DCMILPEN_Pos (0U) FSMC_BCR3_CBURSTRW FSMC_BCR3_CBURSTRW_Msk DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) CAN_F2R1_FB3 CAN_F2R1_FB3_Msk __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE ADC ADC123_COMMON __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos) FSMC_BTR3_ADDHLD_Pos (4U) RCC_CIR_PLLI2SRDYF_Pos (5U) STM32_HAL_LEGACY  CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos) FSMC_BCR1_WRAPMOD_Pos (10U) CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos) USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk SPI_BAUDRATEPRESCALER_16 (SPI_CR1_BR_1 | SPI_CR1_BR_0) RCC_AHB1LPENR_GPIOALPEN_Pos (0U) ETH_DMAIER_FBEIE_Msk (0x1UL << ETH_DMAIER_FBEIE_Pos) USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos) CAN_FM1R_FBM1_Pos (1U) CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos) CAN_F2R2_FB18_Pos (18U) FSMC_PCR4_TCLR_2 (0x4UL << FSMC_PCR4_TCLR_Pos) SYSCFG_EXTICR3_EXTI8_PI 0x0008U CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0 CAN_F6R2_FB14 CAN_F6R2_FB14_Msk I2C_SPEED_FAST(__PCLK__,__SPEED__,__DUTYCYCLE__) (((__DUTYCYCLE__) == I2C_DUTYCYCLE_2)? I2C_CCR_CALCULATION((__PCLK__), (__SPEED__), 3U) : (I2C_CCR_CALCULATION((__PCLK__), (__SPEED__), 25U) | I2C_DUTYCYCLE_16_9)) ADC_CR1_AWDIE_Pos (6U) RCC_AHB1ENR_GPIOGEN_Pos (6U) FLASH_OPTCR_nWRP_8 0x01000000U __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET) CAN_F12R2_FB20 CAN_F12R2_FB20_Msk CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk DMA2_Stream1_BASE (DMA2_BASE + 0x028UL) SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) FSMC_PATT2_ATTSET2_1 (0x02UL << FSMC_PATT2_ATTSET2_Pos) FLASH_CR_PG FLASH_CR_PG_Msk TIM_CCMR1_IC1PSC_Pos (2U) __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX OTG_FS_PowerSwitchOn_GPIO_Port GPIOC GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk DMA_LIFCR_CTCIF2_Pos (21U) RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos) IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10)|| ((INSTANCE) == TIM11)|| ((INSTANCE) == TIM12)|| ((INSTANCE) == TIM13)|| ((INSTANCE) == TIM14)) CAN_F1R1_FB5 CAN_F1R1_FB5_Msk FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) __int20 WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) FSMC_PIO4_IOHIZ4_Msk (0xFFUL << FSMC_PIO4_IOHIZ4_Pos) ETH_MACA1HR_MBC_LBits7_0 0x01000000U CAN_F0R2_FB5 CAN_F0R2_FB5_Msk OB_STDBY_RST ((uint8_t)0x00) __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE USB_OTG_DIEPCTL_EPENA_Pos (31U) TIM_CCMR2_OC3FE_Pos (2U) ETH_MACDBGR_TFWA ETH_MACDBGR_TFWA_Msk GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos) RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos) TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS CAN_IER_EPVIE_Pos (9U) USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos) RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos) SCB_SHCSR_SYSTICKACT_Pos 11U GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) FSMC_PMEM4_MEMWAIT4 FSMC_PMEM4_MEMWAIT4_Msk ETH_MACFCR_TFCE_Pos (1U) DBP_BIT_NUMBER PWR_CR_DBP_Pos TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos) USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos) SDIO_DCTRL_RWMOD_Pos (10U) RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) USB_OTG_DOEPINT_OUTPKTERR_Pos (8U) TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) IS_RCC_PLLI2SR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U)) SDIO_CMD_WAITRESP_1 (0x2UL << SDIO_CMD_WAITRESP_Pos) RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET CAN_F0R1_FB7 CAN_F0R1_FB7_Msk USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos) DMA_HISR_FEIF6_Pos (16U) RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE TIM_DIER_TIE TIM_DIER_TIE_Msk __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE EOC_SEQ_CONV ADC_EOC_SEQ_CONV __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos) CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos) RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos) FSMC_PATT2_ATTSET2 FSMC_PATT2_ATTSET2_Msk SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos) GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) CAN_F3R2_FB6_Pos (6U) ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos) RTC_BKP7R RTC_BKP7R_Msk __HAL_RCC_FLITF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN)) CAN_F9R1_FB16_Pos (16U) ETH_DMAOMR_SR ETH_DMAOMR_SR_Msk CAN_F7R1_FB23_Pos (23U) CAN_ESR_TEC_Pos (16U) EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos) PVDE_BitNumber PVDE_BIT_NUMBER __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE APSR_GE_Pos 16U __NOR_ADDR_SHIFT NOR_ADDR_SHIFT ETH_DMARPDR_RPD_Msk (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos) RCC_FLAG_PLLI2SRDY ((uint8_t)0x3B) __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) CAN_FS1R_FSC19_Msk (0x1UL << CAN_FS1R_FSC19_Pos) EXTI_IMR_IM0 EXTI_IMR_MR0 DMA_SxCR_DBM DMA_SxCR_DBM_Msk __STM32F4xx_IT_H  SCB_HFSR_DEBUGEVT_Pos 31U USB_OTG_HCINTMSK_ACKM_Pos (5U) CAN_F2R1_FB23 CAN_F2R1_FB23_Msk ETH_MACA2HR_AE ETH_MACA2HR_AE_Msk GPIO_MODER_MODE15 GPIO_MODER_MODER15 GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0 CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos) __HAL_I2C_FREQRANGE I2C_FREQRANGE ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos) I2C_SR2_DUALF_Pos (7U) RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) ETH_DMASR_RPS_Queuing ETH_DMASR_RPS_Queuing_Msk __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET) ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos) RCC_APB2LPENR_TIM8LPEN_Pos (1U) __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN __PACKED_STRUCT struct __attribute__((packed, aligned(1))) ETH_MACMIIAR_CR_Div16_Msk (0x1UL << ETH_MACMIIAR_CR_Div16_Pos) CAN_F13R1_FB31 CAN_F13R1_FB31_Msk WWDG_CFR_EWI_Pos (9U) RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos) __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk SWDIO_GPIO_Port GPIOA CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos) RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk CAN_RDL1R_DATA0_Pos (0U) TPI_FFSR_FlInProg_Msk (0x1UL ) RCC_CIR_CSSC RCC_CIR_CSSC_Msk GPIO_PIN_1 ((uint16_t)0x0002) __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos) FSMC_SR3_FEMPT_Msk (0x1UL << FSMC_SR3_FEMPT_Pos) RCC_APB1RSTR_CAN1RST_Pos (25U) CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos) GPIO_MODER_MODE15_Msk GPIO_MODER_MODER15_Msk __HAL_RCC_TIM11_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN)) EXTI_SWIER_SWIER2_Pos (2U) USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) CAN_F0R1_FB29 CAN_F0R1_FB29_Msk __STM32F4xx_HAL_H  RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos) ETH_MACPMTCSR_WFR ETH_MACPMTCSR_WFR_Msk CAN_F5R1_FB19 CAN_F5R1_FB19_Msk __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos) FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) SWDIO_Pin GPIO_PIN_13 ADC_CSR_EOC3 ADC_CSR_EOC3_Msk GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0 RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) __HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP)) WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos) RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) CAN_F7R2_FB16 CAN_F7R2_FB16_Msk DMA1_Stream5_BASE (DMA1_BASE + 0x088UL) FLASH_SR_PGPERR_Pos (6U) EXTI_IMR_MR12_Pos (12U) FSMC_BCR1_BURSTEN_Pos (8U) ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk EXTI_IMR_MR10 EXTI_IMR_MR10_Msk CAN_F10R1_FB6 CAN_F10R1_FB6_Msk RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk FSMC_BWTR3_ADDSET_Pos (0U) GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk SDIO_ICR_DCRCFAILC_Pos (1U) GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos) USART_CR2_CPHA USART_CR2_CPHA_Msk RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk RTC_BKP18R RTC_BKP18R_Msk ETH_MACA0HR_MACA0H_Pos (0U) RTC_ALRMAR_WDSEL_Pos (30U) CAN_F5R2_FB4_Pos (4U) USB_OTG_HCStateTypeDef FSMC_BWTR1_ACCMOD_0 (0x1UL << FSMC_BWTR1_ACCMOD_Pos) USB_OTG_GINTSTS_RXFLVL_Pos (4U) USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos) use_external_vbus CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos) TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_MSIZE_0) SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) USART_SR_RXNE USART_SR_RXNE_Msk EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos) DCMI_CR_EDM_1 0x00000800U ETH_MACPMTCSR_MPE_Msk (0x1UL << ETH_MACPMTCSR_MPE_Pos) __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET RCC_MCO2SOURCE_PLLCLK RCC_CFGR_MCO2 GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) __HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP)) CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos) GPIO_BSRR_BR7_Pos (23U) RCC_APB1ENR_USART2EN_Pos (17U) __HAL_I2C_ENABLE_IT(__HANDLE__,__INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__)) _SYS__INTSUP_H  RTC_TAFCR_TAMPTS_Msk (0x1UL << RTC_TAFCR_TAMPTS_Pos) CAN_F7R1_FB31 CAN_F7R1_FB31_Msk USB_OTG_GRSTCTL_HSRST_Pos (1U) __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) RCC_APB2RSTR_SYSCFGRST_Pos (14U) FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE) RCC_APB2LPENR_ADC3LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos) CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos) EXTI_RTSR_TR14_Pos (14U) GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk MAC_ADDR2 0U CAN_F11R2_FB29_Pos (29U) __HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); UNUSED(tmpreg); } while(0U) SDIO_STA_CMDREND_Msk (0x1UL << SDIO_STA_CMDREND_Pos) SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE)) GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) SYSCFG_EXTICR4_EXTI12_PD 0x0003U ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos) __HAL_SD_SDMMC_DMA_ENABLE __HAL_SD_SDIO_DMA_ENABLE DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN)) USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos) RCC_IT_LSIRDY ((uint8_t)0x01) OBEX_PCROP OPTIONBYTE_PCROP TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos) SDIO_CMD_NIEN SDIO_CMD_NIEN_Msk CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos) FSMC_PATT4_ATTSET4_2 (0x04UL << FSMC_PATT4_ATTSET4_Pos) __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) == RESET) I2C_CR2_FREQ_4 (0x10UL << I2C_CR2_FREQ_Pos) I2C_SR1_ADDR_Pos (1U) RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT RTC_CR_ALRAIE_Pos (12U) DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos) ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos) CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos) CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos) TIM2 ((TIM_TypeDef *) TIM2_BASE) IS_PWR_VOLTAGE_SCALING_RANGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2)) DCMI_ESUR_FSU_Pos (0U) CAN_F2R1_FB13_Pos (13U) Audio_SCL_GPIO_Port GPIOB I2C_OAR1_ADD0_Msk (0x1UL << I2C_OAR1_ADD0_Pos) TIM12_BASE (APB1PERIPH_BASE + 0x1800UL) __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET) GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) ETH_PTPTSLUR_TSUPNS ETH_PTPTSLUR_TSUPNS_Msk __HAL_RCC_SDIO_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET) FSMC_PIO4_IOHOLD4_5 (0x20UL << FSMC_PIO4_IOHOLD4_Pos) DMA_MBURST_INC8 ((uint32_t)DMA_SxCR_MBURST_1) TIM_BDTR_OSSI_Pos (10U) CAN_F3R1_FB7_Pos (7U) __SVID_VISIBLE 1 CAN_F12R1_FB9 CAN_F12R1_FB9_Msk USB_OTG_HCINT_NAK_Pos (4U) CoreDebug_DEMCR_VC_MMERR_Pos 4U USART_CR1_PCE USART_CR1_PCE_Msk FPU_FPCCR_LSPACT_Pos 0U I2C_CR1_SMBUS_Msk (0x1UL << I2C_CR1_SMBUS_Pos) EXTI_IMR_MR22 EXTI_IMR_MR22_Msk CAN_FA1R_FACT4_Pos (4U) SYSCFG_EXTICR3_EXTI11_PA 0x0000U ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos) FLASH_OPTCR_nWRP_7 0x00800000U EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos) EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos) ADC_CR1_RES_Pos (24U) FSMC_BTR2_ADDHLD_3 (0x8UL << FSMC_BTR2_ADDHLD_Pos) TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) ETH_MACFFR_SAF_Msk (0x1UL << ETH_MACFFR_SAF_Pos) USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) FSMC_PATT4_ATTWAIT4_3 (0x08UL << FSMC_PATT4_ATTWAIT4_Pos) __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE GPIO_BRR_BR4_Pos GPIO_BSRR_BR4_Pos __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE GPIO_AF3_TIM11 ((uint8_t)0x03) GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) GPIO_MODER_MODE14 GPIO_MODER_MODER14 FLASH_ACR_LATENCY_1WS 0x00000001U FPU_FPDSCR_AHP_Pos 26U USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos) CAN_F10R1_FB2_Pos (2U) USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U) CAN_FM1R_FBM13_Pos (13U) FPU_FPCCR_MONRDY_Pos 8U GPIO_MODER_MODER4_Pos (8U) __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); UNUSED(tmpreg); } while(0U) CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos) GPIO_ODR_OD10 GPIO_ODR_OD10_Msk CAN_FFA1R_FFA21_Pos (21U) RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk CAN_F6R1_FB6_Pos (6U) __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U) TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) CAN_F4R1_FB23_Pos (23U) I2C_CR2_FREQ_0 (0x01UL << I2C_CR2_FREQ_Pos) CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos) FSMC_BCR2_WAITEN_Pos (13U) FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk TPI_FFSR_FlInProg_Pos 0U SDIO_MASK_CCRCFAILIE_Pos (0U) __EXP(x) __ ##x ##__ HAL_SPI_ERROR_NONE (0x00000000U) FLASH_OPTCR_nWRP_6 0x00400000U __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX FLASH_SCALE1_LATENCY3_FREQ 90000000U MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD USART_CR2_LBDIE USART_CR2_LBDIE_Msk SCB_ICSR_PENDSTSET_Pos 26U DAC_WAVE_NOISE DAC_CR_WAVE1_0 DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos) EXTI_IMR_IM EXTI_IMR_IM_Msk CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos) CAN_FM1R_FBM17_Msk (0x1UL << CAN_FM1R_FBM17_Pos) __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST)) PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN)) CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos) FSMC_BCR2_MBKEN_Msk (0x1UL << FSMC_BCR2_MBKEN_Pos) USB_OTG_HPRT_PTCTL_Pos (13U) GPIO_MODER_MODE5_1 GPIO_MODER_MODER5_1 EXTI_EMR_MR13 EXTI_EMR_MR13_Msk TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos) RCC_FLAG_IWDGRST ((uint8_t)0x7D) HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk __HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST)) FSMC_PIO4_IOHOLD4 FSMC_PIO4_IOHOLD4_Msk CAN_F4R1_FB17_Pos (17U) __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE ETH_PTPTSCR_TSSPTPOEFE_Pos (11U) CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos) __HAL_RCC_PWR_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET) USART_CR3_IREN_Pos (1U) DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos) HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) FSMC_BTR1_DATAST_4 (0x10UL << FSMC_BTR1_DATAST_Pos) ETH_MACA3HR_SA_Pos (30U) ADC_CDR_RDATA_MST ADC_CDR_DATA1 DCFG_FRAME_INTERVAL_90 2U USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos) ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) EXTI_IMR_MR0_Pos (0U) RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos) xPSR_T_Pos 24U CAN_IER_WKUIE CAN_IER_WKUIE_Msk INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1) CAN_F6R1_FB21_Pos (21U) HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM CAN_TSR_TERR2 CAN_TSR_TERR2_Msk USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos) __HAL_RCC_CAN2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN)) RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk RCC_BDCR_RTCSEL_Pos (8U) CCER_CCxE_MASK TIM_CCER_CCxE_MASK CAN_F12R2_FB9_Pos (9U) GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) RCC_BDCR_OFFSET (RCC_OFFSET + 0x70U) CAN_FA1R_FACT24_Pos (24U) INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1) TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos) CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos) I2C_FLAG_ARLO 0x00010200U __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET FSMC_SR2_ILS_Pos (1U) CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos) FSMC_BWTR4_BUSTURN_3 (0x8UL << FSMC_BWTR4_BUSTURN_Pos) __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos) __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM CAN_F6R1_FB27_Pos (27U) RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) USART_SR_PE_Msk (0x1UL << USART_SR_PE_Pos) RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos) __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) PMODE_BIT_NUMBER VOS_BIT_NUMBER CAN_TI0R_RTR CAN_TI0R_RTR_Msk EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos) DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED ADC_CSR_EOC3_Pos (17U) EXTI_FTSR_TR9_Pos (9U) GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk FLASH_SECTOR_10 10U EXTI_IMR_MR9 EXTI_IMR_MR9_Msk SDIO_POWER_PWRCTRL_0 (0x1UL << SDIO_POWER_PWRCTRL_Pos) IS_I2C_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_FIRST_FRAME) || ((REQUEST) == I2C_FIRST_AND_NEXT_FRAME) || ((REQUEST) == I2C_NEXT_FRAME) || ((REQUEST) == I2C_FIRST_AND_LAST_FRAME) || ((REQUEST) == I2C_LAST_FRAME) || ((REQUEST) == I2C_LAST_FRAME_NO_STOP) || IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST)) SPI_FLAG_OVR SPI_SR_OVR CAN_F7R2_FB23 CAN_F7R2_FB23_Msk CAN_F1R2_FB28 CAN_F1R2_FB28_Msk USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos) RTC_DR_YU RTC_DR_YU_Msk DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos) DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos) MODE_OUTPUT (0x1UL << GPIO_MODE_Pos) ETH_PTPSSIR_STSSI ETH_PTPSSIR_STSSI_Msk CAN_F12R2_FB6 CAN_F12R2_FB6_Msk GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk TIM_CCR4_CCR4_Pos (0U) USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos) DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos) MPU_HFNMI_PRIVDEF_NONE 0x00000000U USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0xFFFFFFFFU) CAN_F0R2_FB25_Pos (25U) FLASH_OPTCR1_nWRP_1 (0x002UL << FLASH_OPTCR1_nWRP_Pos) CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk FSMC_PATT2_ATTSET2_0 (0x01UL << FSMC_PATT2_ATTSET2_Pos) GPIO_BSRR_BR_9 GPIO_BSRR_BR9 GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1 __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC CAN_MSR_RXM CAN_MSR_RXM_Msk RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16 CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos) FLASH_CR_EOPIE_Pos (24U) USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos) CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos) CAN_F9R1_FB8 CAN_F9R1_FB8_Msk __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos) IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || ((SIZE) == MPU_REGION_SIZE_64B) || ((SIZE) == MPU_REGION_SIZE_128B) || ((SIZE) == MPU_REGION_SIZE_256B) || ((SIZE) == MPU_REGION_SIZE_512B) || ((SIZE) == MPU_REGION_SIZE_1KB) || ((SIZE) == MPU_REGION_SIZE_2KB) || ((SIZE) == MPU_REGION_SIZE_4KB) || ((SIZE) == MPU_REGION_SIZE_8KB) || ((SIZE) == MPU_REGION_SIZE_16KB) || ((SIZE) == MPU_REGION_SIZE_32KB) || ((SIZE) == MPU_REGION_SIZE_64KB) || ((SIZE) == MPU_REGION_SIZE_128KB) || ((SIZE) == MPU_REGION_SIZE_256KB) || ((SIZE) == MPU_REGION_SIZE_512KB) || ((SIZE) == MPU_REGION_SIZE_1MB) || ((SIZE) == MPU_REGION_SIZE_2MB) || ((SIZE) == MPU_REGION_SIZE_4MB) || ((SIZE) == MPU_REGION_SIZE_8MB) || ((SIZE) == MPU_REGION_SIZE_16MB) || ((SIZE) == MPU_REGION_SIZE_32MB) || ((SIZE) == MPU_REGION_SIZE_64MB) || ((SIZE) == MPU_REGION_SIZE_128MB) || ((SIZE) == MPU_REGION_SIZE_256MB) || ((SIZE) == MPU_REGION_SIZE_512MB) || ((SIZE) == MPU_REGION_SIZE_1GB) || ((SIZE) == MPU_REGION_SIZE_2GB) || ((SIZE) == MPU_REGION_SIZE_4GB)) RCC_CSR_LSIRDY_Pos (1U) EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos) CAN_F13R2_FB22 CAN_F13R2_FB22_Msk DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL) GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL) GPIO_ODR_OD11_Pos (11U) GPIO_IDR_ID4_Pos (4U) TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos) SYSCFG_EXTICR2_EXTI7_PI 0x8000U ETH_MAC_BASE (ETH_BASE) RCC_CIR_LSERDYIE_Pos (9U) DMA_LIFCR_CDMEIF0_Pos (2U) __HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN)) SDIO_MASK_CEATAENDIE_Pos (23U) CAN_F3R2_FB14 CAN_F3R2_FB14_Msk DMA_HIFCR_CDMEIF4_Pos (2U) RCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos) SYSCFG_EXTICR1_EXTI0_PE 0x0004U FLASH_ACR_LATENCY_5WS 0x00000005U ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos) ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos) GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3 USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos) __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET ETH_DMARPDR_RPD_Pos (0U) __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos) SCB_SHCSR_MEMFAULTACT_Msk (1UL ) CAN_F10R2_FB23 CAN_F10R2_FB23_Msk CAN_F7R2_FB23_Pos (23U) ETH_MMCRIR_RFCES ETH_MMCRIR_RFCES_Msk GPIO_MODER_MODE13 GPIO_MODER_MODER13 SDIO_ICR_STBITERRC_Pos (9U) SDIO_STA_CMDACT_Msk (0x1UL << SDIO_STA_CMDACT_Pos) ETH_MMCRFAECR 0x00000198U DMA_LISR_HTIF1_Pos (10U) ETH_MACDBGR_MSFRWCS_Msk (0x3UL << ETH_MACDBGR_MSFRWCS_Pos) GPIO_MODER_MODER0_Pos (0U) GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos) ETH_MACFFR_RA_Msk (0x1UL << ETH_MACFFR_RA_Pos) GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos) TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos) USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk SDIO_STA_DBCKEND_Pos (10U) __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE GPIO_IDR_ID11 GPIO_IDR_ID11_Msk CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos) TIM_BDTR_AOE_Pos (14U) GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3 HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos) TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) HAL_SPI_ERROR_MODF (0x00000001U) RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) MPU_REGION_NO_ACCESS ((uint8_t)0x00) CAN_F4R2_FB8 CAN_F4R2_FB8_Msk ETH_MACFCR_PLT_Minus144_Msk (0x1UL << ETH_MACFCR_PLT_Minus144_Pos) INT_FAST16_MAX (__INT_FAST16_MAX__) __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED CAN_F7R2_FB17_Pos (17U) CAN_IER_FOVIE1_Pos (6U) GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1 SCB_SHCSR_USGFAULTACT_Pos 3U CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk RCC_BDCR_LSEBYP_Pos (2U) ETH_MMCRFAECR_RFAEC ETH_MMCRFAECR_RFAEC_Msk CAN_F8R2_FB4_Pos (4U) CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos) CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos) USART_SR_ORE USART_SR_ORE_Msk __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE SCB_ICSR_PENDSTCLR_Pos 25U ETH_DMAIER_ROIE ETH_DMAIER_ROIE_Msk PWR_EXTI_LINE_PVD ((uint32_t)EXTI_IMR_MR16) RTC_ALRMAR_MNT_Pos (12U) GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) USART_SR_TC_Msk (0x1UL << USART_SR_TC_Pos) HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk SYSCFG_EXTICR4_EXTI14_PA 0x0000U TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U) RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000UL) FSMC_PATT3_ATTHOLD3_3 (0x08UL << FSMC_PATT3_ATTHOLD3_Pos) ETH_DMAOMR_DTCEFD_Pos (26U) CAN_F12R2_FB12 CAN_F12R2_FB12_Msk USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk ETH_DMAIER_TPSIE_Msk (0x1UL << ETH_DMAIER_TPSIE_Pos) CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos) USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk RCC_CFGR_HPRE_DIV1 0x00000000U RCC_SSCGR_SSCGEN_Pos (31U) DMA_LIFCR_CHTIF1_Pos (10U) RCC_AHB3RSTR_FSMCRST_Pos (0U) FSMC_PIO4_IOHOLD4_Msk (0xFFUL << FSMC_PIO4_IOHOLD4_Pos) CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos) __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3U))); ADC2_BASE (APB2PERIPH_BASE + 0x2100UL) DCMI_CR_CRE_Msk (0x1UL << DCMI_CR_CRE_Pos) CAN_F9R2_FB27_Pos (27U) CAN_F7R2_FB5 CAN_F7R2_FB5_Msk RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) I2S_MODE_SLAVE_TX (0x00000000U) CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos) ETH_PTPTSLUR_TSUSS ETH_PTPTSLUR_TSUSS_Msk RCC_APB1RSTR_USART3RST_Pos (18U) EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos) CAN_F1R1_FB17_Pos (17U) RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) CAN_F13R1_FB28_Pos (28U) GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) DAC_CR_WAVE1 DAC_CR_WAVE1_Msk __HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET) __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET I2C_SR1_TXE_Msk (0x1UL << I2C_SR1_TXE_Pos) FSMC_BCR3_CPSIZE_2 (0x4UL << FSMC_BCR3_CPSIZE_Pos) __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN)) __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST)) EXTI_EMR_MR1_Pos (1U) EXTI_EMR_MR20 EXTI_EMR_MR20_Msk WWDG_CFR_W1 WWDG_CFR_W_1 CAN_F8R2_FB22 CAN_F8R2_FB22_Msk __HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST)) FSMC_BWTR3_DATAST_Pos (8U) CAN_F12R2_FB20_Pos (20U) FSMC_BTR2_ADDHLD_Pos (4U) __HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST)) USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos) DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk I2C_OAR1_ADDMODE_Msk (0x1UL << I2C_OAR1_ADDMODE_Pos) DMA_CHANNEL_2 0x04000000U EXTI_MODE (0x3UL << EXTI_MODE_Pos) __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_modf = 0x00U; tmpreg_modf = (__HANDLE__)->Instance->SR; CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE); UNUSED(tmpreg_modf); } while(0U) __IRDA_DISABLE __HAL_IRDA_DISABLE USB_OTG_DAINTMSK_OEPM_Pos (16U) SPI_PHASE_1EDGE (0x00000000U) __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET) CAN2 ((CAN_TypeDef *) CAN2_BASE) ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1 FSMC_BWTR3_ACCMOD_Msk (0x3UL << FSMC_BWTR3_ACCMOD_Pos) DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk ep_type __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos) GPIO_PIN_7 ((uint16_t)0x0080) SDIO_MASK_CMDACTIE_Msk (0x1UL << SDIO_MASK_CMDACTIE_Pos) TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE I2C_CCR_CCR I2C_CCR_CCR_Msk RCC_IT_HSI14 RCC_IT_HSI14RDY USB_OTG_DIEPCTL_STALL_Pos (21U) USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos) CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos) CAN_F12R2_FB14_Pos (14U) FSMC_BCR3_WAITCFG_Pos (11U) USART_CR2_CPHA_Pos (9U) ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) CAN_F8R1_FB11 CAN_F8R1_FB11_Msk USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos) GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) ETH_DMAIER_TUIE_Pos (5U) SDIO_STA_RXFIFOF_Pos (17U) CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos) EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos) GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk FLASH_OPTCR_nWRP_4 0x00100000U RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512 GPIO_MODE_ANALOG MODE_ANALOG GPIO_MODER_MODE1_Msk GPIO_MODER_MODER1_Msk HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos) CAN_F1R1_FB8_Pos (8U) FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) ETH_DMAMFBOCR_MFA ETH_DMAMFBOCR_MFA_Msk CAN_F11R2_FB28 CAN_F11R2_FB28_Msk OPTIONBYTE_RDP 0x00000002U CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos) USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos) RCC_AHB3RSTR_FSMCRST_Msk (0x1UL << RCC_AHB3RSTR_FSMCRST_Pos) CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos) CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos) GPIO_BRR_BR2 GPIO_BSRR_BR2 GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos) PWR_WAKEUP_PIN1 0x00000100U IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F13R1_FB23 CAN_F13R1_FB23_Msk EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos) SYSCFG_EXTICR4_EXTI12_Pos (0U) ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos) EXTI_EMR_EM12 EXTI_EMR_MR12 EXTI_EMR_MR6 EXTI_EMR_MR6_Msk RCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos) SDIO_MASK_DBCKENDIE_Msk (0x1UL << SDIO_MASK_DBCKENDIE_Pos) RCC_CSR_RMVF_Pos (24U) DMA_SxFCR_FS_Pos (3U) SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk CAN_F0R2_FB20_Pos (20U) FSMC_PATT3_ATTWAIT3 FSMC_PATT3_ATTWAIT3_Msk CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos) CAN_F11R2_FB27 CAN_F11R2_FB27_Msk CAN_F4R1_FB7_Pos (7U) BRE_BIT_NUMBER PWR_CSR_BRE_Pos ADC_CR2_DMA_Pos (8U) DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) CAN_F5R1_FB14_Pos (14U) ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) GPIO_MODER_MODE12 GPIO_MODER_MODER12 RTC_CALIBR_DC RTC_CALIBR_DC_Msk USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) __HAL_I2C_CLEAR_STOPFLAG(__HANDLE__) do{ __IO uint32_t tmpreg = 0x00U; tmpreg = (__HANDLE__)->Instance->SR1; SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE); UNUSED(tmpreg); } while(0) SYSCFG_EXTICR1_EXTI2_PA 0x0000U FSMC_PCR2_ECCPS FSMC_PCR2_ECCPS_Msk __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U) ITM_IWR_ATVALIDM_Msk (1UL ) DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk FLASH_OPTCR1_nWRP_9 (0x200UL << FLASH_OPTCR1_nWRP_Pos) ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) EXTI_EMR_EM16 EXTI_EMR_MR16 RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk DAC_DHR12RD_DACC1DHR_Pos (0U) __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) CAN_F5R2_FB31_Pos (31U) ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos) CAN_F4R2_FB5 CAN_F4R2_FB5_Msk DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos) __HAL_FLASH_DATA_CACHE_ENABLE() (FLASH->ACR |= FLASH_ACR_DCEN) CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos) MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2 SCB_CPUID_IMPLEMENTER_Pos 24U __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST)) FSMC_BCR3_MWID_0 (0x1UL << FSMC_BCR3_MWID_Pos) CAN_F2R2_FB30_Pos (30U) SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) FSMC_SR3_IRS_Msk (0x1UL << FSMC_SR3_IRS_Pos) GPIO_AFRH_AFSEL10_Pos (8U) GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk PERIPH_BASE 0x40000000UL TPI_ITCTRL_Mode_Pos 0U GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1 SPI_I2SPR_MCKOE_Pos (9U) GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS CAN_F0R1_FB1_Pos (1U) CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos) RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos) GPIO_MODER_MODE10_Pos GPIO_MODER_MODER10_Pos __HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST)) __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT()) TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk ETH_MACMIIAR_MB_Msk (0x1UL << ETH_MACMIIAR_MB_Pos) I2C_MEM_ADD_MSB(__ADDRESS__) ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)0xFF00)) >> 8))) USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos) _POSIX_SOURCE FSMC_SR2_ILS_Msk (0x1UL << FSMC_SR2_ILS_Pos) USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos) ITM_TCR_GTSFREQ_Pos 10U RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) CAN_F8R1_FB30 CAN_F8R1_FB30_Msk ADC_CCR_DMA_Pos (14U) CAN_F4R2_FB17_Pos (17U) CAN_F2R2_FB24_Pos (24U) CAN_F7R1_FB24 CAN_F7R1_FB24_Msk ETH_DMABMR_PBL_16Beat 0x00001000U CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos) USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) TIM_CCMR1_OC2FE_Pos (10U) CAN_F1R1_FB29 CAN_F1R1_FB29_Msk USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk I2C_FLAG_TXE 0x00010080U ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos) CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos) GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) RTC_BKP17R_Pos (0U) RTC_TR_HU RTC_TR_HU_Msk HAL_I2C_ERROR_BERR 0x00000001U WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) __HAL_RCC_GET_I2S_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_I2SSRC))) SPI_FLAG_CRCERR SPI_SR_CRCERR SYSCFG_EXTICR2_EXTI6_PB 0x0100U DMA_SxCR_MBURST_Pos (23U) FSMC_PATT4_ATTHOLD4_Pos (16U) I2C_CCR_DUTY_Pos (14U) __MAIN_H  TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos) PACKAGE_BASE 0x1FFF7BF0UL SDIO_ICR_DTIMEOUTC_Pos (3U) CAN_TI1R_IDE_Pos (2U) GPIO_BSRR_BR4_Pos (20U) __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET) FSMC_PCR4_PWID_1 (0x2UL << FSMC_PCR4_PWID_Pos) CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos) ETH_PTPTSCR_TSSIPV6FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos) CAN_FFA1R_FFA3_Pos (3U) TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos) USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) RTC_CR_DCE RTC_CR_DCE_Msk USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk CAN_F7R1_FB12_Pos (12U) TIM_ARR_ARR_Pos (0U) I2C_OAR1_ADD8_Msk (0x1UL << I2C_OAR1_ADD8_Pos) IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) FSMC_BWTR1_ADDHLD FSMC_BWTR1_ADDHLD_Msk DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 CAN_F6R2_FB27_Pos (27U) ETH_MMCTGFMSCCR_TGFMSCC ETH_MMCTGFMSCCR_TGFMSCC_Msk SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE FSMC_PATT3_ATTSET3_Pos (0U) FSMC_BWTR3_ADDHLD_Pos (4U) STS_DATA_UPDT 2U SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) CAN_F10R1_FB28_Pos (28U) DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk __ALIGN_END __attribute__ ((aligned (4))) CAN_F9R1_FB10 CAN_F9R1_FB10_Msk USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos) OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 FSMC_PATT4_ATTHOLD4_0 (0x01UL << FSMC_PATT4_ATTHOLD4_Pos) CAN_F3R1_FB15 CAN_F3R1_FB15_Msk USB_OTG_HPTXSTS_PTXQSAV_Pos (16U) ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos) __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE ADC_CR2_JEXTEN_Pos (20U) __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET EXTI_IMR_MR15 EXTI_IMR_MR15_Msk USB_OTG_GINTSTS_OTGINT_Pos (2U) GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos) FSMC_PCR2_PBKEN_Msk (0x1UL << FSMC_PCR2_PBKEN_Pos) GPIO_AF5_I2S3ext ((uint8_t)0x05) IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk ETH_PTPTSHUR_TSUS_Msk (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos) SYSCFG_EXTICR2_EXTI4_PI 0x0008U __HAL_RCC_CAN1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET) RCC_APB1RSTR_TIM13RST_Pos (7U) ETH_MMCRIMR_RFCEM_Msk (0x1UL << ETH_MMCRIMR_RFCEM_Pos) SRAM1_BASE 0x20000000UL USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk CAN_TDL1R_DATA3_Pos (24U) RCC_AHB1RSTR_GPIOERST_Pos (4U) CAN_F11R1_FB30_Pos (30U) CAN_F9R1_FB22_Pos (22U) HAL_I2S_ERROR_NONE (0x00000000U) RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos) FSMC_PMEM2_MEMHIZ2 FSMC_PMEM2_MEMHIZ2_Msk GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) I2C_CHECK_IT_SOURCE(__CR1__,__IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET) MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE FSMC_PMEM4_MEMHOLD4_3 (0x08UL << FSMC_PMEM4_MEMHOLD4_Pos) USB_OTG_HCINT_TXERR_Pos (7U) CAN_F8R1_FB30_Pos (30U) DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS RTC_PRER_PREDIV_S_Pos (0U) DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ (0U << 1) EXTI_RTSR_TR5_Pos (5U) __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd )==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT()) CAN_F7R2_FB3 CAN_F7R2_FB3_Msk __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE CAN_FFA1R_FFA19_Msk (0x1UL << CAN_FFA1R_FFA19_Pos) HAL_I2C_ERROR_AF 0x00000004U RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback RCC_APB1ENR_TIM7EN_Pos (5U) CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos) ETH_MMCTIR_TGFS_Pos (21U) USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos) RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk SDIO_ICR_DBCKENDC_Pos (10U) ETH_MACA3HR_SA ETH_MACA3HR_SA_Msk IS_ALARM_MASK IS_RTC_ALARM_MASK DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos) DIEPTXF RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) GPIO_MODER_MODE11 GPIO_MODER_MODER11 __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG GPIO_BRR_BR1_Msk GPIO_BSRR_BR1_Msk CAN_F0R1_FB11_Pos (11U) ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos) FLASH_CR_SNB FLASH_CR_SNB_Msk USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos) RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos) CAN_F10R2_FB1_Pos (1U) GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL) RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) GPIO_AF0_TRACE ((uint8_t)0x00) _INT8_T_DECLARED  DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos) FSMC_BTR4_BUSTURN_Pos (16U) FSMC_BTR1_DATAST_6 (0x40UL << FSMC_BTR1_DATAST_Pos) CAN_F4R2_FB20 CAN_F4R2_FB20_Msk RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos) CAN_F11R2_FB24_Pos (24U) DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos) DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos) SysTick_CALIB_SKEW_Pos 30U I2C_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH TIM_BDTR_MOE TIM_BDTR_MOE_Msk ETH_DMATPDR_TPD_Pos (0U) FSMC_BWTR3_DATAST_5 (0x20UL << FSMC_BWTR3_DATAST_Pos) __HAL_RCC_GPIOI_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST)) FSMC_BWTR2_ADDHLD_Pos (4U) RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos) CAN_F2R1_FB0 CAN_F2R1_FB0_Msk DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos) USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos) IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1 CAN_F1R2_FB0 CAN_F1R2_FB0_Msk ADC_CSR_OVR3 ADC_CSR_OVR3_Msk __HAL_RCC_CAN1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST)) USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk LD5_Pin GPIO_PIN_14 INT16_C(x) __INT16_C(x) JQOVF_EVENT ADC_JQOVF_EVENT CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos) I2C_OAR1_ADD4_Msk (0x1UL << I2C_OAR1_ADD4_Pos) ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos) RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) RCC_LSE_ON RCC_BDCR_LSEON CAN_F13R2_FB0_Pos (0U) USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos) CAN_F2R1_FB28 CAN_F2R1_FB28_Msk USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk TIM_CR2_OIS3N_Pos (13U) __HAL_SD_SDMMC_ENABLE_IT __HAL_SD_SDIO_ENABLE_IT SCB_ICSR_RETTOBASE_Pos 11U SD_SDMMC_FUNCTION_BUSY SD_SDIO_FUNCTION_BUSY ADC_SQR2_SQ12_Pos (25U) CAN_F11R2_FB25 CAN_F11R2_FB25_Msk FLASH_VOLTAGE_RANGE_1 0x00000000U CAN_F9R2_FB4_Pos (4U) SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos) CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos) DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk ETH_DMAOMR_DTCEFD ETH_DMAOMR_DTCEFD_Msk WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) CAN_IER_FMPIE0_Pos (1U) RTC_ALRMBR_MNT_Pos (12U) SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE FSMC_BWTR4_DATAST_3 0x00000800U FSMC_BCR3_BURSTEN_Msk (0x1UL << FSMC_BCR3_BURSTEN_Pos) _ATFILE_SOURCE 1 TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk ETH_MACFFR_PAM_Pos (4U) IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DUTYCYCLE_2) || ((CYCLE) == I2C_DUTYCYCLE_16_9)) RTC_BKP5R RTC_BKP5R_Msk CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos) USB_OTG_MAX_EP0_SIZE 64U CAN_F0R2_FB11 CAN_F0R2_FB11_Msk __wchar_t__  CAN_F0R2_FB2 CAN_F0R2_FB2_Msk ADC_CR2_DMA ADC_CR2_DMA_Msk CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos) FSMC_PCR2_PBKEN_Pos (2U) FLASH_ACR_ICEN_Pos (9U) DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos) USB_OTG_HCSPLT_HUBADDR_Pos (7U) __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos) USB_OTG_GINTSTS_MMIS_Pos (1U) USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos) CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos) EXTI_GPIOB 0x00000001u USART_CLOCK_DISABLED USART_CLOCK_DISABLE CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos) EXTI_RTSR_TR20_Pos (20U) RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) EXTI_PR_PR12_Pos (12U) CAN_F13R2_FB28_Pos (28U) GPIO_MODER_MODE9_Pos GPIO_MODER_MODER9_Pos CAN_TDL1R_DATA1_Pos (8U) __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos) CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos) GPIO_OSPEEDR_OSPEED9_Pos (18U) USB_OTG_GINTMSK_PTXFEM_Pos (26U) DMA_FLAG_HTIF2_6 0x00100000U I2C_SR1_ADD10_Pos (3U) DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING CAN_F12R1_FB25_Pos (25U) CAN_F13R2_FB14 CAN_F13R2_FB14_Msk USBx_DEVICE ((USB_OTG_DeviceTypeDef *)(USBx_BASE + USB_OTG_DEVICE_BASE)) __HAL_FLASH_DATA_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_DCRST; FLASH->ACR &= ~FLASH_ACR_DCRST; }while(0U) FSMC_BCR3_WREN_Pos (12U) PWR_CR_PLS_LEV3 0x00000060U ETH_MACA3HR_MBC_HBits15_8 0x20000000U EXTI_IMR_MR9_Pos (9U) RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk RCC_MCODIV_2 RCC_CFGR_MCO1PRE_2 FSMC_PCR2_TCLR_2 (0x4UL << FSMC_PCR2_TCLR_Pos) __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE USB_OTG_NPTXFSA_Pos (0U) __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE CAN_FFA1R_FFA10_Pos (10U) ETH_PTPTSCR_TSSIPV4FE ETH_PTPTSCR_TSSIPV4FE_Msk GPIO_IDR_ID12_Pos (12U) ETH_DMASR_TS_Pos (0U) CAN_TSR_ABRQ0_Pos (7U) INJECTED_CHANNELS ADC_INJECTED_CHANNELS CAN_F5R1_FB7_Pos (7U) CAN_F4R1_FB12_Pos (12U) DCMI_CR_CM DCMI_CR_CM_Msk __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN)) RCC_AHB1ENR_ETHMACEN_Pos (25U) __HAL_RCC_USB_OTG_HS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST)) RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos) RTC_WUTR_WUT RTC_WUTR_WUT_Msk FLASH_OPTCR_BOR_LEV_Pos (2U) __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED CAN_F10R2_FB15 CAN_F10R2_FB15_Msk TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) ADC_CSR_STRT2_Msk (0x1UL << ADC_CSR_STRT2_Pos) RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos) FSMC_BTR4_DATAST FSMC_BTR4_DATAST_Msk RTC_BKP3R RTC_BKP3R_Msk USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos) USB_OTG_HCCHAR_ODDFRM_Pos (29U) SDIO_DCTRL_DTMODE_Msk (0x1UL << SDIO_DCTRL_DTMODE_Pos) ITM_IMCR_INTEGRATION_Msk (1UL ) CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos) USART_CR2_LBDIE_Pos (6U) FSMC_BCR4_WRAPMOD_Msk (0x1UL << FSMC_BCR4_WRAPMOD_Pos) GPIO_AFRL_AFSEL0_Pos (0U) CAN_RDL0R_DATA2_Pos (16U) CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos) __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET USB_OTG_HPRT_PPWR_Pos (12U) USART_DR_DR USART_DR_DR_Msk CAN_F2R1_FB8_Pos (8U) FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE) ETH_MACDBGR_RFFL_ABOVEFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos) FSMC_PMEM2_MEMWAIT2 FSMC_PMEM2_MEMWAIT2_Msk IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1FU) RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk SPI_CR1_CRCNEXT_Pos (12U) CAN_F1R2_FB28_Pos (28U) CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos) CAN_F3R1_FB22 CAN_F3R1_FB22_Msk EXTI_PR_PR4_Pos (4U) CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos) __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT CAN_F6R1_FB22_Pos (22U) CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk FSMC_BCR4_CPSIZE_Pos (16U) CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos) CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos) RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos) CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos) CAN_F6R2_FB29 CAN_F6R2_FB29_Msk GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12 ETH_DMACHTDR_HTDAP_Msk (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos) GPIO_MODER_MODE10 GPIO_MODER_MODER10 CAN_F3R2_FB5_Pos (5U) PWR_CSR_BRR_Pos (3U) SPI_CR2_RXDMAEN_Pos (0U) __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE RCC_APB2LPENR_ADC3LPEN_Pos (10U) CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos) FSMC_PMEM3_MEMHOLD3_Pos (16U) HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U SWO_Pin GPIO_PIN_3 __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN)) GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) __UNALIGNED_UINT32_WRITE(addr,val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) FSMC_PATT2_ATTSET2_7 (0x80UL << FSMC_PATT2_ATTSET2_Pos) RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk __HAL_RCC_TIM5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET) USB_OTG_HS_MAX_OUT_ENDPOINTS 6U I2C_SR1_RXNE_Pos (6U) PH1_OSC_OUT_GPIO_Port GPIOH CAN_F6R1_FB16_Pos (16U) ETH_MACFFR_SAIF_Msk (0x1UL << ETH_MACFFR_SAIF_Pos) __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE EXTI_FTSR_TR19_Pos (19U) USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos) SPI_SR_MODF_Pos (5U) __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos) FSMC_BWTR2_ADDHLD_3 (0x8UL << FSMC_BWTR2_ADDHLD_Pos) __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_DISABLE_IT() RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos) UINTMAX_C(x) __UINTMAX_C(x) CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos) CAN_FA1R_FACT25 CAN_FA1R_FACT25_Msk __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) != RESET) FSMC_PCR2_TAR FSMC_PCR2_TAR_Msk CAN_F2R2_FB12_Pos (12U) ADC_SMPR2_SMP6_Pos (18U) CSSON_BitNumber RCC_CSSON_BIT_NUMBER CAN_F12R2_FB18 CAN_F12R2_FB18_Msk ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos) ETH_MACCR_RD_Pos (9U) DMA_SxCR_MINC_Pos (10U) RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk _SYS__STDINT_H  CAN_F13R1_FB1_Pos (1U) GPIO_BSRR_BS7_Pos (7U) ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos) CAN_F8R2_FB15 CAN_F8R2_FB15_Msk INTMAX_MIN (-INTMAX_MAX - 1) RCC_APB2RSTR_SDIORST_Msk (0x1UL << RCC_APB2RSTR_SDIORST_Pos) CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos) CAN_FS1R_FSC27_Pos (27U) CAN_F1R2_FB10 CAN_F1R2_FB10_Msk CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos) HAL_FLASH_ERROR_NONE 0x00000000U RCC_AHB1ENR_GPIODEN_Pos (3U) GPIO_ODR_OD15 GPIO_ODR_OD15_Msk RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 GPIO_PIN_0 ((uint16_t)0x0001) USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) I2S2ext_BASE (APB1PERIPH_BASE + 0x3400UL) ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos) __HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SPI_STATE_RESET) RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) UINTMAX_MAX (__UINTMAX_MAX__) CAN_F12R2_FB17 CAN_F12R2_FB17_Msk ETH_MACCR_IFG_Msk (0x7UL << ETH_MACCR_IFG_Pos) ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) CAN_F8R1_FB26_Pos (26U) EXTI_SWIER_SWIER22_Pos (22U) SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos) FSMC_PCR2_ECCPS_0 (0x1UL << FSMC_PCR2_ECCPS_Pos) RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) RTC_SHIFTR_SUBFS_Pos (0U) CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos) IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) RTC_BKP9R RTC_BKP9R_Msk RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos) CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos) GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1 SDIO_MASK_TXACTIE_Pos (12U) RCC_CFGR_PPRE1_DIV1 0x00000000U __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED ETH_DMASR_TPS_Closing_Pos (20U) EXTI_EMR_MR18 EXTI_EMR_MR18_Msk HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 USB_OTG_HCFG_FSLSPCS_Pos (0U) USB_OTG_PCGCCTL_PHYSUSP_Pos (4U) SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk ETH_DMAIER_ERIE_Msk (0x1UL << ETH_DMAIER_ERIE_Pos) CAN_MCR_DBF_Pos (16U) USB_OTG_DIEPMSK_TOM_Pos (3U) ETH_MACFCR_PT_Msk (0xFFFFUL << ETH_MACFCR_PT_Pos) __WFI() __ASM volatile ("wfi") USART_CR1_WAKE USART_CR1_WAKE_Msk TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk FSMC_BTR2_DATAST_Pos (8U) CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos) __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos) EXTI_SWIER_SWIER7_Pos (7U) CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos) __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE EXTI_GPIOA 0x00000000u RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk SYSCFG_EXTICR2_EXTI4_PD 0x0003U GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) FLASH_OPTCR_nWRP_9 0x02000000U GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1 TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos) RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__)) ETH_PTPTSCR_TSARU ETH_PTPTSCR_TSARU_Msk CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos) CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos) CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos) CAN_F10R1_FB21 CAN_F10R1_FB21_Msk HC_DATATGLERR IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16)) CAN_MSR_TXM CAN_MSR_TXM_Msk SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) RTC_PRER_PREDIV_A_Pos (16U) ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos) DMA_HIFCR_CTEIF4_Pos (3U) CLK_IN_GPIO_Port GPIOB GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13 RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) RCC_APB1RSTR_TIM4RST_Pos (2U) CAN_F13R1_FB15 CAN_F13R1_FB15_Msk ETH_MACFCR_RFCE_Msk (0x1UL << ETH_MACFCR_RFCE_Pos) CAN_F11R1_FB13_Pos (13U) ETH_MACPMTCSR_MPR_Pos (5U) GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0 TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos) USB_OTG_GUSBCFG_ULPIIPD_Pos (25U) CAN_FA1R_FACT2_Pos (2U) USB_OTG_DOEPMSK_OTEPDM_Pos (4U) DMA_HIFCR_CHTIF4_Pos (4U) HAL_FLASH_ERROR_PGS 0x00000002U RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) ETH_DMATDLAR_STL_Pos (0U) __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE RCC_RTCCLKSOURCE_HSE_DIV19 0x00130300U __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET) ___int_wchar_t_h  IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || ((CHANNEL) == DMA_CHANNEL_1) || ((CHANNEL) == DMA_CHANNEL_2) || ((CHANNEL) == DMA_CHANNEL_3) || ((CHANNEL) == DMA_CHANNEL_4) || ((CHANNEL) == DMA_CHANNEL_5) || ((CHANNEL) == DMA_CHANNEL_6) || ((CHANNEL) == DMA_CHANNEL_7)) __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE GPIO_ODR_OD5 GPIO_ODR_OD5_Msk ETH_DMABMR_RTPR_4_1 0x0000C000U __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET USB_OTG_GUSBCFG_ULPIAR_Pos (18U) __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD)) USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U) ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos) USB_OTG_DIEPTSIZ_MULCNT_Pos (29U) CAN_FM1R_FBM20_Msk (0x1UL << CAN_FM1R_FBM20_Pos) ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk FSMC_BCR4_MTYP FSMC_BCR4_MTYP_Msk CAN_F4R1_FB21 CAN_F4R1_FB21_Msk USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) CAN_F10R1_FB22 CAN_F10R1_FB22_Msk DMA_SxCR_ACK_Msk (0x1UL << DMA_SxCR_ACK_Pos) RCC_CFGR_I2SSRC_BB (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_I2SSRC_BIT_NUMBER * 4U)) __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN)) __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE CAN_F9R2_FB22_Pos (22U) EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk POSITION_VAL(VAL) (__CLZ(__RBIT(VAL))) WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos) BDRST_BitNumber RCC_BDRST_BIT_NUMBER RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos) ITM_TCR_DWTENA_Pos 3U CAN_F13R1_FB23_Pos (23U) GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15 __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE USART_CR1_SBK_Msk (0x1UL << USART_CR1_SBK_Pos) USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk ETH_MACFFR_HM_Pos (2U) EXTI_PR_PR1 EXTI_PR_PR1_Msk CAN_F12R1_FB10 CAN_F12R1_FB10_Msk ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos) RTC_DR_MT_Pos (12U) ETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1 ETH_MMCTIR_TGFMSCS_Msk (0x1UL << ETH_MMCTIR_TGFMSCS_Pos) FSMC_BCR4_MTYP_Pos (2U) ADC_SR_STRT ADC_SR_STRT_Msk __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) TIM_SR_CC3OF_Pos (11U) ETH_BASE (AHB1PERIPH_BASE + 0x8000UL) USB_OTG_MODE_DEVICE 0U __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos) CAN_F4R2_FB6_Pos (6U) MPU_REGION_NUMBER5 ((uint8_t)0x05) SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0 GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) ACR_BYTE0_ADDRESS 0x40023C00U CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos) FSMC_BCR4_CBURSTRW_Pos (19U) CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos) CAN_F13R1_FB17_Pos (17U) FLASH_IT_EOP FLASH_CR_EOPIE FSMC_PMEM3_MEMHOLD3 FSMC_PMEM3_MEMHOLD3_Msk CAN_BTR_LBKM_Pos (30U) CAN_F7R1_FB17 CAN_F7R1_FB17_Msk DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos) USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk CAN_F0R1_FB12 CAN_F0R1_FB12_Msk DMA_MINC_ENABLE ((uint32_t)DMA_SxCR_MINC) GPIO_BRR_BR15_Msk GPIO_BSRR_BR15_Msk RCC_LSION_BIT_NUMBER 0x00U CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos) __HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__))) FSMC_BTR4_ACCMOD_Pos (28U) __HAL_SPI_RESET_CRC SPI_RESET_CRC DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos) RTC_CR_SUB1H_Pos (17U) CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos) CAN_F3R2_FB19 CAN_F3R2_FB19_Msk ADC_CSR_AWD2 ADC_CSR_AWD2_Msk CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) CAN_F7R2_FB5_Pos (5U) GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN)) __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET CAN_F11R2_FB0 CAN_F11R2_FB0_Msk RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos) CAN_F9R1_FB30 CAN_F9R1_FB30_Msk __HAL_RCC_WWDG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); UNUSED(tmpreg); } while(0U) SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos) __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACPTPEN)) IS_SPI_CPHA(__CPHA__) (((__CPHA__) == SPI_PHASE_1EDGE) || ((__CPHA__) == SPI_PHASE_2EDGE)) DCMI_ICR_OVF_ISC DCMI_ICR_OVR_ISC EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos) CAN_TSR_TERR0_Pos (3U) USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk ETH_MACA2HR_MBC_LBits23_16 0x04000000U FLASH_OPTCR1_nWRP_3 (0x008UL << FLASH_OPTCR1_nWRP_Pos) CAN_F1R1_FB23_Pos (23U) __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN))== RESET) CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk CAN_TI2R_RTR_Pos (1U) ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO CAN_RI0R_EXID_Pos (3U) __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64 ETH_DMASR_RPS_Stopped 0x00000000U ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos) MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) HAL_FMPI2C_Slave_Sequential_Transmit_IT HAL_FMPI2C_Slave_Seq_Transmit_IT EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos) SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos) FSMC_BTR3_BUSTURN_Msk (0xFUL << FSMC_BTR3_BUSTURN_Pos) FSMC_BTR4_DATLAT_0 (0x1UL << FSMC_BTR4_DATLAT_Pos) ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING CAN_F9R2_FB3 CAN_F9R2_FB3_Msk EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0 USB_OTG_DOEPCTL_USBAEP_Pos (15U) SCB_CPUID_PARTNO_Pos 4U GPIO_IDR_IDR_10 GPIO_IDR_ID10 USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos) SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk ETH_MMCTIR 0x00000108U SYSCFG_EXTICR1_EXTI3_Pos (12U) CAN_F2R1_FB20_Pos (20U) ETH_MACCR_RE_Pos (2U) I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk RCC_FLAG_MASK ((uint8_t)0x1FU) SDIO_CMD_WAITRESP_Msk (0x3UL << SDIO_CMD_WAITRESP_Pos) __HAL_RCC_FSMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FSMCLPEN)) FSMC_PCR3_PBKEN_Pos (2U) RCC_CFGR_MCO2PRE_Pos (27U) CAN_F6R1_FB30 CAN_F6R1_FB30_Msk CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos) RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos) FSMC_BCR4_FACCEN FSMC_BCR4_FACCEN_Msk USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos) FSMC_BWTR3_ACCMOD FSMC_BWTR3_ACCMOD_Msk GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) CAN_RDL1R_DATA1_Pos (8U) __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE RCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos) __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN)) USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos) SPI_POLARITY_LOW (0x00000000U) RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) ARM_MPU_AP_PRO 5U TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos) RTC_TAFCR_TAMPPRCH_1 (0x2UL << RTC_TAFCR_TAMPPRCH_Pos) FSMC_BTR4_CLKDIV_2 (0x4UL << FSMC_BTR4_CLKDIV_Pos) __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos) TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos) FLASH_TYPEERASE_MASSERASE 0x00000001U FLASH_CR_SNB_Pos (3U) __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET FSMC_SR3_ILEN_Msk (0x1UL << FSMC_SR3_ILEN_Pos) IWDG_PR_PR_Pos (0U) RCC_RTCCLKSOURCE_HSE_DIV18 0x00120300U EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk GPIO_MODER_MODE12_1 GPIO_MODER_MODER12_1 RCC_AHB1ENR_ETHMACEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos) RCC_RTCCLKSOURCE_HSE_DIV15 0x000F0300U __HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); UNUSED(tmpreg); } while(0U) GPIO_PIN_6 ((uint16_t)0x0040) ADC_SQR1_L_Pos (20U) CAN_F3R1_FB27_Pos (27U) MPU_CTRL_PRIVDEFENA_Pos 2U SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk FLASH_OPTCR_nWRP_Pos (16U) SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) HCFG_6_MHZ 2U CAN_F11R2_FB1 CAN_F11R2_FB1_Msk TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos) ADC_CSR_JEOC2_Msk (0x1UL << ADC_CSR_JEOC2_Pos) CAN_F0R1_FB9_Pos (9U) IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) RCC_PLLI2S_SUPPORT  CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos) FSMC_BCR3_CBURSTRW_Msk (0x1UL << FSMC_BCR3_CBURSTRW_Pos) FSMC_PMEM4_MEMSET4_5 (0x20UL << FSMC_PMEM4_MEMSET4_Pos) ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) SYSCFG_EXTICR3_EXTI10_Pos (8U) CAN_F7R2_FB7 CAN_F7R2_FB7_Msk RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_IT RCC_MCO_DIV1 RCC_MCODIV_1 EP_MPS_32 1U USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk USB_OTG_HS_MAX_PACKET_SIZE 512U GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk __need_ptrdiff_t __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos) USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos) GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0 USE_HAL_CAN_REGISTER_CALLBACKS 0U WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL) ETH_MACIMR_PMTIM ETH_MACIMR_PMTIM_Msk CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) CAN_F0R2_FB31_Pos (31U) CAN_F6R1_FB8 CAN_F6R1_FB8_Msk RCC_APB1RSTR_UART5RST_Pos (20U) CAN_F4R1_FB22_Pos (22U) ETH_DMAIER_RBUIE_Pos (7U) ETH_DMAIER_ROIE_Pos (4U) __ADDR_1st_CYCLE ADDR_1ST_CYCLE CAN_F2R2_FB13_Pos (13U) SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) ETH_MACCR_DC_Pos (4U) CAN_F8R1_FB16 CAN_F8R1_FB16_Msk HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt ETH_MACCR_ROD_Pos (13U) RCC_PLLMUL_48 RCC_PLL_MUL48 use_dedicated_ep1 __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= SYSCFG_MEMRMP_MEM_MODE_0; }while(0); ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos) DWT_BASE (0xE0001000UL) ADC_CR1_JEOCIE_Pos (7U) EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk MPU_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) RCC_AHB1ENR_GPIOAEN_Pos (0U) TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos) SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk CAN_F7R1_FB18_Pos (18U) RCC_APB2LPENR_ADC1LPEN_Pos (8U) GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14 USB_OTG_HCINT_XFRC_Pos (0U) CAN_F8R1_FB3_Pos (3U) SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk FSMC_BCR3_CBURSTRW_Pos (19U) RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) ETH_PTPTSSR_TSTTR_Msk (0x1UL << ETH_PTPTSSR_TSTTR_Pos) GPIO_BRR_BR6 GPIO_BSRR_BR6 CAN_F7R2_FB12_Pos (12U) ETH_DMASR_FBES ETH_DMASR_FBES_Msk GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) __HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); UNUSED(tmpreg); } while(0U) DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos) USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos) ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos) CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos) GPIO_BRR_BR8_Msk GPIO_BSRR_BR8_Msk FLASH_SECTOR_5 5U __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE SDIO_CMD_WAITPEND_Msk (0x1UL << SDIO_CMD_WAITPEND_Pos) SYSCFG_EXTICR2_EXTI6_PA 0x0000U CAN_F11R1_FB2_Pos (2U) __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk TPI_ACPR_PRESCALER_Pos 0U I2C_CR1_STOP I2C_CR1_STOP_Msk CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos) FSMC_PMEM2_MEMSET2_1 (0x02UL << FSMC_PMEM2_MEMSET2_Pos) SCnSCB_ACTLR_DISOOFP_Pos 9U CAN_FS1R_FSC7_Pos (7U) CAN_F0R2_FB30 CAN_F0R2_FB30_Msk __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN)) TIM_CCER_CC4P TIM_CCER_CC4P_Msk CAN_F9R1_FB5 CAN_F9R1_FB5_Msk ETH_MACDBGR_RFFL_FULL_Msk (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos) SRAM2_BB_BASE 0x22380000UL TPI_ACPR_PRESCALER_Msk (0x1FFFUL ) FSMC_PIO4_IOHIZ4_2 (0x04UL << FSMC_PIO4_IOHIZ4_Pos) CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos) CAN_F10R1_FB17_Pos (17U) USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) GPIO_OSPEEDR_OSPEED0_Pos (0U) SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk __USAT(ARG1,ARG2) __extension__ ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) SYSCFG_CMPCR_CMP_PD_Pos (0U) ETH_DMABMR_SR_Msk (0x1UL << ETH_DMABMR_SR_Pos) RTC_BKP19R_Pos (0U) CAN_TSR_LOW CAN_TSR_LOW_Msk RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk RCC_CFGR_PPRE1_DIV8 0x00001800U ETH_MACSR_PMTS ETH_MACSR_PMTS_Msk __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET DBGMCU_CR_DBG_STANDBY_Pos (2U) ADC_CR2_CONT_Pos (1U) __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos) USB_OTG_GOTGINT_DBCDNE_Pos (19U) TRIGGER_MODE_Pos 20U ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos) CAN_F4R1_FB7 CAN_F4R1_FB7_Msk CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk TIM_DIER_TDE_Pos (14U) USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos) EXTI_FTSR_TR21_Pos (21U) GPIO_BSRR_BS_1 GPIO_BSRR_BS1 SDIO_MASK_SDIOITIE_Msk (0x1UL << SDIO_MASK_SDIOITIE_Pos) CAN_F9R1_FB11_Pos (11U) SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk MPU_RBAR_VALID_Pos 4U CAN_F9R2_FB21 CAN_F9R2_FB21_Msk USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk EXTI_EMR_EM8 EXTI_EMR_MR8 CAN_F3R2_FB26 CAN_F3R2_FB26_Msk FSMC_BCR1_MTYP FSMC_BCR1_MTYP_Msk CAN_F12R1_FB27_Pos (27U) FSMC_PATT2_ATTHIZ2_Pos (24U) GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT CAN_F0R1_FB0_Pos (0U) RTC_BKP11R RTC_BKP11R_Msk USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk CAN_F13R2_FB9_Pos (9U) CAN_F3R1_FB9 CAN_F3R1_FB9_Msk SYSCFG_EXTICR1_EXTI1_PI 0x0080U __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos) EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos) ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U CAN_F2R2_FB9 CAN_F2R2_FB9_Msk CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos) UINT32_C(x) __UINT32_C(x) CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk GPIO_ODR_ODR_5 GPIO_ODR_OD5 SYSCFG_EXTICR1_EXTI0_PH 0x0007U RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) CAN_F7R1_FB29 CAN_F7R1_FB29_Msk PWR_CSR_PVDO_Pos (2U) RCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos) FSMC_PCR2_ECCEN_Msk (0x1UL << FSMC_PCR2_ECCEN_Pos) USB_OTG_GINTSTS_WKUINT_Pos (31U) ETH_MACPMTCSR_WFFRPR_Msk (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos) CAN_F11R1_FB3 CAN_F11R1_FB3_Msk __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_SxCR_DIR_0) FPU_MVFR0_Double_precision_Pos 8U ETH_DMASR_EBS_DescAccess ETH_DMASR_EBS_DescAccess_Msk DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos) __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos) RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) CAN_F6R1_FB0 CAN_F6R1_FB0_Msk __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos) __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos) __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) CAN_F5R2_FB0 CAN_F5R2_FB0_Msk GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk DBP_BitNumber DBP_BIT_NUMBER ETH_MACCR_IFG_56Bit 0x000A0000U __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos) RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk CAN_F5R2_FB12 CAN_F5R2_FB12_Msk CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos) ETH_PTPTSCR_TSFCU ETH_PTPTSCR_TSFCU_Msk __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk __CMSIS_GCC_OUT_REG(r) "=r" (r) MPU_REGION_PRIV_RW ((uint8_t)0x01) SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk GPIO_MODER_MODE7_1 GPIO_MODER_MODER7_1 NVIC_SystemReset __NVIC_SystemReset CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk __have_long32 1 ETH_DMABMR_RDP_1Beat 0x00020000U LD3_Pin GPIO_PIN_13 RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7)) __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE RTC_BKP5R_Pos (0U) USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos) __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE CAN_F0R2_FB16_Pos (16U) CAN_FS1R_FSC_Pos (0U) GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11 ITM_TCR_ITMENA_Pos 0U ETH_DMAOMR_SR_Msk (0x1UL << ETH_DMAOMR_SR_Pos) __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN)) SDIO_STA_TXFIFOF_Msk (0x1UL << SDIO_STA_TXFIFOF_Pos) CAN_F0R1_FB27_Pos (27U) RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos) OB_WRP_SECTOR_6 0x00000040U MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) CAN_F4R2_FB2 CAN_F4R2_FB2_Msk DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos) CAN_F2R2_FB7_Pos (7U) I2S_STANDARD_PCM_LONG ((SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1 | SPI_I2SCFGR_PCMSYNC)) ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) ETH_DMASR_TPS_Suspended ETH_DMASR_TPS_Suspended_Msk SPI_FIRSTBIT_LSB SPI_CR1_LSBFIRST __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED FLASH_ACR_DCEN_Pos (10U) RTC_CR_COE RTC_CR_COE_Msk USB_OTG_DIEPTXF_INEPTXSA_Pos (0U) __STM32F4xx_HAL_RCC_H  FSMC_BWTR1_BUSTURN_0 (0x1UL << FSMC_BWTR1_BUSTURN_Pos) USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) ETH_MACCR_BL_Pos (5U) ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos (18U) CAN_F11R2_FB30_Pos (30U) __HAL_RCC_ETH_CLK_DISABLE() do { __HAL_RCC_ETHMACTX_CLK_DISABLE(); __HAL_RCC_ETHMACRX_CLK_DISABLE(); __HAL_RCC_ETHMAC_CLK_DISABLE(); } while(0U) USART_SR_FE USART_SR_FE_Msk RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk SPI2_BASE (APB1PERIPH_BASE + 0x3800UL) _INTMAX_T_DECLARED  ADC_SR_EOC_Pos (1U) ETH_MMCTGFMSCCR 0x00000150U RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos) RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) ETH_DMAIER_NISE_Msk (0x1UL << ETH_DMAIER_NISE_Pos) __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min)) __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE I2C_FLAG_STOPF 0x00010010U FSMC_BCR2_CBURSTRW_Pos (19U) TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL) SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) EXTI_IMR_MR3_Pos (3U) CAN_F5R2_FB6_Pos (6U) CAN_F11R1_FB18 CAN_F11R1_FB18_Msk HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) (((cmd )==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos) __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE __HAL_RCC_TIM9_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST)) RCC_AHB2RSTR_RNGRST_Pos (6U) GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5 CAN_F5R1_FB27_Pos (27U) RCC_PLLON_BIT_NUMBER 0x18U CAN_F11R2_FB30 CAN_F11R2_FB30_Msk TPI_FFCR_EnFCont_Pos 1U FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON) CAN_F13R2_FB17_Pos (17U) ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk I2C_OAR1_ADD2_Pos (2U) __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) CAN_ESR_EPVF_Pos (1U) CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos) RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 FSMC_BTR3_DATAST_4 (0x10UL << FSMC_BTR3_DATAST_Pos) CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos) I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk CAN_F1R2_FB30_Pos (30U) PDM_OUT_GPIO_Port GPIOC __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos) __HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE) CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos) DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U) FLASH_SECTOR_1 1U ETH_DMAMFBOCR_OFOC_Msk (0x1UL << ETH_DMAMFBOCR_OFOC_Pos) GPIO_BRR_BR14_Pos GPIO_BSRR_BR14_Pos SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk RCC_AHB1RSTR_GPIOCRST_Pos (2U) CAN_F11R2_FB1_Pos (1U) ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) CAN_F8R1_FB23 CAN_F8R1_FB23_Msk ETH_MACCR_RD_Msk (0x1UL << ETH_MACCR_RD_Pos) CAN_FM1R_FBM_Msk (0xFFFFFFFUL << CAN_FM1R_FBM_Pos) CAN_F1R2_FB12 CAN_F1R2_FB12_Msk USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos) CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos) CAN_IER_FFIE1 CAN_IER_FFIE1_Msk ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos) TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos) FSMC_BTR2_BUSTURN_0 (0x1UL << FSMC_BTR2_BUSTURN_Pos) CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos) CAN_F4R2_FB25 CAN_F4R2_FB25_Msk HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_IT ADC_JOFR3_JOFFSET3_Pos (0U) __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE EXTI_PR_PR17 EXTI_PR_PR17_Msk CAN_F1R2_FB23_Pos (23U) ADC_SMPR1_SMP16_Pos (18U) PWR_PVDLEVEL_3 PWR_CR_PLS_LEV3 USART_CR3_RTSE_Pos (8U) USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos) CAN_F1R1_FB2 CAN_F1R1_FB2_Msk CAN_RI1R_EXID_Pos (3U) HAL_DMA_ERROR_TE 0x00000001U SDIO_MASK_STBITERRIE_Pos (9U) ETH_MACCR_TE_Pos (3U) FSMC_BWTR1_ADDSET FSMC_BWTR1_ADDSET_Msk ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos) FSMC_PMEM4_MEMHIZ4_4 (0x10UL << FSMC_PMEM4_MEMHIZ4_Pos) IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk I2C_CR1_ACK_Msk (0x1UL << I2C_CR1_ACK_Pos) DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos) FSMC_PATT2_ATTHIZ2_5 (0x20UL << FSMC_PATT2_ATTHIZ2_Pos) DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos) RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos) __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE DCMI_CR_HSPOL_Pos (6U) USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) WINT_MAX (__WINT_MAX__) EXTI_GPIOD 0x00000003u USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk VOS_BIT_NUMBER PWR_CR_VOS_Pos ETH_DMAOMR_OSF_Msk (0x1UL << ETH_DMAOMR_OSF_Pos) RCC_APB1ENR_SPI2EN_Pos (14U) DCMI_CWSTRT_VST_Pos (16U) CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos) RCC_IT_CSSHSE RCC_IT_CSS CAN_F1R2_FB17_Pos (17U) RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos) DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk CAN_F4R1_FB14 CAN_F4R1_FB14_Msk CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos) SDIO_MASK_TXUNDERRIE_Pos (4U) DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos) USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk CAN_F6R1_FB14 CAN_F6R1_FB14_Msk CAN_F10R2_FB20 CAN_F10R2_FB20_Msk CAN_F0R1_FB4 CAN_F0R1_FB4_Msk __HAL_RCC_TIM10_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST)) PH0_OSC_IN_Pin GPIO_PIN_0 CAN_F6R2_FB11 CAN_F6R2_FB11_Msk USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk RCC_AHB1ENR_ETHMACRXEN RCC_AHB1ENR_ETHMACRXEN_Msk CAN_F0R2_FB16 CAN_F0R2_FB16_Msk CAN_BTR_LBKM CAN_BTR_LBKM_Msk __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN)) DMA_FIFO_THRESHOLD_FULL ((uint32_t)DMA_SxFCR_FTH) GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos) GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1 __NOR_WRITE NOR_WRITE __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) USB_OTG_HPTXSTS_PTXQTOP_Pos (24U) CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos) DMA_HIFCR_CHTIF5_Pos (10U) ETH_MACMIIAR_MB ETH_MACMIIAR_MB_Msk USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD)) GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1 CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos) CAN_F3R2_FB27_Pos (27U) GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) RTC_ALRMAR_HT_Pos (20U) __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB ) SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) CAN_F8R2_FB30 CAN_F8R2_FB30_Msk CAN_F4R1_FB16 CAN_F4R1_FB16_Msk FSMC_BTR4_CLKDIV_3 (0x8UL << FSMC_BTR4_CLKDIV_Pos) INT32_MIN (-__INT32_MAX__ - 1) ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos) GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U) INT32_C(x) __INT32_C(x) RCC_I2SCLKSOURCE_EXT 0x00000001U GPIO_BSRR_BR11_Pos (27U) SDIO_CLKCR_BYPASS_Pos (10U) CAN_F0R1_FB23_Pos (23U) __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) != RESET) USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos) CAN_FS1R_FSC16_Pos (16U) __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos) ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos) ADC_SR_OVR_Pos (5U) FLASH_END 0x080FFFFFUL FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos) LPLVDS_BIT_NUMBER PWR_CR_LPLVDS_Pos DMA_HISR_FEIF7_Pos (22U) __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos) FSMC_BCR1_MBKEN FSMC_BCR1_MBKEN_Msk EXTI_FTSR_TR4_Pos (4U) GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6 FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) EXTI_SWIER_SWIER11_Pos (11U) __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk USBD_HS_TRDT_VALUE 9U __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE ETH_MACA1HR_MBC_Pos (24U) MPU_RASR_B_Pos 16U EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE FSMC_BCR1_CBURSTRW_Pos (19U) EXTI_IMR_IM1 EXTI_IMR_MR1 USB_OTG_DOEPINT_NAK_Pos (13U) I2C_TRISE_TRISE_Msk (0x3FUL << I2C_TRISE_TRISE_Pos) FLASH_SCALE1_LATENCY5_FREQ 150000000U __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk DMA_SxCR_CHSEL_1 0x04000000U __HAL_HCD_GET_FLAG(__HANDLE__,__INTERRUPT__) ((USB_ReadInterrupts((__HANDLE__)->Instance) & (__INTERRUPT__)) == (__INTERRUPT__)) USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos) EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos) RTC_AF2_SUPPORT  CoreDebug_DEMCR_VC_INTERR_Pos 9U __HAL_RCC_WWDG_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN)) USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos) CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos) ADC_CCR_TSVREFE_Pos (23U) FSMC_BWTR2_BUSTURN_Msk (0xFUL << FSMC_BWTR2_BUSTURN_Pos) CAN_F11R1_FB31 CAN_F11R1_FB31_Msk CAN_F9R1_FB22 CAN_F9R1_FB22_Msk __HAL_SPI_1LINE_RX SPI_1LINE_RX DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) HAL_SPI_ERROR_OVR (0x00000004U) SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) CAN_F3R1_FB27 CAN_F3R1_FB27_Msk USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos) RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk FSMC_PATT3_ATTHIZ3_6 (0x40UL << FSMC_PATT3_ATTHIZ3_Pos) TIM_DIER_CC2IE_Pos (2U) IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10)|| ((INSTANCE) == TIM11)|| ((INSTANCE) == TIM12)|| ((INSTANCE) == TIM13)|| ((INSTANCE) == TIM14)) CAN_F12R1_FB2_Pos (2U) GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) ETH_PTPTSCR_TSITE ETH_PTPTSCR_TSITE_Msk RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) FSMC_BWTR3_BUSTURN_1 (0x2UL << FSMC_BWTR3_BUSTURN_Pos) DMA_SxCR_CT DMA_SxCR_CT_Msk DCFG_FRAME_INTERVAL_95 3U CAN_F8R1_FB6_Pos (6U) RTC_BKP1R RTC_BKP1R_Msk CLK_IN_Pin GPIO_PIN_10 RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) FSMC_BCR1_FACCEN_Pos (6U) CAN_F3R1_FB8_Pos (8U) I2C_DUTYCYCLE_16_9 I2C_CCR_DUTY __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET) __HAL_I2C_RESET_CR2 I2C_RESET_CR2 RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE ETH_DMABMR_RDP_2Beat 0x00040000U USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos) KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk SDIO_MASK_TXDAVLIE_Pos (20U) CAN_F0R1_FB14_Pos (14U) USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos) PHY_CONFIG_DELAY 0x00000FFFU __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET) GPIO_PIN_4 ((uint16_t)0x0010) GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE RTC_TAFCR_ALARMOUTTYPE_Msk (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos) FSMC_PMEM2_MEMSET2_0 (0x01UL << FSMC_PMEM2_MEMSET2_Pos) __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 GPIO_GET_INDEX(__GPIOx__) (uint8_t)(((__GPIOx__) == (GPIOA))? 0U : ((__GPIOx__) == (GPIOB))? 1U : ((__GPIOx__) == (GPIOC))? 2U : ((__GPIOx__) == (GPIOD))? 3U : ((__GPIOx__) == (GPIOE))? 4U : ((__GPIOx__) == (GPIOF))? 5U : ((__GPIOx__) == (GPIOG))? 6U : ((__GPIOx__) == (GPIOH))? 7U : 8U) RCC_CIR_PLLRDYF_Pos (4U) __FAST16  I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1 I2C_SR1_SMBALERT_Pos (15U) ETH_MACDBGR_RFRCS_STATUSREADING ETH_MACDBGR_RFRCS_STATUSREADING_Msk __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED APSR_GE_Msk (0xFUL << APSR_GE_Pos) DCMI_CR_ENABLE_Pos (14U) DMA_LISR_TEIF2_Pos (19U) TIM_SMCR_ETF_Pos (8U) RCC_CSR_LSION_BB (PERIPH_BB_BASE + (RCC_CSR_OFFSET * 32U) + (RCC_LSION_BIT_NUMBER * 4U)) CAN_F5R1_FB13 CAN_F5R1_FB13_Msk USB_OTG_HCINTMSK_STALLM_Pos (3U) RCC_HSE_ON RCC_CR_HSEON CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos) CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos) CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos) USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CoreDebug_DEMCR_VC_HARDERR_Pos 10U CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos) __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk I2C_CR1_ENARP_Msk (0x1UL << I2C_CR1_ENARP_Pos) __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos) CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos) TIM_DCR_DBA_Pos (0U) DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk ETH_DMASR_RPS_Waiting_Pos (17U) CAN_F10R1_FB0 CAN_F10R1_FB0_Msk FSMC_PCR2_PWID FSMC_PCR2_PWID_Msk IS_I2S_AUDIO_FREQ(__FREQ__) ((((__FREQ__) >= I2S_AUDIOFREQ_8K) && ((__FREQ__) <= I2S_AUDIOFREQ_192K)) || ((__FREQ__) == I2S_AUDIOFREQ_DEFAULT)) USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos) RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk CAN_F1R1_FB0_Pos (0U) GUSBCFG __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET GPIO_BSRR_BR6_Pos (22U) EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos) EXTI_PR_PR20 EXTI_PR_PR20_Msk RCC_RTCCLKSOURCE_HSE_DIV16 0x00100300U I2S3_SD_GPIO_Port GPIOC RTC_TSDR_DT RTC_TSDR_DT_Msk CAN_F3R1_FB7 CAN_F3R1_FB7_Msk ETH_MACSR_MMCS_Msk (0x1UL << ETH_MACSR_MMCS_Pos) RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) FSMC_BCR1_FACCEN FSMC_BCR1_FACCEN_Msk SYSCFG_EXTICR3_EXTI8_PD 0x0003U RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos) CAN_F4R1_FB30 CAN_F4R1_FB30_Msk CoreDebug_DCRSR_REGSEL_Msk (0x1FUL ) RCC_APB1ENR_TIM4EN_Pos (2U) ETH_PTPTSLUR_TSUSS_Pos (0U) SYSCFG_EXTICR3_EXTI11_PB 0x1000U FSMC_PATT3_ATTHIZ3 FSMC_PATT3_ATTHIZ3_Msk CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE CAN_F10R2_FB28_Pos (28U) FMC_IRQHandler FSMC_IRQHandler RTC_TAFCR_TAMP2TRG_Msk (0x1UL << RTC_TAFCR_TAMP2TRG_Pos) USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U) CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos) CAN_FS1R_FSC14_Msk (0x1UL << CAN_FS1R_FSC14_Pos) __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 TIM_EGR_TG TIM_EGR_TG_Msk DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) USB_OTG_TX0FD_Pos (16U) __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) CAN_F0R2_FB8_Pos (8U) FSMC_BCR3_CPSIZE_Msk (0x7UL << FSMC_BCR3_CPSIZE_Pos) USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) ETH_DMASR_TPSS_Msk (0x1UL << ETH_DMASR_TPSS_Pos) FSMC_BWTR4_DATAST_5 0x00002000U __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET USART_CR3_DMAR_Pos (6U) USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE SDIO_STA_TXFIFOF_Pos (16U) __HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP)) SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos) FSMC_PATT4_ATTSET4_1 (0x02UL << FSMC_PATT4_ATTSET4_Pos) TIM_CR1_DIR TIM_CR1_DIR_Msk ETH_PTPTSCR_TSSIPV4FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos) __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET) CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos) I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk ETH_MACDBGR_MSFRWCS ETH_MACDBGR_MSFRWCS_Msk MPU_RASR_ENABLE_Msk (1UL ) RCC_PERIPHCLK_PLLI2S 0x00000004U FSMC_BCR4_EXTMOD FSMC_BCR4_EXTMOD_Msk SDIO_DCTRL_RWSTART_Pos (8U) DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) RCC_SSCGR_MODPER_Pos (0U) ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE SDIO_DCTRL_DTEN_Pos (0U) CAN_F3R2_FB7_Pos (7U) CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL ) CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos) RCC_PLL_NONE ((uint8_t)0x00) CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE) RCC_AHB1LPENR_GPIOILPEN RCC_AHB1LPENR_GPIOILPEN_Msk __HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0U) USART_CR2_CPOL_Pos (10U) DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos) DMA_HIFCR_CFEIF6_Pos (16U) RTC_TAFCR_TAMPFREQ_2 (0x4UL << RTC_TAFCR_TAMPFREQ_Pos) TPI_FIFO1_ETM_bytecount_Pos 24U FSMC_BWTR3_DATAST_0 (0x01UL << FSMC_BWTR3_DATAST_Pos) __HAL_RCC_FSMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN)) LD6_Pin GPIO_PIN_15 CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos) CAN_F4R1_FB26 CAN_F4R1_FB26_Msk GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0 ETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos) GPIO_MODER_MODE8_Msk GPIO_MODER_MODER8_Msk CAN_F13R2_FB4 CAN_F13R2_FB4_Msk RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) FLASH_OPTCR1_nWRP_6 (0x040UL << FLASH_OPTCR1_nWRP_Pos) EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos) RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk GPIO_LCKR_LCKK_Pos (16U) FSMC_PIO4_IOHOLD4_0 (0x01UL << FSMC_PIO4_IOHOLD4_Pos) SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk __HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET) RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos) __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED CAN_F3R1_FB22_Pos (22U) FSMC_BCR1_CPSIZE_Pos (16U) RTC_ISR_INIT RTC_ISR_INIT_Msk __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) __STM32F4xx_HAL_DMA_EX_H  __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE PWR_MODE_EVT PWR_PVD_MODE_NORMAL FSMC_PCR3_TCLR_Msk (0xFUL << FSMC_PCR3_TCLR_Pos) CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos) FSMC_BWTR4_ADDSET_Pos (0U) IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)) RTC_SSR_SS_Pos (0U) ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER CAN_TSR_LOW0 CAN_TSR_LOW0_Msk RCC_MCO_DIV64 RCC_MCODIV_64 B1_GPIO_Port GPIOA SCB_DFSR_DWTTRAP_Pos 2U EXTI_EMR_EM19 EXTI_EMR_MR19 RTC_CALIBR_DC_Pos (0U) USB_OTG_DCFG_ERRATIM_Pos (15U) FSMC_PATT3_ATTSET3_4 (0x10UL << FSMC_PATT3_ATTSET3_Pos) __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk CAN_F3R1_FB16_Pos (16U) __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U CAN_F0R1_FB17 CAN_F0R1_FB17_Msk CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos) ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos) ADC_CR1_AWDSGL_Pos (9U) CAN_RI0R_IDE CAN_RI0R_IDE_Msk SVC_Handler TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos) CAN_FM1R_FBM23_Msk (0x1UL << CAN_FM1R_FBM23_Pos) FSMC_BCR3_FACCEN_Msk (0x1UL << FSMC_BCR3_FACCEN_Pos) USB_OTG_GUSBCFG_SRPCAP_Pos (8U) USB_OTG_HS_MAX_IN_ENDPOINTS 6U CAN_F10R2_FB31 CAN_F10R2_FB31_Msk GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) CAN_F8R1_FB15_Pos (15U) RTC_CR_TSIE RTC_CR_TSIE_Msk DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos) ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos) CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos) FSMC_BTR1_CLKDIV_3 (0x8UL << FSMC_BTR1_CLKDIV_Pos) INAK_TIMEOUT CAN_TIMEOUT_VALUE FSMC_BTR1_DATAST_Msk (0xFFUL << FSMC_BTR1_DATAST_Pos) EXTI_IMR_IM12 EXTI_IMR_MR12 EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos) RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk CAN_F5R2_FB31 CAN_F5R2_FB31_Msk FSMC_PMEM4_MEMHIZ4_3 (0x08UL << FSMC_PMEM4_MEMHIZ4_Pos) SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) CAN_MSR_WKUI_Pos (3U) SPI1_SCK_Pin GPIO_PIN_5 FSMC_SR3_ILS_Pos (1U) CAN_F5R1_FB26_Pos (26U) DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos) DMA2 ((DMA_TypeDef *) DMA2_BASE) I2S_CLOCK_EXTERNAL (0x00000001U) CAN_F12R2_FB27 CAN_F12R2_FB27_Msk FSMC_PCR4_ECCEN FSMC_PCR4_ECCEN_Msk SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos) EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) IPSR_ISR_Pos 0U FSMC_PIO4_IOHIZ4_1 (0x02UL << FSMC_PIO4_IOHIZ4_Pos) GPIO_IDR_IDR_14 GPIO_IDR_ID14 ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos) USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U) FSMC_BWTR2_ADDHLD FSMC_BWTR2_ADDHLD_Msk GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos) __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 GPIO_PUPDR_PUPD1_Pos (2U) TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) DCMI_MISR_FRAME_MIS DCMI_MIS_FRAME_MIS USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos) RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON)) RCC_APB1LPENR_TIM12LPEN_Pos (6U) CAN_F5R1_FB20 CAN_F5R1_FB20_Msk FSMC_BCR2_WRAPMOD_Msk (0x1UL << FSMC_BCR2_WRAPMOD_Pos) CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos) USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos) FSMC_PCR2_TCLR FSMC_PCR2_TCLR_Msk ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos) RTC_CR_BKP RTC_CR_BKP_Msk EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos) FSMC_PATT4_ATTHOLD4_3 (0x08UL << FSMC_PATT4_ATTHOLD4_Pos) FSMC_PATT4_ATTWAIT4_Msk (0xFFUL << FSMC_PATT4_ATTWAIT4_Pos) CAN_F13R2_FB3 CAN_F13R2_FB3_Msk RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos) CoreDebug_DHCSR_C_HALT_Pos 1U FSMC_BWTR1_BUSTURN FSMC_BWTR1_BUSTURN_Msk RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos) CAN_F8R2_FB27 CAN_F8R2_FB27_Msk GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0 __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 ETH_MACDBGR_MMRPEA_Pos (0U) CAN_F1R2_FB22 CAN_F1R2_FB22_Msk CAN_F4R2_FB12_Pos (12U) ETH_MMCTIMR_TGFMSCM_Msk (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos) SYSCFG_EXTICR4_EXTI14_Pos (8U) GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) CAN_F9R2_FB16 CAN_F9R2_FB16_Msk USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos) GPIO_LCKR_LCK11_Pos (11U) FSMC_PATT2_ATTHOLD2 FSMC_PATT2_ATTHOLD2_Msk FSMC_PCR4_PTYP_Msk (0x1UL << FSMC_PCR4_PTYP_Pos) GPIO_ODR_ODR_11 GPIO_ODR_OD11 SYSCFG_EXTICR4_EXTI12_PH 0x0007U IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END))) __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD) RCC_PLLCFGR_PLLSRC_HSE_Pos (22U) CAN_F5R1_FB31_Pos (31U) SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk __HAL_RCC_BKPSRAM_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET) USB_OTG_GUSBCFG_TSDPS_Pos (22U) IS_RCC_SYSCLK_DIV IS_RCC_HCLK GPIO_OTYPER_OT10_Pos (10U) ETH_MACCR_FES_Pos (14U) DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) ADC_CR1_JAWDEN_Pos (22U) UINT_FAST64_MAX (__UINT_FAST64_MAX__) RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN)) ETH_MACA1HR_MBC_HBits15_8 0x20000000U SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) EXTI_EMR_MR22_Pos (22U) DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk CAN_FA1R_FACT5_Pos (5U) GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) CAN_F7R1_FB9 CAN_F7R1_FB9_Msk CAN_F1R1_FB11 CAN_F1R1_FB11_Msk FSMC_PCR3_PWID_1 (0x2UL << FSMC_PCR3_PWID_Pos) GPIO_MODER_MODE14_Msk GPIO_MODER_MODER14_Msk SPI_MODE_MASTER (SPI_CR1_MSTR | SPI_CR1_SSI) __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) CAN_F6R2_FB22_Pos (22U) FSMC_PMEM2_MEMSET2_3 (0x08UL << FSMC_PMEM2_MEMSET2_Pos) CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos) FSMC_SR4_IREN FSMC_SR4_IREN_Msk USE_HAL_NAND_REGISTER_CALLBACKS 0U ETH_MACFCR_ZQPD_Pos (7U) ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos) CAN_F10R1_FB23_Pos (23U) CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos) HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT CAN_F10R1_FB3_Pos (3U) CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos) __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos) CAN_F6R2_FB16 CAN_F6R2_FB16_Msk __BSD_VISIBLE 1 DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos) ETH_MACMIIAR_MB_Pos (0U) FSMC_BTR3_ADDSET_1 (0x2UL << FSMC_BTR3_ADDSET_Pos) CAN_F6R1_FB7_Pos (7U) __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ SPI1_MOSI_GPIO_Port GPIOA __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__)) USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos) CAN_F9R2_FB0 CAN_F9R2_FB0_Msk SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos) ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos) USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos) SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos) FSMC_PCR3_TAR_Pos (13U) CAN_F1R1_FB19_Pos (19U) __HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST)) RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos) INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1) RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE FSMC_BCR1_ASYNCWAIT_Msk (0x1UL << FSMC_BCR1_ASYNCWAIT_Pos) USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U) CAN_MCR_INRQ_Pos (0U) DAC_DHR8R1_DACC1DHR_Pos (0U) IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos) TIM1 ((TIM_TypeDef *) TIM1_BASE) __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos) RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos) ETH_MACDBGR_TFRS_Msk (0x3UL << ETH_MACDBGR_TFRS_Pos) RTC_TAFCR_TAMP1E_Pos (0U) IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U)) FSMC_BWTR3_ACCMOD_0 (0x1UL << FSMC_BWTR3_ACCMOD_Pos) FSMC_BCR1_MTYP_Msk (0x3UL << FSMC_BCR1_MTYP_Pos) ETH_MACA2HR_MACA2H ETH_MACA2HR_MACA2H_Msk CAN_F10R2_FB12 CAN_F10R2_FB12_Msk RCC_APB2LPENR_TIM1LPEN_Pos (0U) FSMC_BCR2_MWID FSMC_BCR2_MWID_Msk DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET) CAN_F8R2_FB2 CAN_F8R2_FB2_Msk CAN_F6R1_FB2 CAN_F6R1_FB2_Msk SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE EXTI_IMR_MR19_Pos (19U) __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_ovr = 0x00U; tmpreg_ovr = (__HANDLE__)->Instance->DR; tmpreg_ovr = (__HANDLE__)->Instance->SR; UNUSED(tmpreg_ovr); } while(0U) __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED __HAL_RCC_DAC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN)) __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 CAN_F3R2_FB16 CAN_F3R2_FB16_Msk I2C_DR_DR_Pos (0U) __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED FLASH_CR_LOCK_Pos (31U) EXTI_IMR_MR1_Pos (1U) USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk FSMC_PMEM2_MEMWAIT2_Msk (0xFFUL << FSMC_PMEM2_MEMWAIT2_Pos) CAN_F6R1_FB17 CAN_F6R1_FB17_Msk __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN)) EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos) RCC_AHB3LPENR_FSMCLPEN RCC_AHB3LPENR_FSMCLPEN_Msk CAN_F8R2_FB26_Pos (26U) __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET FSMC_PIO4_IOSET4_7 (0x80UL << FSMC_PIO4_IOSET4_Pos) CAN_F0R1_FB16_Pos (16U) RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE FSMC_PMEM2_MEMSET2_4 (0x10UL << FSMC_PMEM2_MEMSET2_Pos) WWDG_CFR_EWI WWDG_CFR_EWI_Msk USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos) __HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET) USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos) __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0 RTC_ALRMBR_ST_Pos (4U) __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT CF_SECTOR_COUNT ATA_SECTOR_COUNT TIM_SMCR_SMS_Pos (0U) CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk ETH_MACDBGR_RFRCS_Msk (0x3UL << ETH_MACDBGR_RFRCS_Pos) CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos) __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos) WWDG_CFR_W2 WWDG_CFR_W_2 GPIO_BSRR_BS_5 GPIO_BSRR_BS5 CAN_F2R2_FB17_Pos (17U) CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos) I2C_OTHER_FRAME (0x00AA0000U) CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos) __HAL_RCC_BKPSRAM_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); UNUSED(tmpreg); } while(0U) __HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP)) DMA_HIFCR_CFEIF4_Pos (0U) CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos) CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos) SDIO_RESPCMD_RESPCMD_Msk (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos) ETH_DMASR_NIS_Msk (0x1UL << ETH_DMASR_NIS_Pos) CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos) CAN_F9R2_FB26 CAN_F9R2_FB26_Msk FSMC_BTR1_BUSTURN_1 (0x2UL << FSMC_BTR1_BUSTURN_Pos) CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos) AWD2_EVENT ADC_AWD2_EVENT FSMC_SR3_ILS FSMC_SR3_ILS_Msk EXTI_EMR_MR3 EXTI_EMR_MR3_Msk RCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos) GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos) USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk CAN_F2R1_FB26_Pos (26U) DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk GPIO_IDR_ID4 GPIO_IDR_ID4_Msk HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT CAN_F11R2_FB13_Pos (13U) __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET DMA_FLAG_DMEIF2_6 0x00040000U GRSTCTL FSMC_PCR4_ECCPS FSMC_PCR4_ECCPS_Msk DMA_CHANNEL_7 0x0E000000U __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN)) UINT_LEAST8_MAX (__UINT_LEAST8_MAX__) GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) FSMC_BTR2_ADDHLD_1 (0x2UL << FSMC_BTR2_ADDHLD_Pos) TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos) FSMC_BWTR4_DATAST FSMC_BWTR4_DATAST_Msk __HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) != RESET) EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos) __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) NVIC_PRIORITYGROUP_1 0x00000006U I2C_FLAG_BUSY 0x00100002U SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk CAN_F1R2_FB8_Pos (8U) RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk CAN_F9R1_FB15 CAN_F9R1_FB15_Msk CAN_F5R1_FB2 CAN_F5R1_FB2_Msk CAN_FM1R_FBM26_Pos (26U) CAN_F2R1_FB10 CAN_F2R1_FB10_Msk CAN_F11R1_FB23 CAN_F11R1_FB23_Msk GPIOA ((GPIO_TypeDef *) GPIOA_BASE) I2C2 ((I2C_TypeDef *) I2C2_BASE) __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD) GPIO_IDR_ID5_Pos (5U) ETH_DMASR_RPS_Fetching_Msk (0x1UL << ETH_DMASR_RPS_Fetching_Pos) xPSR_T_Msk (1UL << xPSR_T_Pos) CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos) CAN_F5R2_FB17 CAN_F5R2_FB17_Msk __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER ETH_MACA2HR_MBC_LBits7_0 0x01000000U UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK CAN_F1R2_FB12_Pos (12U) FLASH_OPTCR_nRST_STOP_Pos (6U) CAN_F13R2_FB23_Pos (23U) __HAL_DBGMCU_UNFREEZE_TIM9() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP)) __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos) CAN_F9R1_FB31 CAN_F9R1_FB31_Msk USB_OTG_GINTMSK_NPTXFEM_Pos (5U) USBD_DEFAULT_TRDT_VALUE 9U __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos) USB_OTG_DCFG_ERRATIM_Msk (0x1UL << USB_OTG_DCFG_ERRATIM_Pos) USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos) USB_OTG_DOEPMSK_NYETM_Pos (14U) __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos) FSMC_BTR1_DATLAT_0 (0x1UL << FSMC_BTR1_DATLAT_Pos) FSMC_PATT4_ATTSET4_0 (0x01UL << FSMC_PATT4_ATTSET4_Pos) ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY TPI_BASE (0xE0040000UL) CAN_F11R2_FB7 CAN_F11R2_FB7_Msk CAN_F4R1_FB4 CAN_F4R1_FB4_Msk ETH_DMACHRDR_HRDAP_Pos (0U) ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 CAN_F3R2_FB4 CAN_F3R2_FB4_Msk TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) GPIOF ((GPIO_TypeDef *) GPIOF_BASE) __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK FSMC_BCR2_BURSTEN FSMC_BCR2_BURSTEN_Msk STM32F4xx_LL_USB_H  __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos) DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) ETH_DMAIER_NISE ETH_DMAIER_NISE_Msk __HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST)) BRE_BitNumber BRE_BIT_NUMBER TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos) __HAL_FLASH_INSTRUCTION_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_ICRST; FLASH->ACR &= ~FLASH_ACR_ICRST; }while(0U) CAN_BTR_TS2 CAN_BTR_TS2_Msk FSMC_BWTR4_ADDHLD_Msk (0xFUL << FSMC_BWTR4_ADDHLD_Pos) RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk TIM_DIER_TIE_Pos (6U) CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos) FSMC_PIO4_IOSET4_0 (0x01UL << FSMC_PIO4_IOSET4_Pos) USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos) USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos) RCC_AHB1RSTR_DMA1RST_Pos (21U) SDIO_MASK_RXFIFOHFIE_Msk (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos) TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) CAN_F13R1_FB12 CAN_F13R1_FB12_Msk __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE Host_channels FSMC_BTR3_BUSTURN_3 (0x8UL << FSMC_BTR3_BUSTURN_Pos) __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE TIM_SR_CC3IF TIM_SR_CC3IF_Msk I2C_10BIT_HEADER_WRITE(__ADDRESS__) ((uint8_t)((uint16_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)0x0300)) >> 7) | (uint16_t)0x00F0))) FSMC_BTR1_CLKDIV_2 (0x4UL << FSMC_BTR1_CLKDIV_Pos) GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk ETH_DMASR_EBS_DataTransfTx_Pos (23U) RCC_RTCCLKSOURCE_HSE_DIV14 0x000E0300U USART_CR1_SBK USART_CR1_SBK_Msk DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos) CAN_F2R2_FB6 CAN_F2R2_FB6_Msk DMA_HISR_TCIF7_Pos (27U) GPIO_IDR_IDR_6 GPIO_IDR_ID6 USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos) CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos) FSMC_PCR3_ECCEN FSMC_PCR3_ECCEN_Msk ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk ETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos) ETH_PTP_BASE (ETH_BASE + 0x0700UL) HAL_SPI_ERROR_FRE (0x00000008U) __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) CAN_F3R2_FB16_Pos (16U) ETH_MACIMR_PMTIM_Pos (3U) PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos) FSMC_PMEM4_MEMSET4_2 (0x04UL << FSMC_PMEM4_MEMSET4_Pos) CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos) __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER EXTI_FTSR_TR20_Pos (20U) CAN_F10R2_FB17 CAN_F10R2_FB17_Msk IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31)) ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos) USB_OTG_HCCHAR_EPTYP_Pos (18U) __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET __STM32F4xx_FLASH_RAMFUNC_H  EXTI_GPIOG 0x00000006u EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk CAN_F8R1_FB28 CAN_F8R1_FB28_Msk GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos) RTC_CALR_CALW8 RTC_CALR_CALW8_Msk __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET CAN_F1R1_FB23 CAN_F1R1_FB23_Msk FSMC_BCR1_CPSIZE_Msk (0x7UL << FSMC_BCR1_CPSIZE_Pos) RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos) CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET __CORE_CM4_H_GENERIC  UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE CAN_MCR_ABOM_Pos (6U) __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GET_FLAG() CAN_F6R1_FB11_Pos (11U) FSMC_PMEM3_MEMSET3_0 (0x01UL << FSMC_PMEM3_MEMSET3_Pos) EXTI_FTSR_TR14_Pos (14U) I2C_CR2_ITBUFEN_Pos (10U) ETH_MAC_RXFIFO_EMPTY 0x00000000U TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) CAN_F5R2_FB26_Pos (26U) CAN_F5R2_FB13_Pos (13U) FSMC_BWTR4_DATAST_Msk (0xFFUL << FSMC_BWTR4_DATAST_Pos) RTC_CR_COSEL RTC_CR_COSEL_Msk IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) >= (IRQn_Type)0x00U) __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU) OPTCR_BYTE1_ADDRESS 0x40023C15U CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos) FSMC_PMEM2_MEMSET2_7 (0x80UL << FSMC_PMEM2_MEMSET2_Pos) TIM_OR_TI4_RMP_Pos (6U) CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos) USB_OTG_GRSTCTL_TXFFLSH_Pos (5U) I2C_CR1_ENGC I2C_CR1_ENGC_Msk RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) RCC_AHB1RSTR_GPIOARST_Pos (0U) TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos) __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos) USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U) CAN_FS1R_FSC22_Pos (22U) RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos) RCC_BDCR_RTCEN_Pos (15U) __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED GPIO_AFRL_AFSEL2_Pos (8U) SDIO_ICR_CMDRENDC_Pos (6U) CAN_F4R1_FB19 CAN_F4R1_FB19_Msk USB_OTG_HFNUM_FRNUM_Pos (0U) ETH_MMCRIR_RGUFS_Pos (17U) CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos) CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos) ETH_MACDBGR_MTFCS_Pos (17U) PWR_CSR_WUF PWR_CSR_WUF_Msk TIM_CCMR1_OC2M_Pos (12U) RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) CAN_F8R1_FB21_Pos (21U) RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos) ETH_DMASR_RWTS_Msk (0x1UL << ETH_DMASR_RWTS_Pos) IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) CAN_F6R1_FB11 CAN_F6R1_FB11_Msk CAN_F1R1_FB9_Pos (9U) __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET RCC_CFGR_MCO1_Pos (21U) USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos) USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk CAN_F0R1_FB31 CAN_F0R1_FB31_Msk DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE CR_PLLON_BB RCC_CR_PLLON_BB FPU_FPCCR_BFRDY_Pos 6U RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk DCMI_CR_PCKPOL_Pos (5U) ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos) DMA_LISR_FEIF2_Pos (16U) CAN_F0R2_FB29_Pos (29U) I2C_CCR_DUTY_Msk (0x1UL << I2C_CCR_DUTY_Pos) I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) RCC_PLL_ON ((uint8_t)0x02) RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) __HAL_RCC_TIM12_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); UNUSED(tmpreg); } while(0U) __HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP)) __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET GPIO_ODR_OD4 GPIO_ODR_OD4_Msk DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) ETH_DMAOMR_DFRF_Msk (0x1UL << ETH_DMAOMR_DFRF_Pos) SYSCFG_EXTICR2_EXTI4_PH 0x0007U __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS SPI_IT_TXE SPI_CR2_TXEIE CAN_F4R1_FB8_Pos (8U) TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) SDIO_FIFO_FIFODATA_Pos (0U) __HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN)) FSMC_BCR1_EXTMOD FSMC_BCR1_EXTMOD_Msk CAN1 ((CAN_TypeDef *) CAN1_BASE) GPIO_LCKR_LCK5_Pos (5U) RCC_PLLMUL_6 RCC_PLL_MUL6 DMA_CHANNEL_6 0x0C000000U GPIO_PUPDR_PUPD6_Pos (12U) SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos) RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk WWDG_CR_T5 WWDG_CR_T_5 __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET) __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 RCC_OSCILLATORTYPE_LSE 0x00000004U __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) HAL_LockTypeDef FSMC_BCR1_FACCEN_Msk (0x1UL << FSMC_BCR1_FACCEN_Pos) EXTI_PR_PR14 EXTI_PR_PR14_Msk USART_CR3_NACK_Pos (4U) CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos) GPIO_OTYPER_OT8_Pos (8U) CAN_F10R2_FB23_Pos (23U) USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) SPI_SR_TXE_Pos (1U) ETH_DMAOMR_TTC_32Bytes 0x00014000U ETH_MACA1HR_MBC_LBits23_16 0x04000000U USB_OTG_FS_HOST_MAX_CHANNEL_NBR 8U USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U) SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD CAN_TI2R_EXID CAN_TI2R_EXID_Msk DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos) PWR_CSR_OFFSET 0x04U CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos) I2S_IT_RXNE SPI_CR2_RXNEIE SDIO_STA_TXACT_Pos (12U) __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) SDIO_ICR_CTIMEOUTC_Msk (0x1UL << SDIO_ICR_CTIMEOUTC_Pos) CAN_F5R2_FB24 CAN_F5R2_FB24_Msk OVR_EVENT ADC_OVR_EVENT CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos) RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) __HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) != RESET) GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2 GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk FSMC_BTR4_CLKDIV_Pos (20U) CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos) DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos) DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk CAN_F10R2_FB17_Pos (17U) TIM_SR_UIF_Pos (0U) IS_TIM_CCXN_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3)))) PWR_CR_FPDS_Pos (9U) CAN_F12R2_FB19 CAN_F12R2_FB19_Msk CAN_F9R2_FB8_Pos (8U) __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC CAN_F3R1_FB6 CAN_F3R1_FB6_Msk RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos) FSMC_BTR3_ADDHLD_0 (0x1UL << FSMC_BTR3_ADDHLD_Pos) CAN_F9R1_FB27 CAN_F9R1_FB27_Msk GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) DMA_LISR_TCIF0_Pos (5U) USB_OTG_GUSBCFG_PTCI_Pos (24U) FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos) FSMC_BWTR4_ADDHLD_Pos (4U) SDIO_STA_DTIMEOUT_Pos (3U) RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk ETH_MACCR_CSD ETH_MACCR_CSD_Msk USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) DMA_SxCR_DBM_Pos (18U) DMA_FLAG_DMEIF0_4 0x00000004U CAN_FM1R_FBM22_Msk (0x1UL << CAN_FM1R_FBM22_Pos) USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk USART_CR2_LBCL USART_CR2_LBCL_Msk IS_I2C_OWN_ADDRESS1(ADDRESS1) (((ADDRESS1) & 0xFFFFFC00U) == 0U) ETH_PTPTSAR_TSA_Pos (0U) DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) IS_TAMPER IS_RTC_TAMPER CAN_F9R2_FB11_Pos (11U) __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE RTC_ALRMASSR_SS_Pos (0U) CR_PMODE_BB CR_VOS_BB ETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos) OB_WRP_SECTOR_2 0x00000004U CAN_F7R2_FB10 CAN_F7R2_FB10_Msk MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) CAN_F1R2_FB15 CAN_F1R2_FB15_Msk ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos) RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT CAN_F12R2_FB27_Pos (27U) TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos) PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk CAN_FFA1R_FFA4_Pos (4U) SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY OTG_FS_IRQHandler RTC_ALRMAR_MSK3_Pos (23U) SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) OB_STOP_RST ((uint8_t)0x00) CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos) ETH_PTPTSAR_TSA_Msk (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos) FSMC_PIO4_IOWAIT4_5 (0x20UL << FSMC_PIO4_IOWAIT4_Pos) TRIGGER_FALLING (0x2UL << TRIGGER_MODE_Pos) GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE CAN_F5R1_FB18 CAN_F5R1_FB18_Msk CAN_F0R2_FB2_Pos (2U) DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos) RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) USART_CR2_CLKEN USART_CR2_CLKEN_Msk EXTI_EMR_MR20_Pos (20U) __STM32F4xx_HAL_FLASH_EX_H  CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos) SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN CAN_F3R1_FB11_Pos (11U) CAN_BTR_TS1_Pos (16U) USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos) USARTNACK_ENABLED USART_NACK_ENABLE GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos) USB_OTG_GRXFSIZ_RXFD_Pos (0U) FSMC_BCR1_WREN_Pos (12U) __Vendor_SysTickConfig 0U DMA_LIFCR_CTEIF2_Pos (19U) SPI_I2SCFGR_CKPOL_Pos (3U) __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE RCC_CFGR_HPRE_Pos (4U) CAN_F1R1_FB30 CAN_F1R1_FB30_Msk CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos) DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos) __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos) __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() RCC_RTCCLKSOURCE_HSE_DIV21 0x00150300U CAN_RI1R_IDE_Pos (2U) TIM_SR_CC4OF TIM_SR_CC4OF_Msk CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos) __HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0U) SCnSCB_ACTLR_DISMCYCINT_Pos 0U DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) SIZE_MAX (__SIZE_MAX__) GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) SDIO_MASK_CTIMEOUTIE_Msk (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos) TIM_CCMR1_OC2CE_Pos (15U) I2S_STANDARD_LSB (SPI_I2SCFGR_I2SSTD_1) ETH_MACPMTCSR_MPR ETH_MACPMTCSR_MPR_Msk GPIO_AF13_DCMI ((uint8_t)0x0D) INTMAX_MAX (__INTMAX_MAX__) LD6_GPIO_Port GPIOD USB_OTG_GCCFG_VBUSBSEN_Pos (19U) ETH_MACCR_IFG_96Bit 0x00000000U RCC_CFGR_PPRE1_DIV4 0x00001400U FPU_MVFR0_Short_vectors_Pos 24U MODE_AF (0x2UL << GPIO_MODE_Pos) RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos) USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk CAN_ESR_TEC CAN_ESR_TEC_Msk ETH_DMASR_TJTS_Pos (3U) TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) WWDG_SR_EWIF WWDG_SR_EWIF_Msk CAN_F5R1_FB21_Pos (21U) __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE ETH_PTPTSHUR_TSUS ETH_PTPTSHUR_TSUS_Msk SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk USB_OTG_HPTXFSIZ_PTXSA_Pos (0U) HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) I2C_FLAG_BTF 0x00010004U FLASH_MER_BIT (FLASH_CR_MER) GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos) LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos) USART_GTPR_PSC_4 (0x10UL << USART_GTPR_PSC_Pos) RCC_CFGR_SW_Pos (0U) __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER DMA_FIFOMODE_DISABLE 0x00000000U GPIO_PIN_14 ((uint16_t)0x4000) CAN_F12R1_FB3 CAN_F12R1_FB3_Msk SPI_FLAG_FRE SPI_SR_FRE __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos) CAN_F10R2_FB2_Pos (2U) __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos) GPIO_IDR_ID7 GPIO_IDR_ID7_Msk CAN_F6R2_FB23 CAN_F6R2_FB23_Msk I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING phy_itface CAN_F0R2_FB28 CAN_F0R2_FB28_Msk CAN_F5R1_FB15_Pos (15U) ETH_MACFCR_PLT_Minus28 ETH_MACFCR_PLT_Minus28_Msk CAN_F6R2_FB6_Pos (6U) CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos) FSMC_PCR2_ECCPS_2 (0x4UL << FSMC_PCR2_ECCPS_Pos) RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos) ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos) CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos) __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN)) CAN_TSR_TME1 CAN_TSR_TME1_Msk USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) ETH_DMAIER_TUIE ETH_DMAIER_TUIE_Msk DCMI_MIS_LINE_MIS_Pos (4U) TIM_EGR_UG_Pos (0U) __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET CAN_FA1R_FACT26_Pos (26U) CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos) IS_EXTI_TRIGGER(__EXTI_LINE__) (((__EXTI_LINE__) & ~EXTI_TRIGGER_MASK) == 0x00u) DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) FLASH_CR_SNB_3 (0x08UL << FLASH_CR_SNB_Pos) ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk ADC_CSR_JEOC3_Msk (0x1UL << ADC_CSR_JEOC3_Pos) __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk ETH_MACCR_BL ETH_MACCR_BL_Msk __HAL_RCC_CAN1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); UNUSED(tmpreg); } while(0U) USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) CAN_F13R2_FB1_Pos (1U) CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk TIM_CCMR2_IC4F_Pos (12U) CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos) __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk ETH_MACFCR_PLT_Minus28_Pos (4U) CAN_F6R1_FB12 CAN_F6R1_FB12_Msk CAN_TSR_TXOK2_Pos (17U) GPIO_MODER_MODE9_1 GPIO_MODER_MODER9_1 CAN_TDL2R_DATA1_Pos (8U) FSMC_BTR1_ADDSET_0 (0x1UL << FSMC_BTR1_ADDSET_Pos) __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) __HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST)) __HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET) I2C_IT_BUF I2C_CR2_ITBUFEN __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL) EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk CAN_F7R1_FB25_Pos (25U) CAN_F9R2_FB19 CAN_F9R2_FB19_Msk CAN_TI0R_IDE CAN_TI0R_IDE_Msk __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE FSMC_BCR2_WREN_Msk (0x1UL << FSMC_BCR2_WREN_Pos) SDIO_MASK_CCRCFAILIE_Msk (0x1UL << SDIO_MASK_CCRCFAILIE_Pos) GPIO_MODER_MODER6_Pos (12U) CAN_F2R2_FB14 CAN_F2R2_FB14_Msk RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk ETH_MACCR_IFG_64Bit 0x00080000U ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos) SDIO_STA_DTIMEOUT_Msk (0x1UL << SDIO_STA_DTIMEOUT_Pos) USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos) FSMC_BTR1_CLKDIV_Pos (20U) OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED ADC_CSR_STRT2_Pos (12U) TIM_SR_COMIF TIM_SR_COMIF_Msk ETH_DMAIER_TBUIE_Pos (2U) Sof_enable __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE MRLVDS_BitNumber MRLVDS_BIT_NUMBER FSMC_PCR2_PWID_1 (0x2UL << FSMC_PCR2_PWID_Pos) __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE ETH_MACMIIDR_MD_Pos (0U) SPI_DIRECTION_2LINES_RXONLY SPI_CR1_RXONLY GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2 HAL_I2C_ERROR_DMA_PARAM 0x00000080U __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE USB_OTG_DIEPINT_ITTXFE_Pos (4U) __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) SPI_SR_UDR SPI_SR_UDR_Msk CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos) GPIO_MODER_MODER14_Pos (28U) CAN_F7R1_FB19_Pos (19U) CAN_TSR_TERR1_Pos (11U) USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos) RCC_APB1LPENR_TIM5LPEN_Pos (3U) EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos) CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos) SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk HSEON_BitNumber RCC_HSEON_BIT_NUMBER PWR_STOPENTRY_WFE ((uint8_t)0x02) ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) RTC_CR_ALRBE RTC_CR_ALRBE_Msk RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos) FSMC_BCR2_CBURSTRW FSMC_BCR2_CBURSTRW_Msk ETH_MMCRIMR_RFCEM ETH_MMCRIMR_RFCEM_Msk TIM_DIER_COMIE TIM_DIER_COMIE_Msk GPIO_OTYPER_OT15_Pos (15U) __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE ETH_MACCR_RD ETH_MACCR_RD_Msk EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos) CAN_F6R2_FB11_Pos (11U) GPIO_MODER_MODE4_Pos GPIO_MODER_MODER4_Pos CAN_F11R1_FB15 CAN_F11R1_FB15_Msk DAC_DHR12L2_DACC2DHR_Pos (4U) TPI_DEVID_PTINVALID_Pos 9U DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk EXTI_IMR_IM16 EXTI_IMR_MR16 ETH_MACA0HR_MACA0H_Msk (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos) CAN_F10R1_FB12_Pos (12U) SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk FSMC_BTR1_DATAST_2 (0x04UL << FSMC_BTR1_DATAST_Pos) FLASH_SECTOR_0 0U __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST)) ETH_MACCR_WD_Pos (23U) AES_IT_ERR CRYP_IT_ERR DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos) __ARRAY_ADDRESS ARRAY_ADDRESS ETH_DMASR_NIS ETH_DMASR_NIS_Msk RCC_LSI_OFF ((uint8_t)0x00) DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos) __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos) SDIO ((SDIO_TypeDef *) SDIO_BASE) CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos) CAN_F9R1_FB29_Pos (29U) EXTI_PR_PR6_Pos (6U) ETH_DMAOMR_ST ETH_DMAOMR_ST_Msk PWR_CR_PMODE PWR_CR_VOS OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk HardFault_Handler CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos) I2C_SR1_STOPF_Pos (4U) ETH_DMAMFBOCR_MFC_Pos (0U) GPIO_MODER_MODE5 GPIO_MODER_MODER5 GPIO_MODER_MODE11_1 GPIO_MODER_MODER11_1 CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos) GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8 RTC_TSTR_MNU RTC_TSTR_MNU_Msk DAC1 ((DAC_TypeDef *) DAC_BASE) SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) FPU_MVFR0_Square_root_Pos 20U USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos) PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) HAL_DAC_MSP_INIT_CB_ID HAL_DAC_MSPINIT_CB_ID CAN_F11R2_FB22 CAN_F11R2_FB22_Msk GPIO_MODER_MODE9 GPIO_MODER_MODER9 USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos) PHY_AUTONEGOTIATION ((uint16_t)0x1000U) RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos) CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos) EXTI_IMR_MR13 EXTI_IMR_MR13_Msk __need_NULL CAN_F2R1_FB9_Pos (9U) CAN_F12R1_FB22_Pos (22U) EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos) CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos) ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos) CAN_F5R1_FB25 CAN_F5R1_FB25_Msk CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos) RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) ETH_MACA3LR_MACA3L_Msk (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos) CAN_FM1R_FBM26_Msk (0x1UL << CAN_FM1R_FBM26_Pos) __HAL_RCC_CAN1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN)) SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos) EXTI_PR_PR5_Pos (5U) CAN_F13R2_FB8 CAN_F13R2_FB8_Msk __HAL_RCC_FSMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) != RESET) RCC_MCO_DIV32 RCC_MCODIV_32 ETH_MACDBGR_MMTEA ETH_MACDBGR_MMTEA_Msk __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE USART_CR1_M_Msk (0x1UL << USART_CR1_M_Pos) DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos) __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE FSMC_PIO4_IOHIZ4_3 (0x08UL << FSMC_PIO4_IOHIZ4_Pos) CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish CAN_IER_SLKIE CAN_IER_SLKIE_Msk GPIO_ODR_ODR_15 GPIO_ODR_OD15 RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) FSMC_BWTR4_BUSTURN FSMC_BWTR4_BUSTURN_Msk __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT IWDG_RLR_RL_Pos (0U) DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U) TIM_CR2_MMS_Pos (4U) SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) CAN_F12R1_FB16_Pos (16U) DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos) DMA_HIFCR_CFEIF7_Pos (22U) TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS __HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE) FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos) EXTI_EMR_EM9 EXTI_EMR_MR9 FSMC_BTR2_BUSTURN_2 (0x4UL << FSMC_BTR2_BUSTURN_Pos) RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) USE_HAL_HCD_REGISTER_CALLBACKS 0U CAN_F4R2_FB30 CAN_F4R2_FB30_Msk RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos) HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup RTC_DR_YT_Pos (20U) EXTI_IMR_MR3 EXTI_IMR_MR3_Msk USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos) ADC_CSR_STRT3 ADC_CSR_STRT3_Msk EXTI_EMR_MR3_Pos (3U) ADC_DR_DATA_Pos (0U) SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos) VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 FSMC_PMEM4_MEMHOLD4_0 (0x01UL << FSMC_PMEM4_MEMHOLD4_Pos) CAN_F13R2_FB11 CAN_F13R2_FB11_Msk FSMC_BCR4_EXTMOD_Msk (0x1UL << FSMC_BCR4_EXTMOD_Pos) CAN_F7R1_FB11 CAN_F7R1_FB11_Msk HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop CAN_F13R2_FB0 CAN_F13R2_FB0_Msk __HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN)) ETH_DMAOMR_FEF ETH_DMAOMR_FEF_Msk CAN_F1R1_FB16 CAN_F1R1_FB16_Msk CAN_MSR_ERRI CAN_MSR_ERRI_Msk RCC_APB1LPENR_PWRLPEN_Pos (28U) USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) CR_CSSON_BB RCC_CR_CSSON_BB FSMC_PCR3_PBKEN FSMC_PCR3_PBKEN_Msk ETH_MACFCR_PLT_Minus144_Pos (5U) CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos) RCC_FLAG_PORRST ((uint8_t)0x7B) CAN_F13R1_FB2_Pos (2U) ETH_MACA0LR_MACA0L ETH_MACA0LR_MACA0L_Msk I2C_FIRST_FRAME 0x00000001U GPIO_BSRR_BS8_Pos (8U) SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA CAN_F2R1_FB15_Pos (15U) CAN_FM1R_FBM21_Pos (21U) CAN_F9R1_FB6_Pos (6U) __HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST)) ETH_MACSR_PMTS_Msk (0x1UL << ETH_MACSR_PMTS_Pos) __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET FSMC_PATT4_ATTSET4_7 (0x80UL << FSMC_PATT4_ATTSET4_Pos) USB_OTG_GINTSTS_CMOD_Pos (0U) CAN_F9R1_FB2 CAN_F9R1_FB2_Msk HNPTXSTS GPIO_BRR_BR7_Pos GPIO_BSRR_BR7_Pos __HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST)) USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U) USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos) RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos) ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos) __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST)) __HAL_FLASH_GET_FLAG(__FLAG__) ((FLASH->SR & (__FLAG__))) CAN_F6R2_FB30 CAN_F6R2_FB30_Msk CAN_FM1R_FBM2_Pos (2U) RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk I2C_FIRST_AND_NEXT_FRAME 0x00000002U FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk USB_OTG_GINTSTS_ESUSP_Pos (10U) MPU_REGION_SIZE_128KB ((uint8_t)0x10) RCC_AHB1ENR_ETHMACRXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos) GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmlt FSMC_BCR1_ASYNCWAIT FSMC_BCR1_ASYNCWAIT_Msk HAL_SPI_ERROR_ABORT (0x00000040U) USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos) CAN_FM1R_FBM15_Pos (15U) FSMC_PATT2_ATTHIZ2_2 (0x04UL << FSMC_PATT2_ATTHIZ2_Pos) USB_OTG_HCCHAR_CHENA_Pos (31U) USART_SR_PE USART_SR_PE_Msk EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos) PWR_CSR_BRE PWR_CSR_BRE_Msk CAN_F9R2_FB24_Pos (24U) CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos) EP_TYPE_CTRL 0U EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos) TIM_CR2_OIS3_Pos (12U) RTC_ALRMBSSR_SS_Pos (0U) RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos) GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1 EXTI_SWIER_SWIER8_Pos (8U) USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F13R2_FB12_Pos (12U) CAN_F7R2_FB4 CAN_F7R2_FB4_Msk SDIO_ICR_DATAENDC_Pos (8U) EXTI_LINE_20 (EXTI_CONFIG | 0x14u) HAL_I2C_ERROR_OVR 0x00000008U CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB CAN_F11R1_FB24_Pos (24U) DMA_HIFCR_CTEIF7_Pos (25U) TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos) EXTI_PROPERTY_SHIFT 24u FSMC_BWTR4_ACCMOD FSMC_BWTR4_ACCMOD_Msk __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__)) MPU_REGION_SIZE_512KB ((uint8_t)0x12) __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED CAN_F2R1_FB0_Pos (0U) ETH_PTPTSCR_TSPFFMAE_Pos (18U) RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk FSMC_PCR4_PWAITEN_Msk (0x1UL << FSMC_PCR4_PWAITEN_Pos) CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos) CAN_FFA1R_FFA17_Pos (17U) FLASH_PSIZE_BYTE 0x00000000U SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) CAN_RI1R_EXID CAN_RI1R_EXID_Msk TPI_FFSR_FtNonStop_Pos 3U SD_CMD_SDMMC_SEN_OP_COND SD_CMD_SDIO_SEN_OP_COND _DEFAULT_SOURCE 1 CAN_F4R1_FB19_Pos (19U) EXTI_IMR_IM5 EXTI_IMR_MR5 FLASH_SCALE2_LATENCY4_FREQ 12000000U RCC_APB1ENR_I2C2EN_Pos (22U) _STDDEF_H_  CAN_ESR_LEC_Pos (4U) TIM_CR2_TI1S_Pos (7U) CAN_F1R1_FB31 CAN_F1R1_FB31_Msk ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos) __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS __HAL_RCC_GPIOI_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOIRST)) DAC_CR_EN1_Pos (0U) SDIO_ARG_CMDARG_Pos (0U) GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos) RCC_APB1LPENR_UART4LPEN_Pos (19U) CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk RTC_CR_ALRBE_Pos (9U) SPI_SR_FRE SPI_SR_FRE_Msk FSMC_PIO4_IOHOLD4_4 (0x10UL << FSMC_PIO4_IOHOLD4_Pos) TIM_DIER_CC4DE_Pos (12U) CAN_F6R1_FB24 CAN_F6R1_FB24_Msk RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos) USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U) GPIO_BRR_BR5_Pos GPIO_BSRR_BR5_Pos CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos) HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 IS_I2S_ALL_INSTANCE_EXT IS_I2S_EXT_ALL_INSTANCE RCC_AHB3RSTR_FSMCRST RCC_AHB3RSTR_FSMCRST_Msk I2C_DR_DR I2C_DR_DR_Msk __HAL_RCC_PWR_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET) DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos) ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) MPU_REGION_NUMBER1 ((uint8_t)0x01) CAN_F11R1_FB4 CAN_F11R1_FB4_Msk USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos) DMA_HISR_HTIF6_Pos (20U) USART_CR2_LBDL USART_CR2_LBDL_Msk ETH_DMABMR_RDP_4xPBL_32Beat 0x01100000U UINT8_MAX (__UINT8_MAX__) RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos) DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk I2C_SR2_DUALF_Msk (0x1UL << I2C_SR2_DUALF_Pos) ADC_HTR_HT ADC_HTR_HT_Msk CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos) TIM_CR1_UDIS TIM_CR1_UDIS_Msk USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5 WWDG_CR_T WWDG_CR_T_Msk ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk DMA_LIFCR_CTEIF0_Pos (3U) PHY_FULLDUPLEX_100M ((uint16_t)0x2100U) FSMC_BTR3_ACCMOD_1 (0x2UL << FSMC_BTR3_ACCMOD_Pos) CAN_F4R2_FB7_Pos (7U) ETH_DMASR_RPS_Closing_Pos (17U) GPIO_BRR_BR13_Pos GPIO_BSRR_BR13_Pos __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 SDIO_STA_TXUNDERR_Msk (0x1UL << SDIO_STA_TXUNDERR_Pos) ETH_DMABMR_RTPR_1_1 0x00000000U USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos) __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG EXTI_IT (0x1UL << EXTI_MODE_Pos) JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos) ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos) __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET) FSMC_BWTR1_DATAST_0 (0x01UL << FSMC_BWTR1_DATAST_Pos) __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN)) TIM_BDTR_AOE TIM_BDTR_AOE_Msk IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| ((INSTANCE) == TIM8)) ETH_MACCR_IPCO_Msk (0x1UL << ETH_MACCR_IPCO_Pos) CAN_F2R1_FB15 CAN_F2R1_FB15_Msk DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos) CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos) RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk GPIO_MODER_MODE3_Msk GPIO_MODER_MODER3_Msk CRC_IDR_IDR CRC_IDR_IDR_Msk CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos) GPIO_OSPEEDR_OSPEED11_Pos (22U) HAL_NAND_Write_Page HAL_NAND_Write_Page_8b __HAL_RCC_CAN2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST)) OB_IWDG_SW ((uint8_t)0x20) CR_PVDE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PVDE_BIT_NUMBER * 4U)) CAN_F5R2_FB15_Pos (15U) I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk CAN_F3R2_FB22_Pos (22U) CAN_F7R2_FB6_Pos (6U) __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET __STDINT_EXP(x) __ ##x ##__ FLASH_OPTCR1_nWRP_11 (0x800UL << FLASH_OPTCR1_nWRP_Pos) RTC_TAFCR_TSINSEL_Pos (17U) CAN_MCR_AWUM_Pos (5U) __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) ETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk __HAL_I2S_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) SDIO_MASK_RXACTIE_Msk (0x1UL << SDIO_MASK_RXACTIE_Pos) FSMC_BCR3_CPSIZE_1 (0x2UL << FSMC_BCR3_CPSIZE_Pos) __HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN)) RTC_DR_MU RTC_DR_MU_Msk CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos) DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) CAN_F13R2_FB19_Pos (19U) CAN_F10R2_FB6 CAN_F10R2_FB6_Msk __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE CAN_FS1R_FSC11_Pos (11U) __FAST32  DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL) RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos) FSMC_BWTR4_DATAST_Pos (8U) DMA_SxFCR_DMDIS_Pos (2U) FSMC_BCR4_WAITEN_Msk (0x1UL << FSMC_BCR4_WAITEN_Pos) TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) FSMC_PATT3_ATTSET3_3 (0x08UL << FSMC_PATT3_ATTSET3_Pos) CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos) IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) CAN_TDH2R_DATA7_Pos (24U) EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos) CAN_TDH0R_DATA6_Pos (16U) CAN_F8R1_FB10_Pos (10U) TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos) RCC_CR_PLLON RCC_CR_PLLON_Msk ADC_CR2_EOCS ADC_CR2_EOCS_Msk GRXSTS_PKTSTS_DATA_TOGGLE_ERR 5U CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos) RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) CAN_F13R1_FB7 CAN_F13R1_FB7_Msk ETH_MACPMTCSR_WFR_Pos (6U) SPI_MODE_SLAVE (0x00000000U) CAN_F11R1_FB26_Pos (26U) RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk CAN_F2R1_FB8 CAN_F2R1_FB8_Msk ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE USB_OTG_GINTMSK_OEPINT_Pos (19U) CAN_F1R2_FB8 CAN_F1R2_FB8_Msk GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos) __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__)) ADC_SMPR2_SMP5_Pos (15U) CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos) DMA_SxCR_DIR_Pos (6U) CAN_F0R2_FB0_Pos (0U) CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos) __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) CAN_F3R2_FB20 CAN_F3R2_FB20_Msk RCC_CR_HSION_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_HSION_BIT_NUMBER * 4U)) __HAL_RCC_CAN1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET) __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED EXTI_PR_PR21 EXTI_PR_PR21_Msk CAN_F9R2_FB17 CAN_F9R2_FB17_Msk FSMC_SR4_ILS_Msk (0x1UL << FSMC_SR4_ILS_Pos) CAN_F7R2_FB19_Pos (19U) GPIO_ODR_ODR_6 GPIO_ODR_OD6 __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST)) USB_OTG_HCFG_FSLSS_Pos (2U) DMA_IT_TE ((uint32_t)DMA_SxCR_TEIE) EXTI_LINE_10 (EXTI_GPIO | 0x0Au) RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos) GPIO_BSRR_BS_10 GPIO_BSRR_BS10 TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk USB_OTG_HPRT_PSPD_Pos (17U) USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk USB_OTG_HCINT_FRMOR_Pos (9U) CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk DMA1_Stream2_BASE (DMA1_BASE + 0x040UL) CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos) ETH_MACDBGR_TFF_Pos (25U) RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) EP_SPEED_LOW 0U CLEAR_REG(REG) ((REG) = (0x0)) SDIO_STA_RXFIFOHF_Msk (0x1UL << SDIO_STA_RXFIFOHF_Pos) EXTI_EMR_EM0 EXTI_EMR_MR0 CAN_F12R1_FB25 CAN_F12R1_FB25_Msk FSMC_SR3_IFS_Msk (0x1UL << FSMC_SR3_IFS_Pos) FSMC_BWTR2_ADDHLD_Msk (0xFUL << FSMC_BWTR2_ADDHLD_Pos) CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos) ETH_MMCCR_CSR_Msk (0x1UL << ETH_MMCCR_CSR_Pos) CAN_F10R2_FB12_Pos (12U) RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) EXTI_IMR_IM22 EXTI_IMR_MR22 ADC_CCR_VBATE ADC_CCR_VBATE_Msk IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos) DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos) EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos) CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk RTC_CR_WUTE RTC_CR_WUTE_Msk HAL_I2C_ERROR_DMA 0x00000010U GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk FLASH_CR_SNB_2 (0x04UL << FLASH_CR_SNB_Pos) FSMC_PMEM2_MEMWAIT2_5 (0x20UL << FSMC_PMEM2_MEMWAIT2_Pos) GPIO_MODER_MODE3 GPIO_MODER_MODER3 USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos) RCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos) CAN_F12R2_FB9 CAN_F12R2_FB9_Msk ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) HAL_DMA_MODULE_ENABLED  AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos) CAN_F3R2_FB1 CAN_F3R2_FB1_Msk FSMC_BWTR2_ADDSET_3 (0x8UL << FSMC_BWTR2_ADDSET_Pos) GPIO_MODER_MODE7 GPIO_MODER_MODER7 CAN_F13R2_FB29 CAN_F13R2_FB29_Msk USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) CAN_F6R2_FB17 CAN_F6R2_FB17_Msk __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN)) __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)) NOR_ONGOING HAL_NOR_STATUS_ONGOING TIM_CR1_CEN_Pos (0U) TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos) IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE)) LSION_BITNUMBER RCC_LSION_BIT_NUMBER DMA1 ((DMA_TypeDef *) DMA1_BASE) USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos) DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk ADC_CSR_JSTRT2_Pos (11U) HSION_BITNUMBER RCC_HSION_BIT_NUMBER RTC_TAFCR_TAMPIE_Pos (2U) EXTI_LINE_14 (EXTI_GPIO | 0x0Eu) RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk RCC_BDCR_LSERDY_Pos (1U) __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET I2C_CR1_PEC_Msk (0x1UL << I2C_CR1_PEC_Pos) DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos) RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos) ETH_MACDBGR_TFNE_Msk (0x1UL << ETH_MACDBGR_TFNE_Pos) DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos) GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos) USB_OTG_HOST_CHANNEL_BASE 0x500UL EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk FSMC_BCR4_CPSIZE_0 (0x1UL << FSMC_BCR4_CPSIZE_Pos) TPI_FFCR_TrigIn_Pos 8U USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk RTC_DR_DU_Pos (0U) FLASH_ERROR_RD HAL_FLASH_ERROR_RD ETH_DMAOMR_RTC_Msk (0x3UL << ETH_DMAOMR_RTC_Pos) CAN_F12R2_FB21_Pos (21U) GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) CAN_F6R1_FB31 CAN_F6R1_FB31_Msk ETH_DMAIER_AISE_Msk (0x1UL << ETH_DMAIER_AISE_Pos) CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos) __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE FSMC_BCR4_BURSTEN FSMC_BCR4_BURSTEN_Msk FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk CAN1_BASE (APB1PERIPH_BASE + 0x6400UL) CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos) CAN_F12R2_FB16_Pos (16U) CAN_F12R2_FB24 CAN_F12R2_FB24_Msk PWR_FLAG_BRR PWR_CSR_BRR RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk CAN_F11R1_FB3_Pos (3U) SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || ((__PORT__) == EXTI_GPIOB) || ((__PORT__) == EXTI_GPIOC) || ((__PORT__) == EXTI_GPIOD) || ((__PORT__) == EXTI_GPIOE) || ((__PORT__) == EXTI_GPIOF) || ((__PORT__) == EXTI_GPIOG) || ((__PORT__) == EXTI_GPIOH) || ((__PORT__) == EXTI_GPIOI)) USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos) RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk TIM_CCMR1_OC1CE_Pos (7U) HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT)) CAN_BTR_SJW_Pos (24U) CAN_F7R1_FB7_Pos (7U) CAN_FS1R_FSC8_Pos (8U) USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos) ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos) USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos) SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk FSMC_BCR4_WAITPOL_Pos (9U) __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN)) DMA_LIFCR_CFEIF2_Pos (16U) xPSR_V_Pos 28U ADC_SQR3_SQ5_Pos (20U) ETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos) RCC_APB1RSTR_I2C3RST_Pos (23U) DMA_PRIORITY_LOW 0x00000000U GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos) CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos) __uint32_t __USART_ENABLE_IT __HAL_USART_ENABLE_IT __HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST)) USB_OTG_HS_PERIPH_BASE 0x40040000UL ETH_DMABMR_DA_Msk (0x1UL << ETH_DMABMR_DA_Pos) DAC_CR_WAVE1_Pos (6U) __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__)) EXTI_PR_PR8 EXTI_PR_PR8_Msk CAN_F0R1_FB1 CAN_F0R1_FB1_Msk DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE TIM_OR_TI1_RMP_0 (0x1UL << TIM_OR_TI1_RMP_Pos) PWR_CR_PLS_LEV0 0x00000000U SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) hhcd_USB_OTG_FS RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk CAN_F2R1_FB22 CAN_F2R1_FB22_Msk ETH_MACDBGR_TFNE_Pos (24U) __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG DMA_LISR_DMEIF2_Pos (18U) MAC_ADDR3 0U I2C_CR1_PE_Pos (0U) __IO volatile RTC_TSTR_ST RTC_TSTR_ST_Msk RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos) CAN_F5R2_FB29 CAN_F5R2_FB29_Msk ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) PWR_CR_CWUF_Pos (2U) FSMC_PIO4_IOHOLD4_3 (0x08UL << FSMC_PIO4_IOHOLD4_Pos) CAN_IER_TMEIE_Pos (0U) SYSCFG_EXTICR1_EXTI3_PF 0x5000U CAN_F3R1_FB18 CAN_F3R1_FB18_Msk FSMC_BWTR2_ADDSET FSMC_BWTR2_ADDSET_Msk ADC_SMPR2_SMP0_Pos (0U) ADC_CR2_DDS ADC_CR2_DDS_Msk FSMC_BWTR2_ADDSET_0 (0x1UL << FSMC_BWTR2_ADDSET_Pos) RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos) SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk RMVF_BitNumber RCC_RMVF_BIT_NUMBER ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT __HAL_HCD_MASK_HALT_HC_INT(chnum) (USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINTMSK_CHHM) ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U CAN_F7R1_FB23 CAN_F7R1_FB23_Msk RCC_AHB3LPENR_FSMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FSMCLPEN_Pos) CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos) CAN_F5R1_FB10_Pos (10U) SCB_AIRCR_SYSRESETREQ_Pos 2U FSMC_PIO4_IOHIZ4_5 (0x20UL << FSMC_PIO4_IOHIZ4_Pos) DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) DCMI_IT_OVF DCMI_IT_OVR USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk SDIO_MASK_DTIMEOUTIE_Msk (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos) FSMC_BTR4_ACCMOD_0 (0x1UL << FSMC_BTR4_ACCMOD_Pos) FSMC_PMEM2_MEMSET2_Pos (0U) unsigned +0 CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos) DMA_MBURST_INC4 ((uint32_t)DMA_SxCR_MBURST_0) CAN_F11R2_FB14 CAN_F11R2_FB14_Msk DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk RNG_SR_SEIS_Pos (6U) RCC_RTCCLKSOURCE_HSE_DIV8 0x00080300U CAN_FA1R_FACT21_Pos (21U) GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) USART_CR3_SCEN_Pos (5U) FSMC_BWTR2_ACCMOD_Pos (28U) ETH_MACCR_IPCO ETH_MACCR_IPCO_Msk PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) SPI_SR_BSY SPI_SR_BSY_Msk SYSCFG_EXTICR1_EXTI0_PC 0x0002U USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_PWR_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST)) CAN_F3R1_FB0_Pos (0U) ADC123_COMMON_BASE (APB2PERIPH_BASE + 0x2300UL) ETH_MACPMTCSR_GU_Pos (9U) CAN_F7R2_FB15 CAN_F7R2_FB15_Msk DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) CAN_F6R2_FB31 CAN_F6R2_FB31_Msk RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE CAN_F10R1_FB5 CAN_F10R1_FB5_Msk GPIO_MODER_MODE13_Msk GPIO_MODER_MODER13_Msk DAC_CR_BOFF2_Pos (17U) USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk RTC_CALR_CALW16_Pos (13U) TIM_CR2_OIS3 TIM_CR2_OIS3_Msk RTC_CR_TSE RTC_CR_TSE_Msk USB_OTG_OUT_ENDPOINT_BASE 0xB00UL COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 HAL_GPIO_MODULE_ENABLED  FSMC_SR2_ILEN_Msk (0x1UL << FSMC_SR2_ILEN_Pos) CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos) DAC_DHR12LD_DACC2DHR_Pos (20U) __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) DMA_FLAG_TCIF3_7 0x08000000U USB_OTG_IN_ENDPOINT_BASE 0x900UL SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk FSMC_BCR4_BURSTEN_Pos (8U) RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos) __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos) ETH_DMASR_TPSS ETH_DMASR_TPSS_Msk ETH_DMABMR_USP ETH_DMABMR_USP_Msk xPSR_ISR_Msk (0x1FFUL ) ETH_DMASR_EBS_Pos (23U) __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE CAN_F0R1_FB27 CAN_F0R1_FB27_Msk LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos) __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE EXTI_RTSR_TR6_Pos (6U) RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk USART_SR_LBD_Msk (0x1UL << USART_SR_LBD_Pos) DMA_FLAG_FEIF3_7 0x00400000U CAN_F2R2_FB8_Pos (8U) __HAL_I2S_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET) CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos) RTC_DR_WDU RTC_DR_WDU_Msk ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk ETH_MACFCR_FCBBPA ETH_MACFCR_FCBBPA_Msk FSMC_BCR4_MTYP_1 (0x2UL << FSMC_BCR4_MTYP_Pos) FPU_MVFR0_Single_precision_Pos 4U RCC_CFGR_PPRE2_DIV16 0x0000E000U CAN_F7R1_FB14_Pos (14U) USB_OTG_DIEPCTL_TXFNUM_Pos (22U) ETH_DMASR_RPS_Waiting_Msk (0x3UL << ETH_DMASR_RPS_Waiting_Pos) CAN_F7R1_FB30 CAN_F7R1_FB30_Msk FLASH_OPTCR_OPTSTRT_Pos (1U) GPIO_MODER_MODE0_0 GPIO_MODER_MODER0_0 RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk MPU_TYPE_RALIASES 4U GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk _T_PTRDIFF_  HAL_DAC_MSP_DEINIT_CB_ID HAL_DAC_MSPDEINIT_CB_ID FSMC_BTR1_DATAST_1 (0x02UL << FSMC_BTR1_DATAST_Pos) FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) CAN_F5R2_FB7_Pos (7U) RNG_CR_IE_Pos (3U) RTC_ALRMAR_HU_Pos (16U) EXTI_LINE_16 (EXTI_CONFIG | 0x10u) __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) == RESET) __HAL_RCC_FSMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FSMCRST)) ETH_DMAMFBOCR_OMFC_Msk (0x1UL << ETH_DMAMFBOCR_OMFC_Pos) TIM4_BASE (APB1PERIPH_BASE + 0x0800UL) PWR_PVDLEVEL_4 PWR_CR_PLS_LEV4 I2C_OAR1_ADD3_Pos (3U) CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos) CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos) RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT RCC_APB1LPENR_SPI3LPEN_Pos (15U) CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos) __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET GPIO_BSRR_BR_2 GPIO_BSRR_BR2 __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED ETH_MACCR_CSD_Pos (16U) RNG_SR_DRDY_Pos (0U) Audio_SDA_GPIO_Port GPIOB I2C_CR1_SWRST I2C_CR1_SWRST_Msk DMA_HISR_TCIF5_Pos (11U) FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos) SYSCFG_EXTICR4_EXTI15_PA 0x0000U USART_GTPR_PSC_Pos (0U) ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos) CAN_F3R1_FB21 CAN_F3R1_FB21_Msk CAN_F12R1_FB8 CAN_F12R1_FB8_Msk __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED CoreDebug_DEMCR_TRCENA_Pos 24U USART_GTPR_PSC_1 (0x02UL << USART_GTPR_PSC_Pos) DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) I2C_IT_ERR I2C_CR2_ITERREN USART_CR1_TCIE_Pos (6U) DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) I2C_OAR1_ADDMODE_Pos (15U) ETH_PTPTSAR_TSA ETH_PTPTSAR_TSA_Msk ETH_MMCRFCECR 0x00000194U FSMC_BTR3_ADDSET FSMC_BTR3_ADDSET_Msk GPIO_BRR_BR4_Msk GPIO_BSRR_BR4_Msk USB_OTG_GINTSTS_DATAFSUSP_Pos (22U) RTC_BKP3R_Pos (0U) GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0 USART_CR3_DMAT USART_CR3_DMAT_Msk ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk CAN_F9R1_FB18_Pos (18U) FSMC_PMEM2_MEMHIZ2_2 (0x04UL << FSMC_PMEM2_MEMHIZ2_Pos) RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE FSMC_BCR1_WAITPOL_Pos (9U) FSMC_BCR1_CPSIZE_2 (0x4UL << FSMC_BCR1_CPSIZE_Pos) RCC_AHB2ENR_DCMIEN_Pos (0U) SDMMC_CMD0TIMEOUT SDIO_CMD0TIMEOUT I2C_CR2_ITEVTEN_Msk (0x1UL << I2C_CR2_ITEVTEN_Pos) I2S3_WS_GPIO_Port GPIOA ETH_PTPTSCR_TSPFFMAE ETH_PTPTSCR_TSPFFMAE_Msk RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) ETH_DMAMFBOCR_OFOC_Pos (28U) SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) FSMC_BCR3_MUXEN FSMC_BCR3_MUXEN_Msk DCMI_ICR_VSYNC_ISC_Pos (3U) DMA_HIFCR_CTCIF7_Pos (27U) MPU_REGION_ENABLE ((uint8_t)0x01) CAN_F11R1_FB20 CAN_F11R1_FB20_Msk FPU_MVFR0_FP_excep_trapping_Pos 12U CAN_F8R2_FB10_Pos (10U) RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos) DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS CAN_FM1R_FBM23_Pos (23U) CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk CAN_F12R1_FB11_Pos (11U) DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk speed __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET __HAL_RCC_SDMMC1_CONFIG __HAL_RCC_SDIO_CONFIG CAN_TDT1R_DLC_Pos (0U) DAC_BASE (APB1PERIPH_BASE + 0x7400UL) FSMC_PCR2_PWAITEN_Pos (1U) FLASH_OPTCR_OPTLOCK_Pos (0U) GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET TIM_CR1_CKD_Pos (8U) ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 EXTI_EMR_MR12 EXTI_EMR_MR12_Msk DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos) CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos) CAN_F1R2_FB0_Pos (0U) ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) ETH_DMABMR_FB ETH_DMABMR_FB_Msk DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos) TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) I2C_SR2_TRA_Pos (2U) REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP ETH_MMCRFCECR_RFCEC ETH_MMCRFCECR_RFCEC_Msk __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE EXTI_IMR_MR20_Pos (20U) RTC_ALRMBR_MSK3_Pos (23U) DMA_SxCR_MSIZE_Pos (13U) PHY_JABBER_DETECTION ((uint16_t)0x0002U) ETH_PTPTSCR_TSSPTPOEFE ETH_PTPTSCR_TSSPTPOEFE_Msk __HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS) DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos) __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE SYSCFG_EXTICR2_EXTI5_PI 0x0080U CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk RTC_CR_BYPSHAD_Pos (5U) GPIO_BSRR_BS_11 GPIO_BSRR_BS11 GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7 RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos) USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk FSMC_PATT4_ATTHIZ4_5 (0x20UL << FSMC_PATT4_ATTHIZ4_Pos) DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos) RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) HAL_LPTIM_ReadCompare HAL_LPTIM_ReadCapturedValue FSMC_PCR4_PWID_0 (0x1UL << FSMC_PCR4_PWID_Pos) FSMC_BWTR1_BUSTURN_3 (0x8UL << FSMC_BWTR1_BUSTURN_Pos) USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos) USART_GTPR_PSC_0 (0x01UL << USART_GTPR_PSC_Pos) CAN_TSR_TERR1 CAN_TSR_TERR1_Msk ETH_PTPTSSR_TSSO_Pos (4U) GPIO_MODER_MODE1 GPIO_MODER_MODER1 USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos) __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 ETH_MACA2HR_MBC_Pos (24U) ETH_DMAOMR_RTC_128Bytes 0x00000018U EXTI_IMR_MR14_Pos (14U) DCMI_RIS_FRAME_RIS_Pos (0U) EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk __HAL_RCC_DAC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST)) CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos) DBGMCU_BASE 0xE0042000UL DMA_FLAG_TCIF1_5 0x00000800U DMA2_Stream5_BASE (DMA2_BASE + 0x088UL) ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos) CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos) GPIO_AF7_USART2 ((uint8_t)0x07) WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) GPIO_BSRR_BR_10 GPIO_BSRR_BR10 ALL_CHANNELS ADC_ALL_CHANNELS AES_FLAG_CCF CRYP_FLAG_CCF CAN_FM1R_FBM10_Pos (10U) FSMC_BCR1_MWID_Pos (4U) CAN_TI0R_STID_Pos (21U) HAL_NAND_Read_Page HAL_NAND_Read_Page_8b EXTI_RTSR_TR22_Pos (22U) USB_OTG_HCINTMSK_FRMORM_Pos (9U) __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE CAN_F10R1_FB10 CAN_F10R1_FB10_Msk __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos) __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE GPIO_MODER_MODE10_1 GPIO_MODER_MODER10_1 GPIO_AF9_TIM13 ((uint8_t)0x09) GPIO_ODR_OD2_Pos (2U) RTC_TR_HU_Pos (16U) RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 SYSCFG_EXTICR1_EXTI3_PA 0x0000U RCC_CIR_LSERDYF_Pos (1U) RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos) RCC_MCO_DIV128 RCC_MCODIV_128 GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk CAN_F7R2_FB22 CAN_F7R2_FB22_Msk ADC_CR1_OVRIE_Pos (26U) CAN_MCR_NART CAN_MCR_NART_Msk CAN_TI2R_STID CAN_TI2R_STID_Msk USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos) DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk CAN_F1R2_FB27 CAN_F1R2_FB27_Msk FSMC_BTR3_ADDSET_Pos (0U) CAN_RDH1R_DATA6_Pos (16U) RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) FPU_FPCAR_ADDRESS_Pos 3U EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk CAN_TSR_ALST2_Pos (18U) CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos) INT64_C(x) __INT64_C(x) CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos) CAN_F1R2_FB16_Pos (16U) RCC_AHB1ENR_CCMDATARAMEN RCC_AHB1ENR_CCMDATARAMEN_Msk CAN_F5R1_FB8_Pos (8U) EXTI_RTSR_TR16_Pos (16U) FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) NVIC_EnableIRQ __NVIC_EnableIRQ GPIO_IDR_ID14_Pos (14U) DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U) GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos) FPU_FPCCR_LSPEN_Pos 30U ETH_DMABMR_USP_Pos (23U) CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos) FSMC_BWTR1_ACCMOD_Pos (28U) USB_OTG_GINTMSK_DISCINT_Pos (29U) ETH_DMABMR_MB ETH_DMABMR_MB_Msk USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos) CAN_F2R1_FB21_Pos (21U) SPI_DIRECTION_1LINE SPI_CR1_BIDIMODE FLASH_OPTCR1_nWRP_5 (0x020UL << FLASH_OPTCR1_nWRP_Pos) USART_BRR_DIV_Mantissa_Pos (4U) SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos) FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos) CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos) ETH_DMATDLAR_STL ETH_DMATDLAR_STL_Msk RCC_AHB1ENR_BKPSRAMEN_Msk (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos) __HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE) DWT_CTRL_FOLDEVTENA_Pos 21U CAN_TI0R_IDE_Pos (2U) __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET GPIO_BSRR_BS14_Pos (14U) CAN_F5R1_FB28 CAN_F5R1_FB28_Msk TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos) __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE FSMC_BTR1_ACCMOD_0 (0x1UL << FSMC_BTR1_ACCMOD_Pos) I2C_SR1_TIMEOUT_Pos (14U) TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos) ARM_MPU_CACHEP_WB_NWA 3U HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) CAN_F3R2_FB13 CAN_F3R2_FB13_Msk SPI_CR1_MSTR SPI_CR1_MSTR_Msk ETH_MACPMTCSR_MPR_Msk (0x1UL << ETH_MACPMTCSR_MPR_Pos) EXTI_TRIGGER_RISING 0x00000001u CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos) CR_OFFSET_BB PWR_CR_OFFSET_BB ETH_DMASR_TPS_Waiting_Pos (21U) __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos) __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__))) CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos) HAL_I2C_ERROR_NONE 0x00000000U RCC_FLAG_LPWRRST ((uint8_t)0x7F) SYSCFG_EXTICR2_EXTI5_PB 0x0010U ETH_MACFFR_SAIF_Pos (8U) FLASH_OPTCR_WDG_SW_Pos (5U) CAN_F4R1_FB31_Pos (31U) RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) USB_OTG_HOST_BASE 0x400UL TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos) USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk FSMC_BWTR4_DATAST_4 0x00001000U UINT_FAST16_MAX (__UINT_FAST16_MAX__) CAN_F7R1_FB16 CAN_F7R1_FB16_Msk USB_OTG_DOEPCTL_SNPM_Pos (20U) RTC_TSTR_SU_Pos (0U) ETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos) __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN)) USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos) __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN)) MPU_REGION_SIZE_1MB ((uint8_t)0x13) __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED CAN_F8R2_FB18 CAN_F8R2_FB18_Msk GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0 CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos) CAN_FFA1R_FFA23_Pos (23U) TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk I2S_FLAG_FRE SPI_SR_FRE EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos) SCB_AIRCR_VECTKEYSTAT_Pos 16U FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos) CAN_F4R1_FB25_Pos (25U) FSMC_SR4_ILS_Pos (1U) CAN_F10R2_FB27 CAN_F10R2_FB27_Msk __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE CAN_TI1R_TXRQ_Pos (0U) __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER BusFault_Handler CAN_F1R1_FB1_Pos (1U) __RESTRICT __restrict RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE PWR_FLAG_PVDO PWR_CSR_PVDO USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos) FSMC_BTR4_CLKDIV_1 (0x2UL << FSMC_BTR4_CLKDIV_Pos) __HAL_RCC_FSMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) == RESET) CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos) RCC_RTCCLKSOURCE_HSE_DIV3 0x00030300U RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos) SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) ETH_DMABMR_RDP_4xPBL_128Beat 0x01400000U ADC_CR2_ADON ADC_CR2_ADON_Msk ADC_SQR1_L ADC_SQR1_L_Msk DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos) __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET ADC_SMPR1_SMP15_Pos (15U) CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos) USB_OTG_HCDMA_DMAADDR_Pos (0U) USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos) FSMC_BWTR3_ADDHLD FSMC_BWTR3_ADDHLD_Msk DAC_DOR1_DACC1DOR_Pos (0U) SYSCFG_EXTICR3_EXTI8_PH 0x0007U RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 GPIO_PUPDR_PUPD11_Pos (22U) CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos) __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT CAN_F7R1_FB6 CAN_F7R1_FB6_Msk __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE ETH_MACMIIAR_CR_Div42 0x00000000U USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) __HAL_RCC_TIM12_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST)) __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN)) CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET EXTI_LINE_2 (EXTI_GPIO | 0x02u) DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk CAN_F0R2_FB9_Pos (9U) CAN_F3R2_FB11_Pos (11U) ETH_DMAMFBOCR_OFOC ETH_DMAMFBOCR_OFOC_Msk SPI_CR1_LSBFIRST_Pos (7U) ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) FSMC_BCR2_WREN_Pos (12U) USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos) ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) ADC_CSR_DOVR1 ADC_CSR_OVR1 GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1 CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos) CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos) SPI_FLAG_BSY SPI_SR_BSY RTC_CR_ALRAE RTC_CR_ALRAE_Msk GPIO_OTYPER_OT0_Pos (0U) ETH_MACFFR_HPF ETH_MACFFR_HPF_Msk CAN_F8R2_FB21 CAN_F8R2_FB21_Msk CAN_F12R2_FB16 CAN_F12R2_FB16_Msk CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos) FSMC_PATT3_ATTSET3_Msk (0xFFUL << FSMC_PATT3_ATTSET3_Pos) CAN_F2R2_FB26 CAN_F2R2_FB26_Msk CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos) CAN_F8R2_FB7 CAN_F8R2_FB7_Msk ETH_MACDBGR_TFRS ETH_MACDBGR_TFRS_Msk TIM_CR2_CCDS_Pos (3U) HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk FSMC_BTR2_ADDSET_3 (0x8UL << FSMC_BTR2_ADDSET_Pos) SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk EXTI_SWIER_SWIER18_Pos (18U) GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos) I2S_DATAFORMAT_24B ((SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0)) USB_OTG_HCINTMSK_TXERRM_Pos (7U) USART_CR3_SCEN USART_CR3_SCEN_Msk CAN_F3R2_FB8_Pos (8U) CAN_F5R2_FB8 CAN_F5R2_FB8_Msk TPI_DEVID_MinBufSz_Pos 6U RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128 GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos) USB_OTG_DOEPMSK_EPDM_Pos (1U) __HAL_SD_SDMMC_CLEAR_FLAG __HAL_SD_SDIO_CLEAR_FLAG __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN)) GPIO_MODER_MODE1_1 GPIO_MODER_MODER1_1 GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos) FSMC_PMEM2_MEMHIZ2_5 (0x20UL << FSMC_PMEM2_MEMHIZ2_Pos) TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk RCC_AHB1LPENR_GPIOFLPEN_Pos (5U) CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos) USB_OTG_DVBUSDIS_VBUSDT_Pos (0U) CAN_F11R1_FB15_Pos (15U) USB_OTG_HPRT_POCCHNG_Pos (5U) I2S_IT_TXE SPI_CR2_TXEIE FSMC_BTR2_DATLAT FSMC_BTR2_DATLAT_Msk CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos) RCC_OSCILLATORTYPE_LSI 0x00000008U CAN_F8R1_FB10 CAN_F8R1_FB10_Msk CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos) RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos) PWR_PVD_MODE_IT_RISING_FALLING 0x00010003U CAN_F11R1_FB9 CAN_F11R1_FB9_Msk SCB_DFSR_EXTERNAL_Pos 4U DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos) RTC_ALRMAR_MNU_Pos (8U) USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) ADC_CSR_AWD2_Msk (0x1UL << ADC_CSR_AWD2_Pos) CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos) DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos) CAN_F4R2_FB12 CAN_F4R2_FB12_Msk EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U) EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos) USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos) RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos) __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2 TIM_CCER_CC2P_Pos (5U) RTC_TR_PM RTC_TR_PM_Msk __HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE) DWT_CTRL_CYCCNTENA_Msk (0x1UL ) USART_CR3_IRLP_Pos (2U) RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos) HCD_SPEED_LOW USBH_FSLS_SPEED FSMC_BTR4_DATLAT_2 (0x4UL << FSMC_BTR4_DATLAT_Pos) TIM_DIER_CC2DE_Pos (10U) USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos) GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) USE_HAL_ADC_REGISTER_CALLBACKS 0U GPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3 USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos) CAN_F7R2_FB31_Pos (31U) RTC_ISR_ALRAWF_Pos (0U) CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos) FSMC_BWTR2_ACCMOD_Msk (0x3UL << FSMC_BWTR2_ACCMOD_Pos) PHY_POWERDOWN ((uint16_t)0x0800U) DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS __HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP)) __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) GPIO_ODR_OD13_Pos (13U) CAN_F7R2_FB1 CAN_F7R2_FB1_Msk CAN_F1R2_FB17 CAN_F1R2_FB17_Msk ETH_DMABMR_FPM ETH_DMABMR_FPM_Msk DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) FSMC_BCR2_WREN FSMC_BCR2_WREN_Msk FSMC_PATT4_ATTWAIT4_Pos (8U) FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk RTC_CALR_CALM_Pos (0U) IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK)) CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos) TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD ADC_CSR_AWD1_Pos (0U) DWT_CTRL_NUMCOMP_Pos 28U ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) USART_CR1_RWU_Pos (1U) __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE CAN_F9R2_FB18_Pos (18U) EXTI_EMR_MR0 EXTI_EMR_MR0_Msk CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos) I2C_OAR2_ADD2_Pos (1U) USB_OTG_GAHBCFG_HBSTLEN_Pos (1U) __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE HAL_I2C_MODULE_ENABLED  GPIO_IDR_ID1 GPIO_IDR_ID1_Msk ADC_SR_AWD_Pos (0U) SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos) GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk I2C_CR1_ENPEC_Msk (0x1UL << I2C_CR1_ENPEC_Pos) __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED __SSP_FORTIFY_LEVEL 0 CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos) __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET PWR_CSR_PVDO PWR_CSR_PVDO_Msk CAN_FM1R_FBM21_Msk (0x1UL << CAN_FM1R_FBM21_Pos) ETH_DMACHTBAR_HTBAP_Pos (0U) CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos) TIM_CCMR1_OC1PE_Pos (3U) EXTI_EMR_MR12_Pos (12U) ITM_LSR_Present_Msk (1UL ) CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk PWR_PVD_MODE_IT_RISING 0x00010001U CAN_F10R1_FB28 CAN_F10R1_FB28_Msk SPI_FLAG_RXNE SPI_SR_RXNE __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) TIM_SR_CC3IF_Pos (3U) EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos) I2S_IT_ERR SPI_CR2_ERRIE TIM_CNT_CNT TIM_CNT_CNT_Msk CAN_F1R1_FB18 CAN_F1R1_FB18_Msk RTC_TR_ST_Pos (4U) EXTI_PR_PR17_Pos (17U) FSMC_BCR1_MBKEN_Msk (0x1UL << FSMC_BCR1_MBKEN_Pos) PHY_HALFDUPLEX_100M ((uint16_t)0x2000U) ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk RCC_APB1RSTR_SPI2RST_Pos (14U) __HAL_RCC_TIM11_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); UNUSED(tmpreg); } while(0U) __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE PHY_BSR ((uint16_t)0x0001U) GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) RCC_AHB1LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos) CAN_F1R1_FB25_Pos (25U) DCMI_CWSIZE_VLINE_Pos (16U) FSMC_BWTR3_DATAST_3 (0x08UL << FSMC_BWTR3_DATAST_Pos) CAN_F1R1_FB28 CAN_F1R1_FB28_Msk FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) GPIO_BRR_BR15_Pos GPIO_BSRR_BR15_Pos DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) SD_CMD_SDMMC_RW_EXTENDED SD_CMD_SDIO_RW_EXTENDED USB_OTG_GINTMSK_ESUSPM_Pos (10U) RTC_ISR_WUTWF_Pos (2U) UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE USB_OTG_DOEPCTL_CNAK_Pos (26U) FSMC_BCR4_MBKEN FSMC_BCR4_MBKEN_Msk SCB_SHCSR_MEMFAULTACT_Pos 0U __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk GPIO_PIN_5 ((uint16_t)0x0020) SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) ETH_DMASR_TUS ETH_DMASR_TUS_Msk CAN_F4R1_FB1 CAN_F4R1_FB1_Msk CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos) CAN_FS1R_FSC22_Msk (0x1UL << CAN_FS1R_FSC22_Pos) CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) __HAL_RCC_CAN2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET) EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN)) ADC_CR1_JAUTO_Pos (10U) ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) CAN_F1R1_FB8 CAN_F1R1_FB8_Msk CAN_RI0R_STID_Pos (21U) RCC_AHB1RSTR_ETHMACRST RCC_AHB1RSTR_ETHMACRST_Msk SDIO_STA_CEATAEND_Msk (0x1UL << SDIO_STA_CEATAEND_Pos) __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) CAN_TI0R_TXRQ_Pos (0U) TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) I2C_CCR_FS_Msk (0x1UL << I2C_CCR_FS_Pos) FSMC_BWTR3_ADDSET_1 (0x2UL << FSMC_BWTR3_ADDSET_Pos) USART_CR1_RE_Pos (2U) CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos) FLASH_ACR_BYTE2_ADDRESS_Pos (0U) DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos) EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos) CAN_MSR_SAMP_Pos (10U) CAN_F0R2_FB11_Pos (11U) TIM_SMCR_ETPS_Pos (12U) CAN_F12R2_FB22_Pos (22U) GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk _INTPTR_T_DECLARED  RCC_AHB1LPENR_GPIOBLPEN_Pos (1U) I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk SysTick_CTRL_ENABLE_Pos 0U FLASH_ACR_LATENCY_Pos (0U) RTC_TR_MNU_Pos (8U) EXC_RETURN_HANDLER (0xFFFFFFF1UL) FSMC_BTR4_ADDSET_2 (0x4UL << FSMC_BTR4_ADDSET_Pos) RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) CAN_F3R1_FB3 CAN_F3R1_FB3_Msk USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos) CAN_F6R1_FB29_Pos (29U) ETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos) GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2 CAN_F2R2_FB3 CAN_F2R2_FB3_Msk CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos) FSMC_PCR3_TAR FSMC_PCR3_TAR_Msk NOR_SUCCESS HAL_NOR_STATUS_SUCCESS FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos) CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk CAN_F3R1_FB29_Pos (29U) RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN)) CAN_ESR_REC_Pos (24U) DMA_LISR_TEIF3_Pos (25U) GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2 SDIO_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos) ETH_MACA3HR_AE ETH_MACA3HR_AE_Msk RCC_PERIPHCLK_RTC 0x00000002U CAN_F2R1_FB16 CAN_F2R1_FB16_Msk RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk DCMI_RIS_VSYNC_RIS_Pos (3U) USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos) EXTI_IMR_MR1 EXTI_IMR_MR1_Msk GPIO_AF6_I2S2ext ((uint8_t)0x06) __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE CAN_F2R2_FB21_Pos (21U) PWR_CR_CSBF_Pos (3U) TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED ETH_MACFFR_PM ETH_MACFFR_PM_Msk CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos) EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk CAN_F2R1_FB5 CAN_F2R1_FB5_Msk CAN_IT_RQCP1 CAN_IT_TME __HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA1RST)) CAN_FA1R_FACT10_Pos (10U) FSMC_BWTR1_DATAST FSMC_BWTR1_DATAST_Msk FSMC_PMEM2_MEMWAIT2_4 (0x10UL << FSMC_PMEM2_MEMWAIT2_Pos) I2S_DATAFORMAT_16B_EXTENDED (SPI_I2SCFGR_CHLEN) CAN_F1R2_FB5 CAN_F1R2_FB5_Msk __HAL_PWR_PVD_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD)) USB_OTG_DOEPMSK_B2BSTUP_Pos (6U) DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos) HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA RTC_CALR_CALM RTC_CALR_CALM_Msk __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET) USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk HC_PID_DATA0 0U I2C_DR_DR_Msk (0xFFUL << I2C_DR_DR_Pos) DMA_HISR_HTIF7_Pos (26U) SRAM_BASE SRAM1_BASE FLASH_OPTCR1_nWRP_4 (0x010UL << FLASH_OPTCR1_nWRP_Pos) SPI_CR2_RXNEIE_Pos (6U) SCB_AIRCR_VECTCLRACTIVE_Pos 1U USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk GPIO_IDR_IDR_7 GPIO_IDR_ID7 SCB_SHCSR_MEMFAULTENA_Pos 16U USB_OTG_DOEPCTL_EPENA_Pos (31U) USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos) RNG_CR_IE RNG_CR_IE_Msk CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk DCMI_DR_BYTE2_Pos (16U) CAN_F2R2_FB15_Pos (15U) IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U) DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL ) CAN_F8R2_FB5 CAN_F8R2_FB5_Msk DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE DCMI_IER_OVR_IE_Pos (1U) USART_CR3_DMAT_Pos (7U) TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) EXTI_IMR_MR2_Pos (2U) FSMC_BCR3_MTYP_1 (0x2UL << FSMC_BCR3_MTYP_Pos) __HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN)) DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk FSMC_PMEM4_MEMSET4_1 (0x02UL << FSMC_PMEM4_MEMSET4_Pos) PWR_CR_PLS_LEV5 0x000000A0U CAN_TSR_ALST2 CAN_TSR_ALST2_Msk __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN)) RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2 TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos) RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) SCB_ICSR_ISRPREEMPT_Pos 23U SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk FSMC_PCR3_ECCPS_2 (0x4UL << FSMC_PCR3_ECCPS_Pos) CAN_RI1R_STID CAN_RI1R_STID_Msk CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos) __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos) USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos) HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup EXTI_EMR_MR18_Pos (18U) EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos) USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos) RTC_TR_HT_Pos (20U) __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos) CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos) CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk CAN_F11R2_FB11_Pos (11U) ADC_CSR_DOVR2 ADC_CSR_OVR2 CAN_F8R1_FB22 CAN_F8R1_FB22_Msk ADC_SQR2_SQ8_Pos (5U) ETH_DMASR_TS ETH_DMASR_TS_Msk RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos) CAN_MCR_TTCM CAN_MCR_TTCM_Msk ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos) SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) RCC_AHB1LPENR_CRCLPEN_Pos (12U) ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos) TIM_DMABase_BDTR TIM_DMABASE_BDTR USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE) I2S_FLAG_RXNE SPI_SR_RXNE GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING) CAN_F7R2_FB25_Pos (25U) ADC_CSR_OVR2_Msk (0x1UL << ADC_CSR_OVR2_Pos) __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE FLASH_KEY1 0x45670123U RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) FSMC_BCR2_MWID_Msk (0x3UL << FSMC_BCR2_MWID_Pos) RCC_RTCEN_BIT_NUMBER 0x0FU ETH_PTPTSCR_TSSSR_Pos (9U) ETH_DMAOMR_FUGF ETH_DMAOMR_FUGF_Msk ETH_DMABMR_RTPR_3_1 0x00008000U USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk RCC_APB1RSTR_CAN2RST_Pos (26U) FSMC_PCR4_PWID_Msk (0x3UL << FSMC_PCR4_PWID_Pos) TIM_CCER_CC2P TIM_CCER_CC2P_Msk __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) CAN_F4R2_FB19_Pos (19U) CAN_RDH0R_DATA7_Pos (24U) TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos) SYSCFG_EXTICR4_EXTI13_PH 0x0070U CAN_F9R1_FB13_Pos (13U) RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk CAN_F7R1_FB20_Pos (20U) CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk __HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); UNUSED(tmpreg); } while(0U) USB_OTG_DIEPMSK_TXFURM_Pos (8U) EXTI_TRIGGER_RISING_FALLING (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) FSMC_PMEM3_MEMSET3_4 (0x10UL << FSMC_PMEM3_MEMSET3_Pos) USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk ODEN_BitNumber ODEN_BIT_NUMBER EXTI_PR_PR11 EXTI_PR_PR11_Msk _POSIX_SOURCE 1 CAN_F1R2_FB9_Pos (9U) USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos) RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos) RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk SPI_CR1_MSTR_Pos (2U) RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) __HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN)) CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos) GPIO_AF10_OTG_FS ((uint8_t)0x0A) ETH_DMABMR_FPM_Pos (24U) SDIO_STA_RXFIFOE_Msk (0x1UL << SDIO_STA_RXFIFOE_Pos) DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE) EXTI_FTSR_TR16_Pos (16U) SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE ETH_DMAIER_AISE_Pos (15U) SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE INT_LEAST64_MAX (__INT_LEAST64_MAX__) CAN_F12R1_FB30 CAN_F12R1_FB30_Msk DMA_LISR_FEIF3_Pos (22U) __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1 CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos) SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos) FLASH_ACR_LATENCY_2WS 0x00000002U CAN_F6R2_FB29_Pos (29U) __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED EP_TYPE_BULK 2U FSMC_PCR2_ECCEN_Pos (6U) ETH_MACCR_BL_4 0x00000040U __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED DAC_CR_TSEL2_Pos (19U) GPIO_BSRR_BS0_Pos (0U) CAN_F10R1_FB9 CAN_F10R1_FB9_Msk CAN_F9R1_FB30_Pos (30U) DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos) RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U) ETH_MACCR_DM_Pos (11U) EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos) CAN_RF1R_FMP1_Pos (0U) GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos) ETH_RX_BUF_SIZE ETH_MAX_PACKET_SIZE HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler EXTI_LINE_22 (EXTI_CONFIG | 0x16u) CAN_F0R1_FB24 CAN_F0R1_FB24_Msk FSMC_PCR2_PTYP_Pos (3U) SPI_CR1_CPOL SPI_CR1_CPOL_Msk USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos) __HAL_SD_SDMMC_GET_FLAG __HAL_SD_SDIO_GET_FLAG USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk I2C_FLAG_OVR 0x00010800U ETH_DMASR_TPS ETH_DMASR_TPS_Msk DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) ETH_DMAIER_FBEIE_Pos (13U) USB_OTG_DTHRCTL_RXTHREN_Pos (16U) CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_PVD)) ETH_DMAOMR_DTCEFD_Msk (0x1UL << ETH_DMAOMR_DTCEFD_Pos) CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos) FSMC_PCR3_PWID_0 (0x1UL << FSMC_PCR3_PWID_Pos) RCC_CSSON_BIT_NUMBER 0x13U EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos) RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) CAN_F12R2_FB2_Pos (2U) RTC_CR_POL RTC_CR_POL_Msk __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)) CAN_F0R1_FB29_Pos (29U) __HAL_SPI_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) TIM_SR_BIF TIM_SR_BIF_Msk CAN_F8R2_FB6_Pos (6U) USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) SPI_CR2_ERRIE_Pos (5U) RCC_RTCCLKSOURCE_HSE_DIV31 0x001F0300U EXTI_SWIER_SWIER0_Pos (0U) I2C_CR1_SMBTYPE_Pos (3U) HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_IT GPIO_OSPEEDR_OSPEED4_Pos (8U) RCC_AHB1RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos) TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) CAN_F6R2_FB28 CAN_F6R2_FB28_Msk SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk SCB_CFSR_BUSFAULTSR_Pos 8U __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk CAN_F9R2_FB18 CAN_F9R2_FB18_Msk DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos) CoreDebug_DCRSR_REGWnR_Pos 16U SDIO_CLKCR_CLKEN_Msk (0x1UL << SDIO_CLKCR_CLKEN_Pos) GPIO_BSRR_BR_6 GPIO_BSRR_BR6 SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk GPIO_NOPULL 0x00000000U EXTI_FTSR_TR2_Pos (2U) CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos) I2C_MEMADD_SIZE_8BIT 0x00000001U ETH_MMCTIMR_TGFM_Msk (0x1UL << ETH_MMCTIMR_TGFM_Pos) DMA_PBURST_INC8 ((uint32_t)DMA_SxCR_PBURST_1) TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) USB_OTG_TX0FD USB_OTG_TX0FD_Msk GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) I2C_DUTYCYCLE_2 0x00000000U FSMC_BTR4_DATLAT_3 (0x8UL << FSMC_BTR4_DATLAT_Pos) HAL_RCC_CCSCallback HAL_RCC_CSSCallback CAN_F7R1_FB2_Pos (2U) CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos) DWT ((DWT_Type *) DWT_BASE ) DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk ETH_DMAIER_ROIE_Msk (0x1UL << ETH_DMAIER_ROIE_Pos) __HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST)) EXTI_RTSR_TR11_Pos (11U) RCC_APB1LPENR_I2C2LPEN_Pos (22U) USB_OTG_DCFG_DAD_Pos (4U) SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk CAN_F11R2_FB26_Pos (26U) RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) __HAL_RCC_ETHMAC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) != RESET) I2C_CCR_CCR_Msk (0xFFFUL << I2C_CCR_CCR_Pos) FSMC_PATT2_ATTSET2_6 (0x40UL << FSMC_PATT2_ATTSET2_Pos) FLASH_CR_MER_Pos (2U) CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos) __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE FLASH_FLAG_EOP FLASH_SR_EOP USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos) CAN_F2R2_FB19 CAN_F2R2_FB19_Msk DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos) CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos) IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE GPIO_ODR_OD14 GPIO_ODR_OD14_Msk ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos) FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3 ETH_MMCRFAECR_RFAEC_Msk (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos) RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos) RCC_RTCCLKSOURCE_HSE_DIV23 0x00170300U HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_IT __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE FSMC_BCR1_CPSIZE_0 (0x1UL << FSMC_BCR1_CPSIZE_Pos) IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) CoreDebug_DHCSR_C_STEP_Pos 2U I2S_MODE_MASTER_TX (SPI_I2SCFGR_I2SCFG_1) __HAL_RCC_CAN1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN)) DMA_PERIPH_TO_MEMORY 0x00000000U __HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST)) __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG CAN_F2R1_FB10_Pos (10U) ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos) RCC_RTCCLKSOURCE_NO_CLK 0x00000000U GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) SYSCFG_EXTICR3_EXTI9_PI 0x0080U __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED EXTI_PR_PR20_Pos (20U) USB_OTG_GOTGINT_SRSSCHG_Pos (8U) FSMC_PCR3_PWID_Pos (4U) USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk __HAL_RCC_WWDG_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST)) ETH_MACDBGR_RFRCS_STATUSREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos) SCB_CCR_DIV_0_TRP_Pos 4U ETH_MMCTGFCR 0x00000168U FSMC_PIO4_IOWAIT4_0 (0x01UL << FSMC_PIO4_IOWAIT4_Pos) ETH_MACDBGR_RFFL_BELOWFCT ETH_MACDBGR_RFFL_BELOWFCT_Msk EXTI_IMR_IM9 EXTI_IMR_MR9 RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos) DMA_LIFCR_CTEIF3_Pos (25U) EWUP_BitNumber EWUP_BIT_NUMBER CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos) EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk RCC_APB2ENR_TIM1EN_Pos (0U) TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk EP_ADDR_MSK 0xFU ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos) USART_CR1_TE_Pos (3U) __HAL_ADC_SQR1 ADC_SQR1 DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos) CAN_F8R2_FB11_Pos (11U) RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos) __HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET) MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD FSMC_BTR4_ADDSET_Pos (0U) RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos) MPU_REGION_SIZE_256KB ((uint8_t)0x11) USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk CAN_F3R2_FB18 CAN_F3R2_FB18_Msk CAN_F1R2_FB19_Pos (19U) EXTI_PR_PR14_Pos (14U) GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3 TIM_DIER_COMDE_Pos (13U) RTC_TSTR_HU RTC_TSTR_HU_Msk USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE CAN_F4R1_FB20_Pos (20U) USB_OTG_DOEPCTL_EPDIS_Pos (30U) FSMC_BCR2_ASYNCWAIT FSMC_BCR2_ASYNCWAIT_Msk RCC_APB2RSTR_SPI1RST_Pos (12U) SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON)) ETH_DMAOMR_DFRF ETH_DMAOMR_DFRF_Msk __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN)) DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) _UINT8_T_DECLARED  DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) __INT32 "l" CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos) __HAL_SYSCFG_REMAPMEMORY_SRAM() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_0 | SYSCFG_MEMRMP_MEM_MODE_1); }while(0); RCC_RTCCLKSOURCE_HSE_DIV12 0x000C0300U ETH_MACA1HR_MACA1H ETH_MACA1HR_MACA1H_Msk GPIO_LCKR_LCK6_Pos (6U) FSMC_BWTR3_DATAST_4 (0x10UL << FSMC_BWTR3_DATAST_Pos) EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos) RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos) __ISO_C_VISIBLE 2011 __HAL_RCC_ETHMACRX_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); UNUSED(tmpreg); } while(0U) CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos) USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk CAN_FFA1R_FFA12_Pos (12U) SDIO_FIFOCNT_FIFOCOUNT_Pos (0U) __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos) CAN_F4R1_FB14_Pos (14U) GPIO_OTYPER_OT9_Pos (9U) ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos) ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk USB_OTG_GRXSTSP_EPNUM_Pos (0U) CAN_F4R1_FB20 CAN_F4R1_FB20_Msk CAN_F3R2_FB29_Pos (29U) CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos) SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) SD_CMD_SDMMC_RW_DIRECT SD_CMD_SDIO_RW_DIRECT CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos) FSMC_PCR3_ECCEN_Msk (0x1UL << FSMC_PCR3_ECCEN_Pos) CAN_F2R2_FB17 CAN_F2R2_FB17_Msk SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL MPU_RASR_SIZE_Pos 1U CAN_F6R1_FB30_Pos (30U) DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos) CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk CAN_F7R2_FB27 CAN_F7R2_FB27_Msk CAN_F12R1_FB3_Pos (3U) CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos) CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos) FLASH_SCALE2_LATENCY1_FREQ 30000000U HCCHAR_ISOC 1U RCC_APB1LPENR_CAN2LPEN_Pos (26U) IS_SPI_DMA_HANDLE(__HANDLE__) ((__HANDLE__) != NULL) ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos) USART_SR_PE_Pos (0U) HCCHAR_INTR 3U TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0) CAN_F8R1_FB7_Pos (7U) CAN_F3R2_FB0_Pos (0U) ETH_DMAOMR_OSF ETH_DMAOMR_OSF_Msk SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk USBD_FS_TRDT_VALUE 5U CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos) SPI_TIMODE_ENABLE SPI_CR2_FRF PWR_PVD_MODE_NORMAL 0x00000000U TIM_CCMR1_CC2S_Pos (8U) HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos) USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk __HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); UNUSED(tmpreg); } while(0U) CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos) EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos) __HAL_RCC_USB_OTG_FS_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST)) CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos) MPU_TEX_LEVEL0 ((uint8_t)0x00) ARM_MPU_CACHEP_NOCACHE 0U IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI) CAN_F6R1_FB24_Pos (24U) RCC_AHB1ENR_ETHMACRXEN_Pos (27U) USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk RCC_RTCCLKSOURCE_HSE_DIV4 0x00040300U __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET CAN_F13R2_FB26 CAN_F13R2_FB26_Msk RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos) FSMC_BCR2_WAITCFG FSMC_BCR2_WAITCFG_Msk CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk FSMC_BWTR1_DATAST_3 (0x08UL << FSMC_BWTR1_DATAST_Pos) CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos) SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk CAN_F0R1_FB11 CAN_F0R1_FB11_Msk CAN_F9R2_FB8 CAN_F9R2_FB8_Msk I2C_OAR1_ADD1_Msk (0x1UL << I2C_OAR1_ADD1_Pos) CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos) USB_OTG_GINTSTS_NPTXFE_Pos (5U) USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 ETH_MACDBGR_MTFCS_Msk (0x3UL << ETH_MACDBGR_MTFCS_Pos) CAN_F9R2_FB13 CAN_F9R2_FB13_Msk DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ (1U << 1) TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk TPI_FFSR_FtStopped_Pos 1U CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos) DCMI_CWSTRT_HOFFCNT_Pos (0U) EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos) FSMC_BCR1_WAITCFG_Pos (11U) SDIO_MASK_STBITERRIE_Msk (0x1UL << SDIO_MASK_STBITERRIE_Pos) __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__,__PLLI2SR__) (RCC->PLLI2SCFGR = (((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos) | ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos))) CAN_FM1R_FBM3_Pos (3U) READ_BIT(REG,BIT) ((REG) & (BIT)) ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos) CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos) CAN_FFA1R_FFA5_Pos (5U) RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1) GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos) GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos) FSMC_PMEM4_MEMSET4_0 (0x01UL << FSMC_PMEM4_MEMSET4_Pos) CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos) ETH_DMAOMR_TTC ETH_DMAOMR_TTC_Msk CAN_F5R2_FB10_Pos (10U) CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos) __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) HAL_FLASH_ERROR_PGP 0x00000004U FSMC_PCR3_TCLR FSMC_PCR3_TCLR_Msk CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos) DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos) ETH_PTPTSCR_TSPTPPSV2E_Msk (0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos) ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos) SDIO_MASK_RXFIFOEIE_Msk (0x1UL << SDIO_MASK_RXFIFOEIE_Pos) USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos) FSMC_PATT2_ATTWAIT2_5 (0x20UL << FSMC_PATT2_ATTWAIT2_Pos) USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk EXTI_IMR_IM18 EXTI_IMR_MR18 __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN)) CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos) SCB_ICSR_NMIPENDSET_Pos 31U __HAL_RCC_FLITF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN)) EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos) __DIV_SAMPLING16 UART_DIV_SAMPLING16 RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos) __HAL_RCC_ADC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_ADCRST)) CAN_F4R1_FB0_Pos (0U) DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos) CAN_F8R1_FB28_Pos (28U) RCC_APB1ENR_WWDGEN_Pos (11U) RTC_DR_DT RTC_DR_DT_Msk TIM_DMABase_CCR6 TIM_DMABASE_CCR6 RCC_AHB1ENR_GPIOIEN RCC_AHB1ENR_GPIOIEN_Msk __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET EXTI_SWIER_SWIER6_Pos (6U) EXTI_EMR_EM5 EXTI_EMR_MR5 CAN_F2R2_FB7 CAN_F2R2_FB7_Msk CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk CAN_F2R1_FB25_Pos (25U) ADC_CR2_EXTEN_Pos (28U) RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1 ETH_MMCRIMR_RFCEM_Pos (5U) USBD_HS_SPEED 0U __need_size_t FSMC_BCR2_WAITEN_Msk (0x1UL << FSMC_BCR2_WAITEN_Pos) __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE CAN_F7R2_FB20_Pos (20U) I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos) ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos) I2C_SR1_STOPF I2C_SR1_STOPF_Msk EXTI_IMR_MR0 EXTI_IMR_MR0_Msk ETH_MACDBGR_TFWA_Pos (22U) FSMC_PMEM3_MEMSET3_3 (0x08UL << FSMC_PMEM3_MEMSET3_Pos) __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos) ETH_MAC_TRANSMISSION_PAUSE 0x00080000U GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) CAN_FS1R_FSC0_Pos (0U) USART_CR3_CTSIE USART_CR3_CTSIE_Msk TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) __HAL_RCC_TIM11_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST)) TIM_DIER_COMDE TIM_DIER_COMDE_Msk SysTick_CTRL_CLKSOURCE_Pos 2U TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) CRC_DR_DR_Pos (0U) USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE RTC_BKP4R RTC_BKP4R_Msk __HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET) SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk CAN_F7R2_FB14_Pos (14U) CAN_F6R1_FB29 CAN_F6R1_FB29_Msk IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR) || ((MODE) == DMA_PFCTRL)) RCC_PLLMUL_12 RCC_PLL_MUL12 CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos) TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE) CAN_F1R2_FB31_Pos (31U) DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos) CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos) PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk FSMC_BTR1_DATLAT_3 (0x8UL << FSMC_BTR1_DATLAT_Pos) __STM32F4xx_CMSIS_VERSION_RC (0x00U) FSMC_BWTR3_BUSTURN_0 (0x1UL << FSMC_BWTR3_BUSTURN_Pos) __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA_SxCR_EN) USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos) RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) __HAL_I2C_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE) DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) CAN_F10R2_FB3_Pos (3U) ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos) RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL CAN_F13R1_FB31_Pos (31U) MPU_RBAR_ADDR_Pos 5U CAN_F6R2_FB7_Pos (7U) OB_BOR_LEVEL2 ((uint8_t)0x04) TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) USB_OTG_EMBEDDED_PHY 2U CAN_F11R2_FB11 CAN_F11R2_FB11_Msk TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) I2C_SR1_ARLO_Msk (0x1UL << I2C_SR1_ARLO_Pos) CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos) ADC_CSR_JSTRT2_Msk (0x1UL << ADC_CSR_JSTRT2_Pos) FSMC_BTR2_CLKDIV FSMC_BTR2_CLKDIV_Msk __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE _GCC_PTRDIFF_T  GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET TIM_BDTR_MOE_Pos (15U) ETH_MACFCR_PLT_Minus144 ETH_MACFCR_PLT_Minus144_Msk ETH_MACA2LR_MACA2L_Msk (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos) HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET) SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) RTC_BKP15R_Pos (0U) IS_RCC_CLOCKTYPE(CLK) ((1U <= (CLK)) && ((CLK) <= 15U)) FLASH ((FLASH_TypeDef *) FLASH_R_BASE) CAN_F13R2_FB2_Pos (2U) CAN_F8R1_FB1 CAN_F8R1_FB1_Msk CAN_F1R1_FB14_Pos (14U) __HAL_DMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->NDTR = (uint16_t)(__COUNTER__)) CAN_F13R1_FB25_Pos (25U) SYSCFG_EXTICR1_EXTI1_PH 0x0070U RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef ETH_DMAOMR_RTC_96Bytes 0x00000010U ATOMIC_CLEARH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) & ~(BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos) CAN_F9R2_FB6_Pos (6U) __HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR & (__INTERRUPT__))) RCC_APB1ENR_TIM12EN_Pos (6U) RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos) RTC_ISR_RECALPF_Pos (16U) I2C_CR1_STOP_Pos (9U) __HAL_I2S_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos) __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16 CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos) DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk RCC_CR_HSEON RCC_CR_HSEON_Msk ETH_DMAOMR_TTC_16Bytes 0x0001C000U PMODE_BitNumber PMODE_BIT_NUMBER __HAL_RCC_CAN2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN)) USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U) USE_HAL_FMPSMBUS_REGISTER_CALLBACKS 0U RCC_CFGR_HPRE_DIV512 0x000000F0U GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0 _BSD_WCHAR_T_  FLASH_SCALE1_LATENCY1_FREQ 30000000U short CAN_F12R2_FB31 CAN_F12R2_FB31_Msk RTC_DR_YU_Pos (16U) SPI_SR_UDR_Pos (3U) USB_OTG_DIEPINT_AHBERR_Pos (2U) CAN_F7R1_FB3 CAN_F7R1_FB3_Msk I2C_CR2_FREQ_2 (0x04UL << I2C_CR2_FREQ_Pos) __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN)) __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED FSMC_PATT2_ATTHIZ2_1 (0x02UL << FSMC_PATT2_ATTHIZ2_Pos) CAN_F6R2_FB3 CAN_F6R2_FB3_Msk CAN_F3R1_FB24_Pos (24U) GPIO_MODER_MODER1_Pos (2U) CAN_F1R1_FB31_Pos (31U) ETH_MACCR_CSD_Msk (0x1UL << ETH_MACCR_CSD_Pos) GPIO_MODER_MODE2_0 GPIO_MODER_MODER2_0 DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk FSMC_SR4_IREN_Msk (0x1UL << FSMC_SR4_IREN_Pos) CAN_F12R2_FB11_Pos (11U) EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos) __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN)) SPI_CR1_SSM SPI_CR1_SSM_Msk RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk CAN_F1R2_FB7_Pos (7U) WWDG_CFR_W3 WWDG_CFR_W_3 RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos) USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos) CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos) USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos) ETH_DMAIER_NISE_Pos (16U) USART_CR3_DMAR USART_CR3_DMAR_Msk __UNALIGNED_UINT16_WRITE(addr,val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos) DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos) RCC_PLLCFGR_PLLSRC_Pos (22U) EXTI_LINE_18 (EXTI_CONFIG | 0x12u) CAN_F2R2_FB0_Pos (0U) GPIO_BSRR_BR15_Pos (31U) HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 PWR_CR_CSBF PWR_CR_CSBF_Msk SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) CAN_F3R1_FB18_Pos (18U) RCC_CFGR_SW RCC_CFGR_SW_Msk TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9 OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 CAN_RF0R_FULL0_Pos (3U) RCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY CAN_F5R2_FB5 CAN_F5R2_FB5_Msk CAN_F12R1_FB22 CAN_F12R1_FB22_Msk __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE FSMC_BTR4_ADDSET_3 (0x8UL << FSMC_BTR4_ADDSET_Pos) GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) __HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART6RST)) ETH_PTPTSCR_TSSTI_Msk (0x1UL << ETH_PTPTSCR_TSSTI_Pos) I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos) USART_CR2_STOP_Pos (12U) I2C_RISE_TIME(__FREQRANGE__,__SPEED__) (((__SPEED__) <= 100000U) ? ((__FREQRANGE__) + 1U) : ((((__FREQRANGE__) * 300U) / 1000U) + 1U)) CAN_F9R2_FB20 CAN_F9R2_FB20_Msk GPIO_BSRR_BS_12 GPIO_BSRR_BS12 RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk FLASH_OPTCR_nWRP_10 0x04000000U SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN)) USB_OTG_GINTMSK_IISOIXFRM_Pos (20U) SPI_BAUDRATEPRESCALER_256 (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0) FSMC_BTR1_ACCMOD_Pos (28U) CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos) GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos) __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST)) ETH_MMCTIMR_TGFM_Pos (21U) CS_I2C_SPI_Pin GPIO_PIN_3 RTC_BKP1R_Pos (0U) USART_CR2_ADD_Pos (0U) __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD ETH_MACFFR_PCF_ForwardAll_Msk (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos) __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE GPIO_IDR_ID15 GPIO_IDR_ID15_Msk ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0 CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk CSR_EWUP_BB (PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (EWUP_BIT_NUMBER * 4U)) __HAL_RCC_TIM11_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN)) ITM_BASE (0xE0000000UL) RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk CAN_F7R1_FB28 CAN_F7R1_FB28_Msk ETH_DMABMR_RDP_4xPBL_64Beat 0x01200000U CAN_F11R1_FB6 CAN_F11R1_FB6_Msk GPIO_OSPEEDR_OSPEED8_Pos (16U) __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU); } while(0U) CAN_F5R1_FB28_Pos (28U) USE_HAL_IRDA_REGISTER_CALLBACKS 0U __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10 ETH_MACDBGR_MTFCS_TRANSFERRING_Pos (17U) __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos) GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk CAN_F13R1_FB2 CAN_F13R1_FB2_Msk GPIO_AF4_I2C1 ((uint8_t)0x04) CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos) __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) FSMC_BWTR4_ADDHLD_3 (0x8UL << FSMC_BWTR4_ADDHLD_Pos) USE_HAL_SAI_REGISTER_CALLBACKS 0U USB_OTG_DIEPCTL_SNAK_Pos (27U) FSMC_BTR1_DATAST_5 (0x20UL << FSMC_BTR1_DATAST_Pos) SysTick_BASE (SCS_BASE + 0x0010UL) FSMC_BTR4_DATAST_Pos (8U) CAN_F12R2_FB31_Pos (31U) RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos) CAN_F5R2_FB11 CAN_F5R2_FB11_Msk DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk SDIO_CLKCR_PWRSAV_Pos (9U) OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos) GPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD) TIM_CR1_OPM TIM_CR1_OPM_Msk DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk CAN_F10R1_FB4_Pos (4U) USART_CR2_LINEN USART_CR2_LINEN_Msk OPTCR_BYTE2_ADDRESS 0x40023C16U RCC_AHB1LPENR_ETHMACLPEN_Pos (25U) __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET FSMC_PCR4_PTYP FSMC_PCR4_PTYP_Msk GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11 RTC_CALIBR_DCS_Pos (7U) RTC_CR_SUB1H RTC_CR_SUB1H_Msk EXTI_RTSR_TR15_Pos (15U) SPI_1LINE_RX(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE) INTPTR_MAX (__INTPTR_MAX__) INT16_MIN (-__INT16_MAX__ - 1) EXTI_EMR_MR4_Pos (4U) FSMC_PMEM3_MEMWAIT3_5 (0x20UL << FSMC_PMEM3_MEMWAIT3_Pos) GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15 OPTIONBYTE_WRP 0x00000001U CAN_F3R1_FB19 CAN_F3R1_FB19_Msk __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE FSMC_BWTR3_ADDSET_2 (0x4UL << FSMC_BWTR3_ADDSET_Pos) CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos) IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE GPIO_LCKR_LCK13_Pos (13U) GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0 USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos) I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL) RCC_CFGR_SWS_HSE 0x00000004U DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk FSMC_BTR1_CLKDIV_1 (0x2UL << FSMC_BTR1_CLKDIV_Pos) RCC_CFGR_RTCPRE_Pos (16U) ETH_MACFFR_SAF ETH_MACFFR_SAF_Msk CAN_F13R1_FB3_Pos (3U) CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos) RTC_BKP8R_Pos (0U) GPIO_BSRR_BS9_Pos (9U) __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6 RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4 CAN_F9R1_FB7_Pos (7U) ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos) USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk I2C_CR2_FREQ_Msk (0x3FUL << I2C_CR2_FREQ_Pos) GPIO_PIN_9 ((uint16_t)0x0200) CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos) HAL_I2C_WRONG_START 0x00000200U CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos) DMA_LISR_TCIF3_Pos (27U) CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos) CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos) RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) __HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET) DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) __HAL_PWR_PVD_EXTI_ENABLE_EVENT() (EXTI->EMR |= (PWR_EXTI_LINE_PVD)) RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos) CAN_FS1R_FSC25_Msk (0x1UL << CAN_FS1R_FSC25_Pos) CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos) ITM_LSR_Access_Pos 1U RCC_AHB1ENR_OTGHSULPIEN_Pos (30U) CAN_F6R2_FB24_Pos (24U) RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk CAN_F1R1_FB7 CAN_F1R1_FB7_Msk CAN_F4R2_FB31_Pos (31U) DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk SDIO_DCTRL_RWSTOP_Pos (9U) __MISC_VISIBLE 1 FSMC_BCR1_WAITPOL_Msk (0x1UL << FSMC_BCR1_WAITPOL_Pos) CAN_F0R2_FB7 CAN_F0R2_FB7_Msk ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk CAN_F10R1_FB25_Pos (25U) ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos) RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk RTC_TAFCR_TAMPPRCH_0 (0x1UL << RTC_TAFCR_TAMPPRCH_Pos) FSMC_BTR3_DATAST_2 (0x04UL << FSMC_BTR3_DATAST_Pos) __HAL_RCC_GPIOB_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST)) ADC_SMPR1_SMP12_Pos (6U) USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos) ETH_MMCCR_CR_Msk (0x1UL << ETH_MMCCR_CR_Pos) __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE CAN_F3R2_FB3_Pos (3U) HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE USART_SR_LBD USART_SR_LBD_Msk PWR_SLEEPENTRY_WFE ((uint8_t)0x02) RTC_TSDR_WDU_Pos (13U) CAN_F13R1_FB1 CAN_F13R1_FB1_Msk USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos) ETH_DMASR_RPS_Suspended ETH_DMASR_RPS_Suspended_Msk TPI_TRIGGER_TRIGGER_Pos 0U TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos) I2C_SR2_TRA_Msk (0x1UL << I2C_SR2_TRA_Pos) __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos) EXTI_SWIER_SWIER9_Pos (9U) GPIO_PIN_15 ((uint16_t)0x8000) RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) TIM_RCR_REP TIM_RCR_REP_Msk CAN_F6R2_FB18_Pos (18U) DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk FSMC_BWTR2_ADDHLD_0 (0x1UL << FSMC_BWTR2_ADDHLD_Pos) HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY PWR_PVD_MODE_EVENT_RISING 0x00020001U ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk ETH_MMCCR_MCFHP ETH_MMCCR_MCFHP_Msk SPI_CR2_TXDMAEN_Pos (1U) GPIO_ODR_ODR_7 GPIO_ODR_OD7 CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos) CAN_F10R1_FB19_Pos (19U) CAN_F0R1_FB9 CAN_F0R1_FB9_Msk GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) CAN_IER_FFIE0 CAN_IER_FFIE0_Msk CAN_F2R1_FB1_Pos (1U) DCMI_RIS_ERR_RIS_Pos (2U) USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE CAN_F4R2_FB24 CAN_F4R2_FB24_Msk DCMI_SR_HSYNC_Pos (0U) USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk DMA_LIFCR_CTCIF3_Pos (27U) OUTPUT_TYPE_Pos 4U TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) __HAL_HCD_CLEAR_HC_INT(chnum,__INTERRUPT__) (USBx_HC(chnum)->HCINT = (__INTERRUPT__)) RCC_AHB1LPENR_ETHMACRXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos) EXTI_EMR_EM1 EXTI_EMR_MR1 FSMC_PATT4_ATTHIZ4_2 (0x04UL << FSMC_PATT4_ATTHIZ4_Pos) CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos) GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14 __HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST)) DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos) __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT SYSCFG_EXTICR2_EXTI4_PC 0x0002U FSMC_PIO4_IOSET4_2 (0x04UL << FSMC_PIO4_IOSET4_Pos) FSMC_BWTR1_DATAST_4 (0x10UL << FSMC_BWTR1_DATAST_Pos) SCB_AIRCR_ENDIANESS_Pos 15U USB_OTG_GCCFG_VBUSASEN USB_OTG_GCCFG_VBUSASEN_Msk ETH_MACDBGR_TFF_Msk (0x1UL << ETH_MACDBGR_TFF_Pos) USB_OTG_FS_TOTAL_FIFO_SIZE 1280U ADC_CSR_OVR2_Pos (13U) CAN_F4R2_FB18 CAN_F4R2_FB18_Msk __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos) SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) CAN_F5R1_FB0_Pos (0U) APSR_N_Msk (1UL << APSR_N_Pos) CAN_F8R2_FB28_Pos (28U) CAN_F11R2_FB29 CAN_F11R2_FB29_Msk CAN_F13R2_FB28 CAN_F13R2_FB28_Msk USB_OTG_GUSBCFG_TRDT_Pos (10U) DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos) DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk __HAL_RCC_USB_OTG_FS_CLK_ENABLE() do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN)); __HAL_RCC_SYSCFG_CLK_ENABLE(); }while(0U) FSMC_PATT2_ATTHIZ2_Msk (0xFFUL << FSMC_PATT2_ATTHIZ2_Pos) CAN_F12R1_FB29_Pos (29U) CR_ODEN_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODEN_BIT_NUMBER * 4U)) RCC_CIR_HSIRDYIE_Pos (10U) FSMC_BTR1_DATLAT_2 (0x4UL << FSMC_BTR1_DATLAT_Pos) CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos) SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE RCC_IT_CSS ((uint8_t)0x80) HCD_TypeDef DCMI_CR_FCRC_1 0x00000200U GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0 USB_OTG_GINTMSK_OTGINT_Pos (2U) MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER ETH_DMATPDR_TPD_Msk (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos) DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) GOTGINT CAN_F10R2_FB0 CAN_F10R2_FB0_Msk GPIO_IDR_ID6_Pos (6U) CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos) ETH_MMCRGUFCR_RGUFC_Pos (0U) IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || ((PCLK) == RCC_HCLK_DIV16)) CAN_F0R2_FB15 CAN_F0R2_FB15_Msk USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos) CAN_F11R2_FB21_Pos (21U) SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk ITM_IRR_ATREADYM_Msk (1UL ) FSMC_BCR3_CPSIZE FSMC_BCR3_CPSIZE_Msk RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos) __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1 ETH_MMCCR_CR_Pos (0U) HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos) FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS ETH_MACPMTCSR_GU ETH_MACPMTCSR_GU_Msk FSMC_PATT4_ATTHOLD4 FSMC_PATT4_ATTHOLD4_Msk CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos) USART_CR3_RTSE USART_CR3_RTSE_Msk USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos) RCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos) SDIO_ICR_RXOVERRC_Msk (0x1UL << SDIO_ICR_RXOVERRC_Pos) __STM32F4xx_CMSIS_VERSION_SUB1 (0x06U) MODE_ANALOG (0x3UL << GPIO_MODE_Pos) FSMC_BCR3_MWID_1 (0x2UL << FSMC_BCR3_MWID_Pos) CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos) USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE CAN_F3R2_FB24_Pos (24U) FSMC_BTR4_ADDHLD_Pos (4U) TIM_EGR_BG TIM_EGR_BG_Msk USB_OTG_GlobalTypeDef _T_WCHAR  CAN_F11R2_FB15_Pos (15U) USB_OTG_HFNUM_FTREM_Pos (16U) PWR_CR_PDDS_Pos (1U) ETH_MAC_TXFIFO_WAITING 0x00200000U CAN_RDT0R_DLC_Pos (0U) CAN_F13R2_FB18 CAN_F13R2_FB18_Msk TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos) CAN_F11R2_FB3_Pos (3U) DWT_CTRL_POSTPRESET_Pos 1U CAN_F13R2_FB31_Pos (31U) APB1PERIPH_BASE PERIPH_BASE GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk CAN_F7R2_FB7_Pos (7U) __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE CAN_F0R1_FB30 CAN_F0R1_FB30_Msk CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos) ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos) CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk CAN_F9R1_FB14_Pos (14U) __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 ETH_MMCRIR_RGUFS ETH_MMCRIR_RGUFS_Msk PC14_OSC32_IN_GPIO_Port GPIOC GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) PHY_HALFDUPLEX_10M ((uint16_t)0x0000U) ETH_DMABMR_EDE_Pos (7U) CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos) FPU_MVFR1_FtZ_mode_Pos 0U RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos) CAN_F10R2_FB19 CAN_F10R2_FB19_Msk CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos) USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos) EXTI_LINE_9 (EXTI_GPIO | 0x09u) I2C_SR2_DUALF I2C_SR2_DUALF_Msk __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE CAN_F13R2_FB25_Pos (25U) CLEAR_OUT_EP_INTR(__EPNUM__,__INTERRUPT__) (USBx_OUTEP(__EPNUM__)->DOEPINT = (__INTERRUPT__)) CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos) __USART_DISABLE_IT __HAL_USART_DISABLE_IT USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) FSMC_BTR3_DATAST_Msk (0xFFUL << FSMC_BTR3_DATAST_Pos) CAN_F13R2_FB24 CAN_F13R2_FB24_Msk CAN_TXSTATUS_PENDING ((uint8_t)0x02U) MPU_RASR_S_Pos 18U USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos) FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk RCC_RTCCLKSOURCE_HSE_DIV6 0x00060300U SYSCFG_EXTICR1_EXTI1_PG 0x0060U IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE __HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->CR |= (__FLAG__) << 2U) SDIO_CMD_WAITINT_Msk (0x1UL << SDIO_CMD_WAITINT_Pos) CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk FSMC_BTR1_DATAST_3 (0x08UL << FSMC_BTR1_DATAST_Pos) CAN_F9R1_FB21 CAN_F9R1_FB21_Msk ETH_DMASR_TPS_Suspended_Msk (0x3UL << ETH_DMASR_TPS_Suspended_Pos) FSMC_BCR2_EXTMOD_Pos (14U) __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE CAN_F3R1_FB26 CAN_F3R1_FB26_Msk EXTI_PR_PR6 EXTI_PR_PR6_Msk USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos) CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos) DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos) USB_OTG_GOTGCTL_BSVLD USB_OTG_GOTGCTL_BSVLD_Msk ETH_PTPTSCR_TSSIPV6FE_Pos (12U) __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) SRAM2_BASE 0x2001C000UL RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) FSMC_BWTR3_ADDSET FSMC_BWTR3_ADDSET_Msk GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3 __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN)) USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) GPIO_BRR_BR3_Pos GPIO_BSRR_BR3_Pos GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos) USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk FSMC_PIO4_IOHOLD4_7 (0x80UL << FSMC_PIO4_IOHOLD4_Pos) USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos) ETH_DMABMR_PBL_4xPBL_8Beat 0x01000200U SYSCFG_EXTICR2_EXTI5_PH 0x0070U PWR_FLAG_SB PWR_CSR_SBF GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) USART_BRR_DIV_Fraction_Pos (0U) USART_CR1_WAKE_Pos (11U) TIM_CCER_CC2E TIM_CCER_CC2E_Msk xPSR_N_Msk (1UL << xPSR_N_Pos) DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos) USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U) __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG DCMI_ESCR_LSC_Pos (8U) __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk I2S3_WS_Pin GPIO_PIN_4 FSMC_BWTR3_DATAST_Msk (0xFFUL << FSMC_BWTR3_DATAST_Pos) HAL_UNLOCKED CAN_F4R1_FB15 CAN_F4R1_FB15_Msk FSMC_PATT2_ATTHIZ2_0 (0x01UL << FSMC_PATT2_ATTHIZ2_Pos) STM32F4xx_HAL_HCD_H  FLASH_KEY2 0xCDEF89ABU CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos) ADC_CSR_AWD2_Pos (8U) DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos) SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) ARM_MPU_AP_NONE 0U DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U) USB_OTG_GINTMSK_CIDSCHGM_Pos (28U) SPI_CR1_BR_Pos (3U) CAN_F5R1_FB12 CAN_F5R1_FB12_Msk ETH_MACA2HR_MBC_HBits7_0 0x10000000U CAN_F1R2_FB25_Pos (25U) RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6)) CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) GPIO_MODER_MODER10_Pos (20U) EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos) USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos) I2C_OAR1_ADD5_Msk (0x1UL << I2C_OAR1_ADD5_Pos) GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3 __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2 HCD_PHY_EMBEDDED 2U DWT_FUNCTION_LNK1ENA_Pos 9U EXTI_FTSR_TR22_Pos (22U) CAN_F8R2_FB19 CAN_F8R2_FB19_Msk ETH_MACVLANTR_VLANTC ETH_MACVLANTR_VLANTC_Msk FSMC_BTR2_CLKDIV_0 (0x1UL << FSMC_BTR2_CLKDIV_Pos) SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk GPIO_BSRR_BS_13 GPIO_BSRR_BS13 ETH_MMCTGFSCCR_TGFSCC_Pos (0U) __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA1LPEN)) IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLRCLK)) RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos) CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos) I2C_FLAG_RXNE 0x00010040U ETH_DMAIER_TBUIE_Msk (0x1UL << ETH_DMAIER_TBUIE_Pos) CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos) RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 FSMC_PMEM4_MEMSET4_7 (0x80UL << FSMC_PMEM4_MEMSET4_Pos) SPI_I2SCFGR_PCMSYNC_Pos (7U) FLASH_ACR_LATENCY_6WS 0x00000006U SPI_I2SPR_ODD_Pos (8U) FSMC_BWTR1_BUSTURN_2 (0x4UL << FSMC_BWTR1_BUSTURN_Pos) RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos) __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos) CAN_F4R2_FB31 CAN_F4R2_FB31_Msk GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1 CAN_F6R1_FB13_Pos (13U) RTC_TAFCR_TAMPPUDIS_Msk (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos) FLASH_CR_SER FLASH_CR_SER_Msk SCB_CCR_NONBASETHRDENA_Msk (1UL ) DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk ETH_DMABMR_PBL_Pos (8U) I2C_SR1_ADDR_Msk (0x1UL << I2C_SR1_ADDR_Pos) USB_OTG_DCTL_GONSTS_Pos (3U) CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos) RCC_CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x02U)) CFR_BASE WWDG_CFR_BASE TIM9 ((TIM_TypeDef *) TIM9_BASE) CAN_F4R1_FB9_Pos (9U) RCC_CFGR_HPRE_DIV4 0x00000090U DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos) __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT RCC_CLOCKTYPE_PCLK1 0x00000004U CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos) GPIO_AF2_TIM3 ((uint8_t)0x02) CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos) DCMI_ICR_LINE_ISC_Pos (4U) EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos) __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk FSMC_PCR2_ECCPS_1 (0x2UL << FSMC_PCR2_ECCPS_Pos) CAN_F11R1_FB8_Pos (8U) I2C_SR2_TRA I2C_SR2_TRA_Msk EXTI_IMR_IM3 EXTI_IMR_MR3 SYSCFG_EXTICR3_EXTI11_PD 0x3000U USB_OTG_HCSPLT_PRTADDR_Pos (0U) DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB VLAN_TAG ETH_VLAN_TAG GCCFG CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) __HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST)) CAN_F10R1_FB25 CAN_F10R1_FB25_Msk RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET CAN_F11R1_FB4_Pos (4U) __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE FSMC_BTR2_BUSTURN FSMC_BTR2_BUSTURN_Msk CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos) CAN_F13R1_FB19 CAN_F13R1_FB19_Msk FSMC_BTR3_ADDHLD_2 (0x4UL << FSMC_BTR3_ADDHLD_Pos) CAN_F8R1_FB23_Pos (23U) CAN_F7R1_FB8_Pos (8U) CAN_FS1R_FSC9_Pos (9U) FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk FSMC_PATT2_ATTWAIT2_Pos (8U) CAN_F13R2_FB31 CAN_F13R2_FB31_Msk FSMC_BTR4_DATLAT_Pos (24U) I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) CAN_F0R2_FB22 CAN_F0R2_FB22_Msk SPI_I2SCFGR_I2SSTD_Pos (4U) GPIO_BSRR_BR13_Pos (29U) SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) CAN_F4R1_FB11_Pos (11U) FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) RCC_MAX_FREQUENCY_SCALE2 144000000U RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos) CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) ADC_JSQR_JSQ2_Pos (5U) USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos) USB_OTG_DOEPINT_B2BSTUP_Pos (6U) FSMC_BCR4_CBURSTRW_Msk (0x1UL << FSMC_BCR4_CBURSTRW_Pos) HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos) TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) CAN_F8R1_FB17_Pos (17U) CAN_F7R1_FB17_Pos (17U) CAN_F4R1_FB25 CAN_F4R1_FB25_Msk RCC_CFGR_SW_HSE 0x00000001U EXTI_SWIER_SWIER13_Pos (13U) CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos) SDIO_CLKCR_WIDBUS_0 (0x1UL << SDIO_CLKCR_WIDBUS_Pos) FSMC_PATT2_ATTHIZ2 FSMC_PATT2_ATTHIZ2_Msk __HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN)) DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos) HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish RCC ((RCC_TypeDef *) RCC_BASE) RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos) DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk CAN_FS1R_FSC CAN_FS1R_FSC_Msk FSMC_PIO4_IOHIZ4 FSMC_PIO4_IOHIZ4_Msk FSMC_BCR3_WAITEN FSMC_BCR3_WAITEN_Msk FSMC_BCR2_MWID_0 (0x1UL << FSMC_BCR2_MWID_Pos) SPI1_MOSI_Pin GPIO_PIN_7 COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE USART_SR_TC USART_SR_TC_Msk USB_OTG_GAHBCFG_PTXFELVL_Pos (8U) CAN_F12R1_FB14 CAN_F12R1_FB14_Msk __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos) CAN_F11R1_FB10_Pos (10U) FSMC_SR4_FEMPT_Pos (6U) ETH_MACDBGR_TFRS_WRITING_Pos (20U) TPI_FIFO0_ITM_bytecount_Pos 27U CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos) RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) MPU_REGION_PRIV_RO ((uint8_t)0x05) RCC_APB1RSTR_TIM5RST_Pos (3U) GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2 xfer_count __PACKED __attribute__((packed, aligned(1))) RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos) GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk FLASH_SR_EOP_Pos (0U) RTC_CR_WUTIE_Pos (14U) ETH_DMASR_ETS_Msk (0x1UL << ETH_DMASR_ETS_Pos) CAN_MCR_TXFP CAN_MCR_TXFP_Msk FSMC_PATT4_ATTWAIT4_2 (0x04UL << FSMC_PATT4_ATTWAIT4_Pos) SYSCFG_MEMRMP_MEM_MODE_0 (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos) CAN_IER_ERRIE CAN_IER_ERRIE_Msk USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH)) HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter FSMC_BCR2_BURSTEN_Pos (8U) RCC_CIR_HSERDYF_Pos (3U) __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED USB_OTG_DOEPEACHMSK1_TOM_Pos (3U) RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk GPIO_BRR_BR3 GPIO_BSRR_BR3 ETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos) CAN_F0R1_FB16 CAN_F0R1_FB16_Msk FSMC_BWTR4_ADDSET_3 (0x8UL << FSMC_BWTR4_ADDSET_Pos) ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos) RCC_CFGR_SWS RCC_CFGR_SWS_Msk CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos) I2C_FLAG_AF 0x00010400U DAC1_CHANNEL_2 DAC_CHANNEL_2 TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS EXTI_EMR_EM13 EXTI_EMR_MR13 CAN_F10R2_FB19_Pos (19U) SYSCFG_EXTICR1_EXTI3_PB 0x1000U RTC_CR_DCE_Msk (0x1UL << RTC_CR_DCE_Pos) CAN_F12R2_FB21 CAN_F12R2_FB21_Msk FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos) CAN_F3R1_FB1_Pos (1U) ETH_DMASR_TPS_Reading_Msk (0x3UL << ETH_DMASR_TPS_Reading_Pos) CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos) CAN_F13R1_FB20_Pos (20U) _NEWLIB_VERSION "4.1.0" RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos) GPIOC ((GPIO_TypeDef *) GPIOC_BASE) RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk TIM_CR1_ARPE_Pos (7U) HAL_FMPI2C_Slave_Sequential_Transmit_DMA HAL_FMPI2C_Slave_Seq_Transmit_DMA SYSCFG_EXTICR1_EXTI0_PG 0x0006U USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) CoreDebug_DEMCR_MON_EN_Pos 16U HAL_DBG_LowPowerConfig(Periph,cmd) (((cmd )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph)) __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4 GPIO_BRR_BR7 GPIO_BSRR_BR7 GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) CAN_F5R2_FB30 CAN_F5R2_FB30_Msk ADC_SMPR2_SMP4_Pos (12U) SDIO_RESP2_CARDSTATUS2_Pos (0U) __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE CAN_F9R2_FB13_Pos (13U) EXTI_EMR_EM17 EXTI_EMR_MR17 CAN_FMR_FINIT CAN_FMR_FINIT_Msk ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos) RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) ADC_CSR_STRT1_Pos (4U) CAN_F13R1_FB14_Pos (14U) EXTI_RTSR_TR7_Pos (7U) __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk RNG_SR_CECS_Pos (1U) EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk RCC_MCO1SOURCE_HSE RCC_CFGR_MCO1_1 CAN_F12R2_FB29_Pos (29U) CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos) HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_IT SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE FSMC_BCR4_WREN_Pos (12U) CAN_F8R1_FB18_Pos (18U) __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE RCC_APB1RSTR_TIM3RST_Pos (1U) DMA_LIFCR_CTCIF0_Pos (5U) CAN_F8R2_FB24_Pos (24U) IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE GPIO_MODER_MODE6_Pos GPIO_MODER_MODER6_Pos CoreDebug_BASE (0xE000EDF0UL) GPIO_BSRR_BR8_Pos (24U) ETH_PTPTSCR_TSARU_Msk (0x1UL << ETH_PTPTSCR_TSARU_Pos) USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos) USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U) ETH_DMAOMR_RSF_Msk (0x1UL << ETH_DMAOMR_RSF_Pos) SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk MPU_REGION_SIZE_512B ((uint8_t)0x08) __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE ETH_MMCCR_CR ETH_MMCCR_CR_Msk CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos) SPI_CR1_SPE_Pos (6U) __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) ETH_DMASR_RPS_Closing_Msk (0x5UL << ETH_DMASR_RPS_Closing_Pos) SDIO_STA_CTIMEOUT_Msk (0x1UL << SDIO_STA_CTIMEOUT_Pos) USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos) DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos) USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk FSMC_PCR3_ECCEN_Pos (6U) CAN_F13R2_FB2 CAN_F13R2_FB2_Msk ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos) CAN_F5R2_FB8_Pos (8U) USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos) RTC_CALIBR_DC_Msk (0x1FUL << RTC_CALIBR_DC_Pos) CAN_F1R2_FB21 CAN_F1R2_FB21_Msk CAN_F1R1_FB20_Pos (20U) CAN_RI0R_RTR_Pos (1U) CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos) __HAL_HCD_DISABLE(__HANDLE__) (void)USB_DisableGlobalInt ((__HANDLE__)->Instance) PHY_LOOPBACK ((uint16_t)0x4000U) FSMC_PATT2_ATTWAIT2_4 (0x10UL << FSMC_PATT2_ATTWAIT2_Pos) I2C_OAR1_ADD4_Pos (4U) __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS CAN_IER_LECIE CAN_IER_LECIE_Msk RNG_SR_CECS RNG_SR_CECS_Msk FSMC_BWTR1_ACCMOD_1 (0x2UL << FSMC_BWTR1_ACCMOD_Pos) CAN_F9R2_FB5 CAN_F9R2_FB5_Msk RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk ADC_JOFR4_JOFFSET4_Pos (0U) RCC_PLLP_DIV2 0x00000002U RCC_PLLMUL_16 RCC_PLL_MUL16 lpm_enable SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk TIM_BDTR_DTG TIM_BDTR_DTG_Msk ETH_PTPTSLUR_TSUPNS_Pos (31U) __HAL_RCC_SDIO_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST)) RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos) RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk FSMC_BTR4_CLKDIV_Msk (0xFUL << FSMC_BTR4_CLKDIV_Pos) USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) FSMC_PMEM4_MEMSET4_Msk (0xFFUL << FSMC_PMEM4_MEMSET4_Pos) RCC_PLLCFGR_PLLQ_Pos (24U) RTC_TAFCR_TAMPFLT_1 (0x2UL << RTC_TAFCR_TAMPFLT_Pos) GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) || ((STRETCH) == I2C_NOSTRETCH_ENABLE)) CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos) CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos) CAN_F1R1_FB10 CAN_F1R1_FB10_Msk TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) _BSD_SIZE_T_  GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos) MPU_TYPE_SEPARATE_Msk (1UL ) unsigned CAN_F3R1_FB30_Pos (30U) __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) DMA_HIFCR_CTCIF5_Pos (11U) CAN_F4R2_FB17 CAN_F4R2_FB17_Msk FSMC_BTR1_DATLAT_Pos (24U) GPIO_AF3_TIM8 ((uint8_t)0x03) FSMC_BCR4_WAITCFG FSMC_BCR4_WAITCFG_Msk CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk CAN_F6R2_FB19 CAN_F6R2_FB19_Msk __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) FSMC_BWTR1_ADDSET_Msk (0xFUL << FSMC_BWTR1_ADDSET_Pos) USART_GTPR_GT_Pos (8U) ITM_IWR_ATVALIDM_Pos 0U EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos) USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos) USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U) CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk ETH_PTPTSSR_TSTTR_Pos (5U) GPIO_MODER_MODE12_Msk GPIO_MODER_MODER12_Msk CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos) HCD_PHY_ULPI 1U RCC_APB2LPENR_ADC2LPEN_Pos (9U) ___int_least8_t_defined 1 GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1 CAN_F5R1_FB17_Pos (17U) __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN)) __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET ETH_MACA3HR_MBC_Pos (24U) _MACHINE__DEFAULT_TYPES_H  CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos) GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) DMA_SxFCR_FTH_Pos (0U) RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) GPIO_PUPDR_PUPD9_Pos (18U) __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16 SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) __STM32F4xx_HAL_I2C_EX_H  USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk CAN_F1R2_FB1_Pos (1U) SPI_I2SCFGR_DATLEN_Pos (1U) CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos) GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) FSMC_BCR3_WAITCFG_Msk (0x1UL << FSMC_BCR3_WAITCFG_Pos) ETH_MACDBGR_MSFRWCS_Pos (1U) USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos) CR_PLLSAION_BB RCC_CR_PLLSAION_BB RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk CAN_TI1R_STID_Pos (21U) RCC_PLLDIV_4 RCC_PLL_DIV4 CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos) TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos) __HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN)) CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos) CAN_F6R1_FB5 CAN_F6R1_FB5_Msk EXTI_PR_PR2 EXTI_PR_PR2_Msk TIM_SR_CC1IF TIM_SR_CC1IF_Msk IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_BYPASS)) EXTI_EMR_MR8 EXTI_EMR_MR8_Msk CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos) RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos) WINT_MIN (__WINT_MIN__) EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos) CAN_FM1R_FBM16_Msk (0x1UL << CAN_FM1R_FBM16_Pos) I2C_7BIT_ADD_WRITE(__ADDRESS__) ((uint8_t)((__ADDRESS__) & (uint8_t)(~I2C_OAR1_ADD0))) DAC_SWTRIGR_SWTRIG1_Pos (0U) CAN_F7R1_FB27_Pos (27U) CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos) HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC FSMC_BWTR4_ADDHLD FSMC_BWTR4_ADDHLD_Msk ETH_MACFCR_ZQPD ETH_MACFCR_ZQPD_Msk CAN_F2R2_FB10_Pos (10U) SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE HCD_DEVICE_SPEED_FULL 1U I2S3_SCK_Pin GPIO_PIN_10 GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) FSMC_BCR1_WAITCFG_Msk (0x1UL << FSMC_BCR1_WAITCFG_Pos) CAN_TDH1R_DATA7_Pos (24U) TIM13 ((TIM_TypeDef *) TIM13_BASE) SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk ETH_MACDBGR_TFRS_WAITING_Msk (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos) USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos) __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos) USB_OTG_DOEPCTL_SNAK_Pos (27U) FSMC_BTR3_DATAST_1 (0x02UL << FSMC_BTR3_DATAST_Pos) FSMC_BTR4_ADDHLD_Msk (0xFUL << FSMC_BTR4_ADDHLD_Pos) RCC_AHB2LPENR_RNGLPEN_Pos (6U) FSMC_BCR2_MTYP_1 (0x2UL << FSMC_BCR2_MTYP_Pos) CAN_F5R1_FB7 CAN_F5R1_FB7_Msk USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) TIM_SMCR_ETP TIM_SMCR_ETP_Msk DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos) USART_SR_TC_Pos (6U) RCC_AHB3ENR_FSMCEN_Pos (0U) CAN_F4R2_FB7 CAN_F4R2_FB7_Msk RCC_APB1RSTR_DACRST_Pos (29U) FPU_FPCCR_THREAD_Pos 3U GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos) TIM_DMABase_CCR3 TIM_DMABASE_CCR3 __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL EXTI_EMR_MR13_Pos (13U) IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5)) USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos) CAN_F3R2_FB21_Pos (21U) CAN_F9R2_FB25 CAN_F9R2_FB25_Msk RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER I2C_10BIT_HEADER_READ(__ADDRESS__) ((uint8_t)((uint16_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)0x0300)) >> 7) | (uint16_t)(0x00F1)))) __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT DMA_CHANNEL_3 0x06000000U CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos) CAN_FA1R_FACT20_Msk (0x1UL << CAN_FA1R_FACT20_Pos) RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk TIM_EGR_CC4G_Pos (4U) CAN_F4R2_FB20_Pos (20U) CAN_TI2R_TXRQ_Pos (0U) __HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET) ETH_DMASR_ROS_Msk (0x1UL << ETH_DMASR_ROS_Pos) CAN_ESR_BOFF CAN_ESR_BOFF_Msk __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET FSMC_BWTR3_BUSTURN_Msk (0xFUL << FSMC_BWTR3_BUSTURN_Pos) GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos) CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos) CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk TIM_CR2_CCPC_Pos (0U) CAN_F5R1_FB9_Pos (9U) SYSTICK_CLKSOURCE_HCLK 0x00000004U DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk SCB_SHCSR_USGFAULTPENDED_Pos 12U IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM11)) ETH_DMASR_EBS_DataTransfTx_Msk (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos) DAC_CR_DMAUDRIE1_Pos (13U) CAN_F4R1_FB9 CAN_F4R1_FB9_Msk CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos) ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk CAN_F3R2_FB9 CAN_F3R2_FB9_Msk __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk FSMC_BCR4_MTYP_0 (0x1UL << FSMC_BCR4_MTYP_Pos) IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || ((RANGE) == FLASH_VOLTAGE_RANGE_2) || ((RANGE) == FLASH_VOLTAGE_RANGE_3) || ((RANGE) == FLASH_VOLTAGE_RANGE_4)) __O volatile ETH_PTPTSLUR_TSUSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos) ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk TPI_DEVID_AsynClkIn_Pos 5U CONTROL_SPSEL_Pos 1U FSMC_BTR4_ACCMOD_Msk (0x3UL << FSMC_BTR4_ACCMOD_Pos) CAN_F9R1_FB14 CAN_F9R1_FB14_Msk __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk __HAL_RCC_TIM6_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); UNUSED(tmpreg); } while(0U) GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos) FSMC_BWTR2_DATAST_6 (0x40UL << FSMC_BWTR2_DATAST_Pos) ADC_JSQR_JSQ1_Pos (0U) FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos) CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk ETH_DMASR_MMCS_Pos (27U) CAN_F6R2_FB0 CAN_F6R2_FB0_Msk CAN_F6R2_FB30_Pos (30U) DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk __NEWLIB__ 4 ETH_MACCR_BL_8 0x00000020U DMA_SxCR_CT_Pos (19U) TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT CAN_F12R1_FB24_Pos (24U) GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1 USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk CAN_F10R1_FB31_Pos (31U) FSMC_BWTR4_DATAST_1 0x00000200U USB_OTG_DTHRCTL_ARPEN_Pos (27U) FSMC_PCR4_TAR_Msk (0xFUL << FSMC_PCR4_TAR_Pos) RCC_MCO_NODIV RCC_MCODIV_1 GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) GPIO_OTYPER_OT12_Pos (12U) MPU_REGION_NUMBER0 ((uint8_t)0x00) TIM_CCMR2_IC4PSC_Pos (10U) GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) ETH_PTPTTHR_TTSH_Msk (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos) GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos) DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos) DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos) TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) FSMC_BTR3_ADDHLD_3 (0x8UL << FSMC_BTR3_ADDHLD_Pos) CAN_FS1R_FSC16_Msk (0x1UL << CAN_FS1R_FSC16_Pos) ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) CAN_F8R2_FB17_Pos (17U) CAN_F0R1_FB13_Pos (13U) USART_CR3_EIE_Pos (0U) CAN_TDL0R_DATA2_Pos (16U) RTC_BKP15R RTC_BKP15R_Msk __HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOCEN)) ETH_DMASR_TBUS ETH_DMASR_TBUS_Msk EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos) CAN_F12R1_FB18_Pos (18U) RCC_CLOCKTYPE_HCLK 0x00000002U FLASH_SECTOR_11 11U CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos) __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST)) __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk WWDG_CR_WDGA_Pos (7U) HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmlt TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0 CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos) SCB_CFSR_MEMFAULTSR_Pos 0U __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN)) I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) CAN_BTR_BRP CAN_BTR_BRP_Msk CAN_F0R2_FB30_Pos (30U) CAN_F5R1_FB31 CAN_F5R1_FB31_Msk __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE GPIO_BRR_BR0_Msk GPIO_BSRR_BR0_Msk CAN_F11R2_FB10_Pos (10U) EXTI_LINE_11 (EXTI_GPIO | 0x0Bu) __HAL_FLASH_PREFETCH_BUFFER_ENABLE() (FLASH->ACR |= FLASH_ACR_PRFTEN) __STATIC_INLINE static inline CAN_F1R1_FB2_Pos (2U) GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk DMA_HISR_TEIF5_Pos (9U) CAN_FM1R_FBM CAN_FM1R_FBM_Msk FSMC_BTR3_DATLAT_1 (0x2UL << FSMC_BTR3_DATLAT_Pos) I2C_ADDRESSINGMODE_10BIT (I2C_OAR1_ADDMODE | 0x00004000U) GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk FSMC_PMEM3_MEMWAIT3_4 (0x10UL << FSMC_PMEM3_MEMWAIT3_Pos) DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos) RCC_AHB1LPENR_ETHMACRXLPEN RCC_AHB1LPENR_ETHMACRXLPEN_Msk USB_OTG_DOEPCTL_MPSIZ_Pos (0U) ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos) ETH_MACFFR_DAIF_Pos (3U) RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE FSMC_PCR2_PWID_0 (0x1UL << FSMC_PCR2_PWID_Pos) ETH_DMACHTBAR_HTBAP_Msk (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos) CAN_TSR_TME0 CAN_TSR_TME0_Msk FSMC_SR2_IFS FSMC_SR2_IFS_Msk __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15 CAN_F0R1_FB24_Pos (24U) GPIO_OSPEEDR_OSPEED1_Pos (2U) ADC_RESOLUTION10b ADC_RESOLUTION_10B __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos) GRXFSIZ TIM10 ((TIM_TypeDef *) TIM10_BASE) SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) FLASH_SR_EOP FLASH_SR_EOP_Msk GPIO_AFRL_AFSEL5_Pos (20U) __HAL_I2SEXT_CLEAR_OVRFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_ovr = 0x00U; tmpreg_ovr = I2SxEXT((__HANDLE__)->Instance)->DR; tmpreg_ovr = I2SxEXT((__HANDLE__)->Instance)->SR; UNUSED(tmpreg_ovr); }while(0U) GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos) I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos) FSMC_BCR1_CBURSTRW FSMC_BCR1_CBURSTRW_Msk CAN_F3R1_FB0 CAN_F3R1_FB0_Msk FSMC_BCR4_MWID_1 (0x2UL << FSMC_BCR4_MWID_Pos) ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos) DCMI_ESUR_LSU_Pos (8U) CAN_F8R1_FB27 CAN_F8R1_FB27_Msk ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE ETH_DMASR_TPS_Waiting ETH_DMASR_TPS_Waiting_Msk CAN_F11R2_FB5 CAN_F11R2_FB5_Msk GPIO_AF8_USART6 ((uint8_t)0x08) CAN_F1R1_FB22 CAN_F1R1_FB22_Msk SYSCFG_EXTICR3_EXTI8_PC 0x0002U __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE SDIO_CMD_SDIOSUSPEND_Msk (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos) CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos) CoreDebug_DEMCR_VC_STATERR_Pos 7U USE_HAL_I2C_REGISTER_CALLBACKS 0U SYSCFG_EXTICR3_EXTI9_Pos (4U) CAN_F10R1_FB16 CAN_F10R1_FB16_Msk CAN_FM1R_FBM17_Pos (17U) FSMC_PATT3_ATTHIZ3_Msk (0xFFUL << FSMC_PATT3_ATTHIZ3_Pos) __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos) __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN)) CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk CAN_MSR_WKUI CAN_MSR_WKUI_Msk FSMC_PATT3_ATTWAIT3_Msk (0xFFUL << FSMC_PATT3_ATTWAIT3_Pos) USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos) CAN_F10R1_FB17 CAN_F10R1_FB17_Msk OB_WRPSTATE_DISABLE 0x00000000U __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET SPI_CR2_SSOE SPI_CR2_SSOE_Msk GPIO_MODER_MODER9_Pos (18U) CAN_F12R2_FB3 CAN_F12R2_FB3_Msk FSMC_PMEM3_MEMHIZ3_2 (0x04UL << FSMC_PMEM3_MEMHIZ3_Pos) __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED DMA_FIFOMODE_ENABLE ((uint32_t)DMA_SxFCR_DMDIS) __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE RTC_ISR_INITF RTC_ISR_INITF_Msk SAI_STREOMODE SAI_STEREOMODE CAN_F13R2_FB14_Pos (14U) ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos) USART_CR1_UE_Pos (13U) ETH_PTPTSCR_TSSEME_Msk (0x1UL << ETH_PTPTSCR_TSSEME_Pos) CAN_F13R2_FB23 CAN_F13R2_FB23_Msk GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0 FSMC_PATT2_ATTHIZ2_7 (0x80UL << FSMC_PATT2_ATTHIZ2_Pos) CAN_F3R2_FB9_Pos (9U) HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE CAN_F1R2_FB2 CAN_F1R2_FB2_Msk GPIO_ODR_OD9 GPIO_ODR_OD9_Msk MODE_INPUT (0x0UL << GPIO_MODE_Pos) IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT CAN_FM1R_FBM6_Pos (6U) RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos) GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 CAN_F4R1_FB5 CAN_F4R1_FB5_Msk HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode ETH_MACFFR_DAIF_Msk (0x1UL << ETH_MACFFR_DAIF_Pos) CAN_F9R2_FB19_Pos (19U) GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN)) IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos) FSMC_SR3_IREN FSMC_SR3_IREN_Msk CAN_F4R1_FB18 CAN_F4R1_FB18_Msk DCMI_IER_ERR_IE_Pos (2U) ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos) CAN_FS1R_FSC20_Pos (20U) CAN_F2R1_FB28_Pos (28U) DMA_SxNDT_Pos (0U) GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| ((INSTANCE) == I2S3ext)) TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT())) CAN_F10R2_FB24 CAN_F10R2_FB24_Msk I2C_OAR1_ADD9_Msk (0x1UL << I2C_OAR1_ADD9_Pos) USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos) FSMC_PIO4_IOWAIT4_3 (0x08UL << FSMC_PIO4_IOWAIT4_Pos) IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE RCC_CIR_PLLI2SRDYIE_Pos (13U) ETH_DMASR_EBS_ReadTransf_Pos (24U) CAN_F1R1_FB4 CAN_F1R1_FB4_Msk __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk RCC_MCO2SOURCE_PLLI2SCLK RCC_CFGR_MCO2_0 DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk CAN_F1R2_FB20_Pos (20U) CAN_FM1R_FBM15_Msk (0x1UL << CAN_FM1R_FBM15_Pos) CAN_F0R2_FB4 CAN_F0R2_FB4_Msk HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) TIM_DIER_TDE TIM_DIER_TDE_Msk RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) CoreDebug_DHCSR_DBGKEY_Pos 16U xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) ETH_DMABMR_DA_Pos (1U) USB_OTG_HCINTMSK_DTERRM_Pos (10U) CAN_F12R1_FB28 CAN_F12R1_FB28_Msk __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE GPIO_AF8_UART4 ((uint8_t)0x08) FSMC_PMEM4_MEMHIZ4_5 (0x20UL << FSMC_PMEM4_MEMHIZ4_Pos) TIM_SR_CC2OF TIM_SR_CC2OF_Msk RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk FSMC_PIO4_IOWAIT4 FSMC_PIO4_IOWAIT4_Msk FSMC_PCR2_TAR_2 (0x4UL << FSMC_PCR2_TAR_Pos) TIM_CCMR2_OC3CE_Pos (7U) ETH_DMASR_RBUS_Msk (0x1UL << ETH_DMASR_RBUS_Pos) DWT_CTRL_NOTRCPKT_Pos 27U RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) CAN_MCR_TTCM_Pos (7U) FSMC_BWTR1_ADDHLD_Msk (0xFUL << FSMC_BWTR1_ADDHLD_Pos) SDIO_ICR_DBCKENDC_Msk (0x1UL << SDIO_ICR_DBCKENDC_Pos) CAN_F1R2_FB14_Pos (14U) TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) FSMC_BTR1_ADDSET_3 (0x8UL << FSMC_BTR1_ADDSET_Pos) RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos) GPIO_AF3_TIM9 ((uint8_t)0x03) __HAL_RCC_SDMMC1_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos) CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos) CAN_ESR_REC CAN_ESR_REC_Msk I2C_SPEED(__PCLK__,__SPEED__,__DUTYCYCLE__) (((__SPEED__) <= 100000U)? (I2C_SPEED_STANDARD((__PCLK__), (__SPEED__))) : ((I2C_SPEED_FAST((__PCLK__), (__SPEED__), (__DUTYCYCLE__)) & I2C_CCR_CCR) == 0U)? 1U : ((I2C_SPEED_FAST((__PCLK__), (__SPEED__), (__DUTYCYCLE__))) | I2C_CCR_FS)) DWT_CTRL_CYCCNTENA_Pos 0U HAL_HCD_MODULE_ENABLED  __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE CAN_TSR_TME CAN_TSR_TME_Msk ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 CAN_F3R2_FB30_Pos (30U) RTC_TAFCR_TAMP1TRG_Msk (0x1UL << RTC_TAFCR_TAMP1TRG_Pos) USB_OTG_GOTGINT_HNGDET_Pos (17U) FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) CAN_F12R2_FB13 CAN_F12R2_FB13_Msk __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOALPEN)) USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos) ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos) __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST)) CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos) __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 I2C_MIN_PCLK_FREQ(__PCLK__,__SPEED__) (((__SPEED__) <= 100000U) ? ((__PCLK__) < I2C_MIN_PCLK_FREQ_STANDARD) : ((__PCLK__) < I2C_MIN_PCLK_FREQ_FAST)) __HAL_RCC_SDMMC1_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos) USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET CAN_F5R2_FB23 CAN_F5R2_FB23_Msk FSMC_BCR1_MTYP_Pos (2U) GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos) USB_OTG_GINTMSK_GONAKEFFM_Pos (7U) TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos) ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) ETH_MMCRIR_RFCES_Msk (0x1UL << ETH_MMCRIR_RFCES_Pos) __STM32F4xx_CMSIS_VERSION_SUB2 (0x08U) SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE ADC_CSR_DOVR3 ADC_CSR_OVR3 SDIO_STA_TXDAVL_Pos (20U) __HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET) HAL_HCD_STATE_TIMEOUT CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos) DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos) INTMAX_C(x) __INTMAX_C(x) RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos) HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4 GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1 HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_End __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE CAN_RI1R_STID_Pos (21U) FLASH_SECTOR_TOTAL 12U I2C_SR2_SMBDEFAULT_Pos (5U) __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk SYSCFG_EXTICR3_EXTI9_PH 0x0070U __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE RCC_RTCCLKSOURCE_HSE_DIV7 0x00070300U CAN_F9R1_FB26 CAN_F9R1_FB26_Msk ETH_MACA3HR_MBC_LBits31_24 0x08000000U DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk OB_BOR_OFF ((uint8_t)0x0C) CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos) CAN_FS1R_FSC13_Pos (13U) CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos) PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk FSMC_PATT4_ATTHOLD4_Msk (0xFFUL << FSMC_PATT4_ATTHOLD4_Pos) HAL_FMPI2C_Slave_Sequential_Receive_DMA HAL_FMPI2C_Slave_Seq_Receive_DMA CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos) ETH_MMCCR 0x00000100U DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos) CAN_F13R1_FB3 CAN_F13R1_FB3_Msk ETH_DMAOMR_FTF ETH_DMAOMR_FTF_Msk PWR_PVD_MODE_EVENT_RISING_FALLING 0x00020003U __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE CAN_F3R2_FB18_Pos (18U) SDIO_MASK_CMDRENDIE_Pos (6U) USB_OTG_GINTMSK_IEPINT_Pos (18U) ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos) CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos) RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos) DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk CAN_F8R1_FB12_Pos (12U) DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE) __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos) __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__) (RCC->PLLCFGR = (0x20000000U | (__RCC_PLLSource__) | (__PLLM__)| ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos) | ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos))) GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk CAN_F1R2_FB14 CAN_F1R2_FB14_Msk CAN_F9R1_FB4_Pos (4U) RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos) USB_OTG_GAHBCFG_TXFELVL_Pos (7U) CAN_F8R2_FB21_Pos (21U) USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos) __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE GPIO_AFRL_AFSEL6_Pos (24U) RCC_CLOCKTYPE_PCLK2 0x00000008U FLASH_OPT_KEY1 0x08192A3BU RCC_CR_HSION_Pos (0U) FSMC_BCR4_CPSIZE_2 (0x4UL << FSMC_BCR4_CPSIZE_Pos) DATA_CACHE_ENABLE 1U ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos) ETH_DMAIER_TPSIE ETH_DMAIER_TPSIE_Msk CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos) __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT ETH_DMASR_TSTS_Msk (0x1UL << ETH_DMASR_TSTS_Pos) RCC_CIR_HSIRDYC_Pos (18U) USART_SR_ORE_Msk (0x1UL << USART_SR_ORE_Pos) CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos) CAN_F10R1_FB30 CAN_F10R1_FB30_Msk EXTI_EMR_EM21 EXTI_EMR_MR21 FSMC_PMEM2_MEMHOLD2_4 (0x10UL << FSMC_PMEM2_MEMHOLD2_Pos) ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL ) RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) CAN_F5R1_FB17 CAN_F5R1_FB17_Msk RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk FSMC_BTR2_CLKDIV_Msk (0xFUL << FSMC_BTR2_CLKDIV_Pos) USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U) CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos) CAN_F5R2_FB28_Pos (28U) CAN_FA1R_FACT7_Pos (7U) ADC_SMPR1_SMP14_Pos (12U) CAN_TDL2R_DATA3_Pos (24U) RCC_FLAG_PLLRDY ((uint8_t)0x39) PendSV_Handler HAL_PWR_PVDConfig HAL_PWR_ConfigPVD _ATFILE_SOURCE ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos) USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos) SYSCFG_EXTICR4_EXTI12_PG 0x0006U USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL TICK_INT_PRIORITY 0U _SIZET_  GPIO_MODER_MODE4_0 GPIO_MODER_MODER4_0 TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos) __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos) CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos) USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos) GPIOB ((GPIO_TypeDef *) GPIOB_BASE) CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos) __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET __HAL_RCC_SDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST)) __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN)) ETH_MMCCR_CSR_Pos (1U) ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk VBUS_FS_GPIO_Port GPIOA __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER __weak __attribute__((weak)) FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos) GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos) toggle_out __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD)) TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk DMA_LISR_TCIF1_Pos (11U) ETH_MACA0LR_MACA0L_Msk (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos) RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos) USB_OTG_HCSPLT_XACTPOS_Pos (14U) CAN_F12R2_FB0_Pos (0U) __ASM __asm CAN_IER_FFIE1_Pos (5U) ETH_MMCCR_MCF_Pos (3U) TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES RCC_CLOCKTYPE_SYSCLK 0x00000001U USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk OPTIONBYTE_BOR 0x00000008U GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos) EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos) CAN_F13R1_FB27 CAN_F13R1_FB27_Msk ETH_DMASR_FBES_Pos (13U) __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); UNUSED(tmpreg); } while(0U) GPIO_IDR_IDR_15 GPIO_IDR_ID15 CAN_F12R1_FB2 CAN_F12R1_FB2_Msk EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk ADC_SMPR2_SMP3_Pos (9U) ETH_MACA2LR_MACA2L ETH_MACA2LR_MACA2L_Msk FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos) CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos) __STM32F4xx_HAL_CONF_H  IS_I2S_FULLDUPLEX_MODE(MODE) (((MODE) == I2S_FULLDUPLEXMODE_DISABLE) || ((MODE) == I2S_FULLDUPLEXMODE_ENABLE)) CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos) GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) CAN_F6R2_FB22 CAN_F6R2_FB22_Msk SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) USARTNACK_DISABLED USART_NACK_DISABLE __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET) CAN_F0R2_FB27 CAN_F0R2_FB27_Msk CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos) RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) FSMC_SR2_IREN_Pos (3U) GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos) GPIO_ODR_OD5_Pos (5U) USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U) CAN_F12R2_FB18_Pos (18U) USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos) CAN_F10R2_FB25_Pos (25U) CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos) ETH_PTPTTLR_TTSL_Pos (0U) USB_OTG_GINTSTS_GINAKEFF_Pos (6U) ETH_PTPTSCR_TSE_Pos (0U) ETH_DMASR_ERS ETH_DMASR_ERS_Msk DAC_CR_WAVE2 DAC_CR_WAVE2_Msk USB_OTG_HCTSIZ_DPID_Pos (29U) IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FF) CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos) GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7 __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos) FSMC_BTR2_ADDHLD_Msk (0xFUL << FSMC_BTR2_ADDHLD_Pos) CAN_MCR_RESET_Pos (15U) SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE UART5 ((USART_TypeDef *) UART5_BASE) DAC_WAVE_NONE 0x00000000U DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos) __STM32F4xx_HAL_PWR_EX_H  __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ARM_MPU_CACHEP_WB_WRA 1U TIM_CCER_CC2NP_Pos (7U) GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos) RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos) SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk __PACKED_UNION union __attribute__((packed, aligned(1))) GPIO_OSPEEDR_OSPEED14_Pos (28U) CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos) __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk CAN_F2R2_FB13 CAN_F2R2_FB13_Msk DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos) RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7)) TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) AES_FLAG_WRERR CRYP_FLAG_WRERR FSMC_BTR2_DATAST_7 (0x80UL << FSMC_BTR2_DATAST_Pos) __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_ENABLE_IT() RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos) CAN_F11R2_FB4 CAN_F11R2_FB4_Msk SYSCFG_EXTICR2_EXTI7_PB 0x1000U RTC_CR_OSEL RTC_CR_OSEL_Msk RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1 DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos) __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET __HAL_FLASH_PREFETCH_BUFFER_DISABLE() (FLASH->ACR &= (~FLASH_ACR_PRFTEN)) I2C_SR1_BERR_Msk (0x1UL << I2C_SR1_BERR_Pos) ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos) TIM_CR1_UDIS_Pos (1U) ETH_MACCR_IFG_Pos (17U) DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk CAN_F1R1_FB17 CAN_F1R1_FB17_Msk TIM_RCR_REP_Pos (0U) FSMC_PMEM3_MEMWAIT3_Pos (8U) TIM_DIER_UDE_Pos (8U) __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) TPI_SPPR_TXMODE_Pos 0U TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk FSMC_PIO4_IOSET4_4 (0x10UL << FSMC_PIO4_IOSET4_Pos) FSMC_BTR2_ACCMOD_Msk (0x3UL << FSMC_BTR2_ACCMOD_Pos) __HAL_I2SEXT_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((I2SxEXT((__HANDLE__)->Instance)->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) ETH_MACDBGR_MMTEA_Pos (16U) USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U) PWR_PVDLEVEL_5 PWR_CR_PLS_LEV5 SYSCFG_EXTICR4_EXTI14_PB 0x0100U DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk CAN_F0R2_FB18_Pos (18U) __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN)) __HAL_DMA_GET_FS(__HANDLE__) (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS))) USB_OTG_DOEPCTL_EPTYP_Pos (18U) FSMC_PCR4_TAR_Pos (13U) __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos) SysTick_Handler IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST)) ETH_MACCR_LM ETH_MACCR_LM_Msk HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo GPIO_ODR_OD13 GPIO_ODR_OD13_Msk CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos) GPIO_AFRL_AFSEL7_Pos (28U) GPIO_MODE_INPUT MODE_INPUT TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U) EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos) CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos) ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk RCC_APB2LPENR_SDIOLPEN_Pos (11U) GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0 __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) RTC_ISR_TSF RTC_ISR_TSF_Msk OB_WRPSTATE_ENABLE 0x00000001U MPU_REGION_SIZE_64MB ((uint8_t)0x19) SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) DMA_FLAG_TEIF2_6 0x00080000U ETH_DMAOMR_DFRF_Pos (24U) FSMC_PATT3_ATTWAIT3_5 (0x20UL << FSMC_PATT3_ATTWAIT3_Pos) ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos) ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos) FSMC_PATT3_ATTSET3_5 (0x20UL << FSMC_PATT3_ATTSET3_Pos) DMA_LIFCR_CDMEIF2_Pos (18U) RCC_APB2LPENR_SPI1LPEN_Pos (12U) CAN_F3R1_FB13_Pos (13U) USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) ADC_MULTIMODE_SUPPORT  __HAL_DBGMCU_UNFREEZE_TIM6() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM6_STOP)) I2C_SR1_ARLO_Pos (9U) GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos) GPIO_BSRR_BS_2 GPIO_BSRR_BS2 USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos) CAN_F2R2_FB28_Pos (28U) FSMC_BTR4_BUSTURN FSMC_BTR4_BUSTURN_Msk __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos) __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN CAN_FA1R_FACT17_Pos (17U) IWDG_SR_PVU_Pos (0U) RNG_SR_SEIS RNG_SR_SEIS_Msk FSMC_BWTR3_ADDHLD_1 (0x2UL << FSMC_BWTR3_ADDHLD_Pos) ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos) USB_OTG_DIEPCTL_NAKSTS_Pos (17U) USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos) CAN_F12R2_FB3_Pos (3U) GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4 IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) CAN_F5R1_FB24 CAN_F5R1_FB24_Msk ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos) TPI_DEVID_MANCVALID_Pos 10U __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN)) CAN_F8R2_FB7_Pos (7U) __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET I2S_CLOCK_PLL (0x00000000U) CAN_F13R2_FB7 CAN_F13R2_FB7_Msk LSI_TIMEOUT_VALUE 2U SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE EXTI_SWIER_SWIER1_Pos (1U) RTC_DR_WDU_Pos (13U) GPIO_BSRR_BS_6 GPIO_BSRR_BS6 ETH_PTPTSCR_TSSTU ETH_PTPTSCR_TSSTU_Msk FLASH_TYPEERASE_SECTORS 0x00000000U IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) I2S_DATAFORMAT_32B ((SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1)) GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk FSMC_PIO4_IOHIZ4_4 (0x10UL << FSMC_PIO4_IOHIZ4_Pos) CAN_TI1R_EXID CAN_TI1R_EXID_Msk RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk HCD_SPEED_HIGH USBH_HS_SPEED FSMC_BWTR2_ADDHLD_2 (0x4UL << FSMC_BWTR2_ADDHLD_Pos) CAN_F9R1_FB7 CAN_F9R1_FB7_Msk FSMC_BCR3_WAITEN_Pos (13U) EXTI_IMR_MR14 EXTI_IMR_MR14_Msk USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk CAN_F11R2_FB26 CAN_F11R2_FB26_Msk GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE FSMC_PATT4_ATTSET4_Pos (0U) EXTI_FTSR_TR3_Pos (3U) FSMC_BWTR3_ADDSET_3 (0x8UL << FSMC_BWTR3_ADDSET_Pos) __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos) GPIO_AF3_TIM10 ((uint8_t)0x03) USB_OTG_DCFG_PERSCHIVL_Pos (24U) CAN_F0R1_FB19 CAN_F0R1_FB19_Msk DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk ETH_MMCCR_ROR ETH_MMCCR_ROR_Msk CAN_F8R1_FB15 CAN_F8R1_FB15_Msk CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos) __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE DWT_CPICNT_CPICNT_Pos 0U __HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN)) CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos) __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8 DCMI_SR_VSYNC_Pos (1U) __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED FSMC_BTR2_DATAST_0 (0x01UL << FSMC_BTR2_DATAST_Pos) CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk FSMC_PIO4_IOWAIT4_4 (0x10UL << FSMC_PIO4_IOWAIT4_Pos) ADC_CSR_STRT2 ADC_CSR_STRT2_Msk RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI CAN_F7R1_FB10 CAN_F7R1_FB10_Msk USE_HAL_NOR_REGISTER_CALLBACKS 0U SDIO_CLKCR_WIDBUS_1 (0x2UL << SDIO_CLKCR_WIDBUS_Pos) OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET CAN_F1R1_FB15 CAN_F1R1_FB15_Msk FSMC_PCR3_TAR_2 (0x4UL << FSMC_PCR3_TAR_Pos) CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos) USART2_BASE (APB1PERIPH_BASE + 0x4400UL) RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk CAN_FilterFIFO0 CAN_FILTER_FIFO0 HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos) CAN_F7R2_FB9 CAN_F7R2_FB9_Msk RCC_BDCR_BYTE0_ADDRESS (PERIPH_BASE + RCC_BDCR_OFFSET) I2C_CR1_SWRST_Pos (15U) CAN_FFA1R_FFA21_Msk (0x1UL << CAN_FFA1R_FFA21_Pos) GPIO_AF7_USART3 ((uint8_t)0x07) USB_OTG_NPTXFD_Pos (16U) GPIO_BRR_BR7_Msk GPIO_BSRR_BR7_Msk RCC_IT_LSERDY ((uint8_t)0x02) RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos) GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk FLASH_SR_SOP_Pos (1U) FSMC_BTR3_BUSTURN_0 (0x1UL << FSMC_BTR3_BUSTURN_Pos) __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos) USB_OTG_TX0FSA_Pos (0U) ETH_PTPTSLR_STSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos) DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos) SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) UID_BASE 0x1FFF7A10UL CAN_F13R2_FB15 CAN_F13R2_FB15_Msk CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos) USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk GPIO_IDR_ID9 GPIO_IDR_ID9_Msk RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos) FSMC_BCR3_FACCEN_Pos (6U) TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS CAN_F4R2_FB0_Pos (0U) CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos) ETH_MACFCR_PLT ETH_MACFCR_PLT_Msk EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos) CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos) RCC_RTCCLKSOURCE_HSE_DIV28 0x001C0300U CAN_FA1R_FACT14_Msk (0x1UL << CAN_FA1R_FACT14_Pos) CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos) ETH_DMAOMR_TTC_64Bytes 0x00000000U DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk FSMC_PATT4_ATTSET4_6 (0x40UL << FSMC_PATT4_ATTSET4_Pos) IS_SPI_FIRST_BIT(__BIT__) (((__BIT__) == SPI_FIRSTBIT_MSB) || ((__BIT__) == SPI_FIRSTBIT_LSB)) CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos) EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos) FSMC_PCR4_ECCPS_2 (0x4UL << FSMC_PCR4_ECCPS_Pos) USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U) DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos) CAN_F10R2_FB16 CAN_F10R2_FB16_Msk xPSR_N_Pos 31U __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE __HAL_DBGMCU_UNFREEZE_CAN1() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN1_STOP)) CAN_F12R1_FB13_Pos (13U) CAN_F10R1_FB20_Pos (20U) GPIO_BSRR_BS_14 GPIO_BSRR_BS14 USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos) CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos) USB_OTG_DOEPEACHMSK1_BIM_Pos (9U) GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE PWR_CR_PVDE_Pos (4U) __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET USART_SR_ORE_Pos (3U) USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos) TIM_CR1_CMS_Pos (5U) CAN_F9R2_FB16_Pos (16U) IS_SPI_DIRECTION_2LINES(__MODE__) ((__MODE__) == SPI_DIRECTION_2LINES) GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE CMP_PD_BitNumber CMP_PD_BIT_NUMBER SPI_DR_DR_Pos (0U) ADC_JSQR_JL_Pos (20U) SPI_PHASE_2EDGE SPI_CR1_CPHA FSMC_SR2_ILEN FSMC_SR2_ILEN_Msk RCC_AHB1ENR_ETHMACTXEN_Pos (26U) CAN_TDT0R_TGT_Pos (8U) ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos) CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos) SCB_DFSR_HALTED_Msk (1UL ) _INT32_EQ_LONG  EXTI_PR_PR19_Pos (19U) CAN_F2R2_FB20 CAN_F2R2_FB20_Msk CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) DMA_NORMAL 0x00000000U DMA_MBURST_INC16 ((uint32_t)DMA_SxCR_MBURST) CAN_F6R2_FB13_Pos (13U) EXTI_IMR_MR22_Pos (22U) CAN_TSR_ALST0_Pos (2U) ETH_MACDBGR_RFRCS_FLUSHING_Msk (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos) GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos) ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos) GPIO_LCKR_LCK7_Pos (7U) I2C_SR2_MSL_Msk (0x1UL << I2C_SR2_MSL_Pos) CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1 __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos) ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos) ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos) USB_OTG_HPTXFSIZ_PTXFD_Pos (16U) ADC_CSR_AWD3_Msk (0x1UL << ADC_CSR_AWD3_Pos) DMA_SxCR_CHSEL_2 0x08000000U CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) __CMSIS_COMPILER_H  USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos) CAN_F6R1_FB23 CAN_F6R1_FB23_Msk DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk ETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos) CAN_F0R1_FB28 CAN_F0R1_FB28_Msk __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOHLPEN)) USB_OTG_HCSPLT_COMPLSPLT_Pos (16U) I2C_GENERALCALL_ENABLE I2C_CR1_ENGC __HAL_RCC_ADC1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); UNUSED(tmpreg); } while(0U) CAN_F9R2_FB1_Pos (1U) CAN_F6R1_FB18 CAN_F6R1_FB18_Msk SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos) CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT)) RTC_ALRMAR_MSK1_Pos (7U) EXTI_IMR_MR16_Pos (16U) RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) CSR_OFFSET_BB PWR_CSR_OFFSET_BB GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0 ETH_MAC_RXFIFO_FULL 0x00000300U SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) CAN_F12R1_FB4_Pos (4U) INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1) RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM __size_t__  CAN_F7R1_FB0 CAN_F7R1_FB0_Msk SCB_CFSR_IACCVIOL_Msk (1UL ) USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC CAN_F8R2_FB23_Pos (23U) PHY_READ_TO 0x0000FFFFU CAN_F8R1_FB8_Pos (8U) CAN_TSR_ABRQ1_Pos (15U) RCC_PLLMUL_24 RCC_PLL_MUL24 EXTI_CONFIG (0x02uL << EXTI_PROPERTY_SHIFT) I2C_SR1_BERR I2C_SR1_BERR_Msk GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk PWR_CR_PLS_Pos (5U) RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos) ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk I2C_SR1_PECERR I2C_SR1_PECERR_Msk __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL ) __HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST)) USE_HAL_SDRAM_REGISTER_CALLBACKS 0U USB_OTG_GINTSTS_OEPINT_Pos (19U) CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos) USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U) ADC_CSR_OVR2 ADC_CSR_OVR2_Msk do_ping RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos) RCC_PLLCFGR_PLLSRC_HSI 0x00000000U RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8 ETH_MMCTIR_TGFSCS_Msk (0x1UL << ETH_MMCTIR_TGFSCS_Pos) USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos) GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) CAN_F9R1_FB19 CAN_F9R1_FB19_Msk TIM8 ((TIM_TypeDef *) TIM8_BASE) I2S_FLAG_MASK (SPI_SR_RXNE | SPI_SR_TXE | SPI_SR_UDR | SPI_SR_OVR | SPI_SR_FRE | SPI_SR_CHSIDE | SPI_SR_BSY) CAN_FFA1R_FFA1_Pos (1U) __HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET) FSMC_PATT2_ATTHOLD2_5 (0x20UL << FSMC_PATT2_ATTHOLD2_Pos) CAN_F11R1_FB27 CAN_F11R1_FB27_Msk CAN_F2R1_FB14 CAN_F2R1_FB14_Msk CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos) RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) FSMC_BTR3_DATAST FSMC_BTR3_DATAST_Msk TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) CAN_F5R2_FB2 CAN_F5R2_FB2_Msk CAN_F2R2_FB11_Pos (11U) EXTI_RTSR_TR18_Pos (18U) CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos) USE_HAL_UART_REGISTER_CALLBACKS 0U HAL_HCD_STATE_ERROR ADC_CSR_JSTRT1_Pos (3U) CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos) CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos) CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2 RCC_AHB1LPENR_ETHMACPTPLPEN RCC_AHB1LPENR_ETHMACPTPLPEN_Msk RCC_APB2LPENR_TIM10LPEN_Pos (17U) CAN_F2R1_FB23_Pos (23U) RTC_ALRMBR_HT_Pos (20U) CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos) FSMC_BCR2_MWID_1 (0x2UL << FSMC_BCR2_MWID_Pos) RCC_MCO1SOURCE_LSE RCC_CFGR_MCO1_0 CAN_F11R1_FB23_Pos (23U) CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos) DMA_SxFCR_FS DMA_SxFCR_FS_Msk MPU_RASR_ATTRS_Pos 16U CAN_FM1R_FBM4_Pos (4U) RCC_AHB3_SUPPORT  PLLI2S_TIMEOUT_VALUE 2U MPU_TYPE_DREGION_Pos 8U USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos) RTC_TAFCR_TAMPFLT_Pos (11U) FSMC_PMEM4_MEMWAIT4_5 (0x20UL << FSMC_PMEM4_MEMWAIT4_Pos) CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos) __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE DMA_HISR_TEIF7_Pos (25U) CAN_F10R2_FB5 CAN_F10R2_FB5_Msk DAC_CR_EN2_Pos (16U) USART6 ((USART_TypeDef *) USART6_BASE) WWDG_CFR_W4 WWDG_CFR_W_4 GPIO_MODER_MODE0_1 GPIO_MODER_MODER0_1 ETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk RCC_APB2LPENR_USART6LPEN_Pos (5U) __HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST)) USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U) FSMC_Bank2_3 ((FSMC_Bank2_3_TypeDef *) FSMC_Bank2_3_R_BASE) FSMC_PMEM4_MEMWAIT4_0 (0x01UL << FSMC_PMEM4_MEMWAIT4_Pos) USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk CAN_F4R2_FB4 CAN_F4R2_FB4_Msk RCC_AHB1RSTR_DMA2RST_Pos (22U) RCC_AHB1ENR_GPIOEEN_Pos (4U) TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos) CAN_F2R1_FB17_Pos (17U) ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk __uint16_t GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) __HAL_DBGMCU_FREEZE_TIM9() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM9_STOP)) SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos) SCB_SCR_SEVONPEND_Pos 4U __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos) CAN_F13R1_FB16 CAN_F13R1_FB16_Msk FSMC_BWTR4_BUSTURN_Pos (16U) CAN_F13R1_FB6 CAN_F13R1_FB6_Msk SYSCFG_PMC_MII_RMII_SEL SYSCFG_PMC_MII_RMII_SEL_Msk DCMI_CR_CM_Pos (1U) CAN_F4R1_FB1_Pos (1U) USB_OTG_GINTSTS_ENUMDNE_Pos (13U) RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos) FSMC_BCR4_MWID_0 (0x1UL << FSMC_BCR4_MWID_Pos) CAN_F13R2_FB20_Pos (20U) DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE) SDIO_DTIMER_DATATIME_Pos (0U) USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos) RCC_CSR_WWDGRSTF_Pos (30U) ADC_CR1_EOCIE_Pos (5U) INT32_MAX (__INT32_MAX__) EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos) TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos) CAN_F3R2_FB7 CAN_F3R2_FB7_Msk RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8 ADC_CR1_DISCEN_Pos (11U) CAN_F4R2_FB29 CAN_F4R2_FB29_Msk CAN_FFA1R_FFA25_Pos (25U) RCC_APB1ENR_PWREN_Pos (28U) SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk FSMC_BWTR1_ACCMOD_Msk (0x3UL << FSMC_BWTR1_ACCMOD_Pos) __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos) SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1) _INT16_T_DECLARED  CAN_F4R1_FB27_Pos (27U) __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7 DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL) COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3 CAN_F7R1_FB0_Pos (0U) CAN_FS1R_FSC1_Pos (1U) RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos) RCC_MCO_DIV8 RCC_MCODIV_8 EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos) DWT_FUNCTION_FUNCTION_Msk (0xFUL ) IS_EXTI_LINE(__EXTI_LINE__) ((((__EXTI_LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_PIN_MASK)) == 0x00u) && ((((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG) || (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO)) && (((__EXTI_LINE__) & EXTI_PIN_MASK) < EXTI_LINE_NB)) ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) GPIO_BSRR_BR1_Pos (17U) I2C_CR2_FREQ I2C_CR2_FREQ_Msk DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos) RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos) CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos) ETH_MACFCR_PT ETH_MACFCR_PT_Msk __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED EXTI_SWIER_SWIER14_Pos (14U) TIM_EGR_CC1G TIM_EGR_CC1G_Msk CAN_F12R1_FB11 CAN_F12R1_FB11_Msk GPIO_AF2_TIM4 ((uint8_t)0x02) CAN_F4R2_FB0 CAN_F4R2_FB0_Msk WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos) RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos) FSMC_PIO4_IOHOLD4_2 (0x04UL << FSMC_PIO4_IOHOLD4_Pos) __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos) RTC_TR_MNT RTC_TR_MNT_Msk GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk ETH_MACPMTCSR_PD_Pos (0U) RCC_APB2RSTR_USART6RST_Pos (5U) FLASH_OPTCR_BOR_LEV_1 0x00000008U MAC_ADDR4 0U GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos) RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) CAN_F10R2_FB4_Pos (4U) DAC_CR_DMAEN1_Pos (12U) CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk CAN_F12R2_FB8 CAN_F12R2_FB8_Msk EXTI_PR_PR19 EXTI_PR_PR19_Msk __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE FSMC_PCR4_ECCEN_Pos (6U) FSMC_PMEM2_MEMSET2_6 (0x40UL << FSMC_PMEM2_MEMSET2_Pos) CAN_F6R2_FB15 CAN_F6R2_FB15_Msk __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE CAN_F6R2_FB8_Pos (8U) CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos) RCC_SYSCLKSOURCE_PLLRCLK ((uint32_t)(RCC_CFGR_SW_0 | RCC_CFGR_SW_1)) USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk CAN_F3R2_FB13_Pos (13U) ETH_MACDBGR_RFRCS_FLUSHING_Pos (5U) CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos) DCMI_ICR_ERR_ISC_Pos (2U) CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish PHY_SR ((uint16_t)0x10U) CAN_F9R1_FB24_Pos (24U) CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos) CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos) __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET) USART_CR3_IRLP USART_CR3_IRLP_Msk ETH_MACDBGR_RFFL_FULL_Pos (8U) RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk FSMC_PMEM4_MEMHIZ4_Msk (0xFFUL << FSMC_PMEM4_MEMHIZ4_Pos) __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE __need_wchar_t SPI_POLARITY_HIGH SPI_CR1_CPOL CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos) GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk USART_CR2_CLKEN_Pos (11U) CAN_F13R2_FB3_Pos (3U) DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk DMA_MDATAALIGN_WORD ((uint32_t)DMA_SxCR_MSIZE_1) CAN_F9R2_FB7_Pos (7U) RCC_CIR_CSSF_Pos (7U) CAN_FM1R_FBM18_Msk (0x1UL << CAN_FM1R_FBM18_Pos) DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) SYSCFG_EXTICR1_EXTI1_PF 0x0050U GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk CAN_F0R1_FB6 CAN_F0R1_FB6_Msk ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) EXTI_FTSR_TR11_Pos (11U) CR_MRLVDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (MRLVDS_BIT_NUMBER * 4U)) __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET CAN_F5R2_FB23_Pos (23U) USB_OTG_GOTGCTL_ASVLD_Pos (18U) TIM_CR2_OIS1N_Pos (9U) CAN_FA1R_FACT18_Msk (0x1UL << CAN_FA1R_FACT18_Pos) GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) ETH_MACFCR_PLT_Minus256 ETH_MACFCR_PLT_Minus256_Msk TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos) CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos) MEMS_INT2_Pin GPIO_PIN_1 EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); UNUSED(tmpreg); } while(0U) GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5 USART_CR2_STOP USART_CR2_STOP_Msk __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE FSMC_PCR2_PTYP_Msk (0x1UL << FSMC_PCR2_PTYP_Pos) RCC_HSI_ON ((uint8_t)0x01) FSMC_BCR1_WAITPOL FSMC_BCR1_WAITPOL_Msk SCB_CFSR_USGFAULTSR_Pos 16U RTC_CR_COE_Pos (23U) CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos) SYSCFG_EXTICR2_EXTI5_PG 0x0060U CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos) ETH_MMCTIR_TGFMSCS ETH_MMCTIR_TGFMSCS_Msk SYSCFG_EXTICR4_EXTI15_PB 0x1000U USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk I2C_SR1_TXE_Pos (7U) CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos) CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) SDIO_MASK_RXACTIE_Pos (13U) IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2) || ((INSTANCE) == I2C3)) INT64_MAX (__INT64_MAX__) CAN_F5R2_FB17_Pos (17U) GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) DMA_FLAG_TEIF3_7 0x02000000U __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos) __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE ETH_MACA0LR_MACA0L_Pos (0U) FSMC_PCR2_TAR_Msk (0xFUL << FSMC_PCR2_TAR_Pos) USART_CR1_OVER8_Pos (15U) RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) CAN_FA1R_FACT24_Msk (0x1UL << CAN_FA1R_FACT24_Pos) GPIO_ODR_ODR_8 GPIO_ODR_OD8 FSMC_PIO4_IOSET4_6 (0x40UL << FSMC_PIO4_IOSET4_Pos) PWR_PVDLEVEL_1 PWR_CR_PLS_LEV1 CAN_F2R2_FB1_Pos (1U) RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED USB_OTG_GINTMSK_SRQIM_Pos (30U) RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos) GPIO_ODR_OD15_Pos (15U) ETH_PTPSSIR_STSSI_Pos (0U) __HAL_RCC_WWDG_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET) DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos) ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos) CAN_F2R1_FB21 CAN_F2R1_FB21_Msk TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk SCB_SHCSR_MONITORACT_Pos 8U CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB EXTI_EMR_EM2 EXTI_EMR_MR2 HCD_DEVICE_SPEED_LOW 2U USB_OTG_HFIR_FRIVL_Pos (0U) GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) FSMC_PATT4_ATTHIZ4_1 (0x02UL << FSMC_PATT4_ATTHIZ4_Pos) CAN_F5R2_FB28 CAN_F5R2_FB28_Msk __HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET) RTC_BKP13R_Pos (0U) HAL_MAX_DELAY 0xFFFFFFFFU SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) USB_OTG_GOTGCTL_SRQ_Pos (1U) __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U) EXTI_EMR_EM18 EXTI_EMR_MR18 ADC_CR1_SCAN_Pos (8U) __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk USBx_DFIFO(i) *(__IO uint32_t *)(USBx_BASE + USB_OTG_FIFO_BASE + ((i) * USB_OTG_FIFO_SIZE)) CAN_F7R2_FB27_Pos (27U) SD_SDMMC_SEND_IF_COND SD_SDIO_SEND_IF_COND CAN_FMR_CAN2SB_Pos (8U) RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk CAN_RI0R_EXID CAN_RI0R_EXID_Msk ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos) ETH_MACCR_IFG ETH_MACCR_IFG_Msk CAN_F11R1_FB28_Pos (28U) __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET FSMC_BTR1_DATLAT_1 (0x2UL << FSMC_BTR1_DATLAT_Pos) ADC_CSR_EOC2 ADC_CSR_EOC2_Msk MPU_HARDFAULT_NMI MPU_CTRL_HFNMIENA_Msk __INLINE inline GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE SCB_CFSR_MEMFAULTSR_Msk (0xFFUL ) EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos) FSMC_PMEM3_MEMHOLD3_5 (0x20UL << FSMC_PMEM3_MEMHOLD3_Pos) CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos) EXTI_EVT (0x2UL << EXTI_MODE_Pos) CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) SDIO_STA_RXDAVL_Pos (21U) CAN_FS1R_FSC27_Msk (0x1UL << CAN_FS1R_FSC27_Pos) __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE CAN_F10R2_FB20_Pos (20U) __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT DWT_FOLDCNT_FOLDCNT_Pos 0U GPIO_BSRR_BS_15 GPIO_BSRR_BS15 RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos) __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET RCC_PLLP_DIV4 0x00000004U FSMC_SR2_IFEN_Pos (5U) EXTI_PR_PR7_Pos (7U) __HAL_I2C_SPEED I2C_SPEED __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__))) PWR_CR_CWUF PWR_CR_CWUF_Msk SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos) I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos) __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN)) SCB_SCR_SLEEPONEXIT_Pos 1U DMA_MINC_DISABLE 0x00000000U CAN_F7R2_FB14 CAN_F7R2_FB14_Msk __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg CAN_F1R2_FB19 CAN_F1R2_FB19_Msk CAN_F0R2_FB8 CAN_F0R2_FB8_Msk CAN_F10R1_FB4 CAN_F10R1_FB4_Msk ETH_PTPTSSR_TSTTR ETH_PTPTSSR_TSTTR_Msk TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos) ADC_JOFR2_JOFFSET2_Pos (0U) CAN_MSR_RX_Pos (11U) FPU_MVFR1_D_NaN_mode_Pos 4U FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0UL) I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk RCC_PLLMUL_8 RCC_PLL_MUL8 CAN_F6R1_FB8_Pos (8U) CAN_F10R1_FB5_Pos (5U) ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) USB_OTG_GOTGCTL_BSVLD_Pos (19U) RCC_PLLVCO_OUTPUT_MAX 432000000U RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) OTG_FS_DM_Pin GPIO_PIN_11 PWR_CR_VOS_Msk (0x1UL << PWR_CR_VOS_Pos) __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE CAN_F6R1_FB9_Pos (9U) CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos) FSMC_PATT3_ATTHIZ3_4 (0x10UL << FSMC_PATT3_ATTHIZ3_Pos) PHY_FULLDUPLEX_10M ((uint16_t)0x0100U) USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos) HC_IDLE CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos) __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) CAN_F12R2_FB30_Pos (30U) CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos) CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos) __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACTXLPEN)) RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk CAN_F4R1_FB21_Pos (21U) FSMC_SR2_ILEN_Pos (4U) EXTI_IMR_IM13 EXTI_IMR_MR13 ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos) TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) RCC_PLLI2SCFGR_RST_VALUE 0x20003000U TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) ETH_MACCR_APCS ETH_MACCR_APCS_Msk OB_RDP_LEVEL_2 ((uint8_t)0xCC) RCC_PERIPHCLK_SDMMC1 RCC_PERIPHCLK_SDIO GPIO_PUPDR_PUPD14_Pos (28U) FSMC_BCR2_EXTMOD_Msk (0x1UL << FSMC_BCR2_EXTMOD_Pos) IS_SPI_CPOL(__CPOL__) (((__CPOL__) == SPI_POLARITY_LOW) || ((__CPOL__) == SPI_POLARITY_HIGH)) CAN_F13R1_FB4_Pos (4U) I2C_CR2_ITERREN_Msk (0x1UL << I2C_CR2_ITERREN_Pos) ETH_MMCRFCECR_RFCEC_Msk (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos) CAN_F3R2_FB5 CAN_F3R2_FB5_Msk DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos) USB_OTG_DIEPINT_INEPNM_Pos (5U) CAN_F9R1_FB8_Pos (8U) RTC_TSTR_MNT RTC_TSTR_MNT_Msk USART_CR1_SBK_Pos (0U) __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) CAN_F12R2_FB24_Pos (24U) HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef RTC_ALRMAR_SU_Pos (0U) DCMI_ICR_FRAME_ISC_Pos (0U) CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos) RCC_MCODIV_1 0x00000000U CAN_RI1R_RTR CAN_RI1R_RTR_Msk RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos) RCC_CR_PLLON_Pos (24U) RCC_AHB1ENR_GPIOBEN_Pos (1U) DMA_LISR_TEIF1_Pos (9U) FSMC_PMEM2_MEMHOLD2_Msk (0xFFUL << FSMC_PMEM2_MEMHOLD2_Pos) CAN_F1R2_FB3_Pos (3U) EXTI_IMR_IM17 EXTI_IMR_MR17 FSMC_BCR4_CBURSTRW FSMC_BCR4_CBURSTRW_Msk CAN_TDT0R_TIME_Pos (16U) __HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST)) __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN)) ETH_MACFFR_SAIF ETH_MACFFR_SAIF_Msk ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ETH_DMASR_TUS_Msk (0x1UL << ETH_DMASR_TUS_Pos) TIM_CR1_CEN TIM_CR1_CEN_Msk FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk RTC_TSTR_PM_Pos (22U) ETH_MACIMR_TSTIM_Msk (0x1UL << ETH_MACIMR_TSTIM_Pos) CAN_FA1R_FACT26_Msk (0x1UL << CAN_FA1R_FACT26_Pos) DCMI_MISR_VSYNC_MIS DCMI_MIS_VSYNC_MIS IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) ETH_DMAIER_TJTIE_Msk (0x1UL << ETH_DMAIER_TJTIE_Pos) RCC_AHB1RSTR_OTGHRST_Msk (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos) GPIO_AF1_TIM2 ((uint8_t)0x01) DMA_SxNDT DMA_SxNDT_Msk USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk USB_OTG_DEVICE_BASE 0x800UL ETH_MMCCR_ROR_Msk (0x1UL << ETH_MMCCR_ROR_Pos) __HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE) __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) __CORE_CM4_H_DEPENDANT  ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4 USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos) FSMC_PATT2_ATTWAIT2_3 (0x08UL << FSMC_PATT2_ATTWAIT2_Pos) USB_OTG_GOTGCTL_DBCT_Pos (17U) RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk ADC3_BASE (APB2PERIPH_BASE + 0x2200UL) GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL) GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk DMA_HISR_FEIF5_Pos (6U) CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk CAN_F3R1_FB20 CAN_F3R1_FB20_Msk CAN_F12R1_FB7 CAN_F12R1_FB7_Msk FSMC_BWTR4_ADDSET FSMC_BWTR4_ADDSET_Msk CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos) USBD_HSINFS_SPEED 1U SDIO_RESP0_CARDSTATUS0_Pos (0U) DMA_LIFCR_CTCIF1_Pos (11U) DMA_SxPAR_PA DMA_SxPAR_PA_Msk EXTI_IMR_MR20 EXTI_IMR_MR20_Msk RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED HSI_TIMEOUT_VALUE 2U INT16_MAX (__INT16_MAX__) FSMC_PMEM3_MEMHIZ3_5 (0x20UL << FSMC_PMEM3_MEMHIZ3_Pos) PWR ((PWR_TypeDef *) PWR_BASE) GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) CAN_F2R1_FB2_Pos (2U) CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos) FSMC_BCR2_WAITEN FSMC_BCR2_WAITEN_Msk ETH_DMABMR_MB_Pos (26U) SYSCFG_EXTICR4_EXTI15_PC 0x2000U CF_DATA ATA_DATA RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk FSMC_BCR3_ASYNCWAIT FSMC_BCR3_ASYNCWAIT_Msk DMA_HISR_TCIF4_Pos (5U) CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos) USB_OTG_HCINTMSK_AHBERR_Pos (2U) CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos) FSMC_BWTR2_BUSTURN_Pos (16U) HAL_EXTI_MODULE_ENABLED  CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos) RTC_TAFCR_TAMPFREQ_1 (0x2UL << RTC_TAFCR_TAMPFREQ_Pos) SDIO_STA_SDIOIT_Msk (0x1UL << SDIO_STA_SDIOIT_Pos) FSMC_BTR2_DATLAT_Msk (0xFUL << FSMC_BTR2_DATLAT_Pos) RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk CAN_TSR_LOW0_Pos (29U) __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) != RESET) SYSCFG_EXTICR2_EXTI6_PI 0x0800U DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos) ETH_MACFCR_FCBBPA_Pos (0U) TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk ETH_MACMIIAR_CR_Div102 ETH_MACMIIAR_CR_Div102_Msk ETH_MMCRIR_RFAES_Pos (6U) __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) CAN_IER_LECIE_Pos (11U) CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk EXTI_PR_PR22_Pos (22U) SYSCFG_EXTICR3_EXTI11_PE 0x4000U FSMC_PMEM4_MEMSET4 FSMC_PMEM4_MEMSET4_Msk CAN_F5R1_FB1_Pos (1U) __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT)) FSMC_BTR3_DATAST_5 (0x20UL << FSMC_BTR3_DATAST_Pos) SYSCFG_EXTICR2_EXTI4_PG 0x0006U RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) CAN_F6R1_FB16 CAN_F6R1_FB16_Msk FSMC_BCR4_ASYNCWAIT_Pos (15U) CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos) USART_CR2_ADD USART_CR2_ADD_Msk IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING) RTC_TSDR_MU RTC_TSDR_MU_Msk USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk __HAL_RCC_ETHMAC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACEN)) EXTI_EMR_MR11 EXTI_EMR_MR11_Msk ETH_MACDBGR_MTP_Msk (0x1UL << ETH_MACDBGR_MTP_Pos) USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos) ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos) MEMS_INT2_GPIO_Port GPIOE EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos) BOOT1_Pin GPIO_PIN_2 RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) GPIO_IDR_ID7_Pos (7U) TIM_SR_CC1OF_Pos (9U) ETH_DMACHTBAR_HTBAP ETH_DMACHTBAR_HTBAP_Msk WWDG_CR_WDGA WWDG_CR_WDGA_Msk CAN_F5R1_FB12_Pos (12U) ETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos) CR_PSIZE_MASK 0xFFFFFCFFU CAN_F11R2_FB9 CAN_F11R2_FB9_Msk RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) ETH_MACFFR_PCF_Msk (0x3UL << ETH_MACFFR_PCF_Pos) FSMC_PCR2_TCLR_Pos (9U) FSMC_BTR2_BUSTURN_1 (0x2UL << FSMC_BTR2_BUSTURN_Pos) CAN_TSR_LOW2 CAN_TSR_LOW2_Msk TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos) RCC_AHB2_SUPPORT  RCC_APB1LPENR_UART5LPEN_Pos (20U) RCC_APB1LPENR_TIM6LPEN_Pos (4U) CR_VOS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (VOS_BIT_NUMBER * 4U)) DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) CAN_RF1R_FULL1_Pos (3U) CAN_FA1R_FACT23_Pos (23U) GPIO_AF9_CAN1 ((uint8_t)0x09) CAN_F4R2_FB9_Pos (9U) GPIO_ODR_OD7 GPIO_ODR_OD7_Msk DMA_PRIORITY_VERY_HIGH ((uint32_t)DMA_SxCR_PL) __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET EP_TYPE_MSK 3U CAN_TSR_TERR0 CAN_TSR_TERR0_Msk FSMC_PMEM2_MEMHIZ2_1 (0x02UL << FSMC_PMEM2_MEMHIZ2_Pos) I2C_TRISE_TRISE_Pos (0U) RCC_RTCCLKSOURCE_HSE_DIVX 0x00000300U __HAL_RCC_I2C3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET) __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk ADC_CR2_ALIGN_Pos (11U) FSMC_BWTR2_DATAST_1 (0x02UL << FSMC_BWTR2_DATAST_Pos) ETH_DMASR_RS ETH_DMASR_RS_Msk TIM_CCR1_CCR1_Pos (0U) EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING) RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk __HAL_I2C_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR1 = ~((__FLAG__) & I2C_FLAG_MASK)) __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos) USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos) CAN_F11R1_FB19 CAN_F11R1_FB19_Msk USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk CAN_F11R2_FB4_Pos (4U) CAN_F0R1_FB20_Pos (20U) USB_OTG_DIEPMSK_INEPNEM_Pos (6U) EXTI_IMR_MR8 EXTI_IMR_MR8_Msk RCC_APB1LPENR_TIM13LPEN_Pos (7U) RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk CAN_F11R2_FB31 CAN_F11R2_FB31_Msk ETH_MMCCR_MCP_Pos (4U) I2C3 ((I2C_TypeDef *) I2C3_BASE) SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE CAN_F7R2_FB8_Pos (8U) RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos) EXTI_MODE_MASK (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT) CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos) HAL_HCD_STATE_RESET I2S_AUDIOFREQ_DEFAULT (2U) CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER OB_WRP_SECTOR_8 0x00000100U SPI_CRCCALCULATION_ENABLE SPI_CR1_CRCEN GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos) USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos) DAC_WAVEGENERATION_NONE DAC_WAVE_NONE SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING ETH_MMCRIR_RFCES_Pos (5U) CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos) Audio_SCL_Pin GPIO_PIN_6 CAN_F1R2_FB26 CAN_F1R2_FB26_Msk __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos) CAN_F7R1_FB16_Pos (16U) I2S_FLAG_TXE SPI_SR_TXE EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos) CAN_FA1R_FACT CAN_FA1R_FACT_Msk DCMI_CWSIZE_CAPCNT_Pos (0U) RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos) SYSCFG_EXTICR1_EXTI3_PC 0x2000U FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) __SEV() __ASM volatile ("sev") FSMC_BCR1_ASYNCWAIT_Pos (15U) USB_OTG_GRSTCTL_DMAREQ_Pos (30U) RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk ETH_MACCR_IPCO_Pos (10U) SDIO_STA_CMDSENT_Msk (0x1UL << SDIO_STA_CMDSENT_Pos) CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk CAN_F10R1_FB14 CAN_F10R1_FB14_Msk USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos) EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos) EP_TYPE_INTR 3U DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos) DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk ETH_MACCR_BL_1 0x00000060U ETH_MACDBGR_TFRS_READ_Pos (20U) ETH_MACFCR_PT_Pos (16U) RTC_TR_SU RTC_TR_SU_Msk IPSR_ISR_Msk (0x1FFUL ) CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos) CAN_F13R2_FB20 CAN_F13R2_FB20_Msk FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown FSMC_BWTR1_DATAST_7 (0x80UL << FSMC_BWTR1_DATAST_Pos) RCC_CR_HSERDY_Pos (17U) CAN_FFA1R_FFA17 CAN_FFA1R_FFA17_Msk FSMC_PATT3_ATTWAIT3_4 (0x10UL << FSMC_PATT3_ATTWAIT3_Pos) CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk ETH_MACA1HR_MBC_HBits7_0 0x10000000U GPIO_AF7_I2S3ext ((uint8_t)0x07) FSMC_BTR4_BUSTURN_3 (0x8UL << FSMC_BTR4_BUSTURN_Pos) FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos) _GCC_MAX_ALIGN_T  SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) CAN_F9R1_FB26_Pos (26U) ETH_DMABMR_RTPR_Pos (14U) __HAL_I2C_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE) DAC_DHR8RD_DACC1DHR_Pos (0U) FSMC_BCR3_MTYP_0 (0x1UL << FSMC_BCR3_MTYP_Pos) __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos) FSMC_PMEM2_MEMWAIT2_7 (0x80UL << FSMC_PMEM2_MEMWAIT2_Pos) CAN_F10R2_FB29 CAN_F10R2_FB29_Msk SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL ETH_MACMIIAR_CR_Div102_Msk (0x1UL << ETH_MACMIIAR_CR_Div102_Pos) SCB_BASE (SCS_BASE + 0x0D00UL) FSMC_PMEM2_MEMHOLD2_5 (0x20UL << FSMC_PMEM2_MEMHOLD2_Pos) RCC_CFGR_PPRE2_DIV1 0x00000000U DMA_CHANNEL_0 0x00000000U TIM_SMCR_SMS TIM_SMCR_SMS_Msk CAN_F10R2_FB21 CAN_F10R2_FB21_Msk ETH_PTPTSLR_STPNS_Pos (31U) ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos) SDIO_CMD_CEATACMD_Msk (0x1UL << SDIO_CMD_CEATACMD_Pos) DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos) ADC_CSR_AWD1 ADC_CSR_AWD1_Msk __IM volatile const CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos) TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) ETH_DMACHRBAR_HRBAP_Msk (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos) OB_WDG_SW OB_IWDG_SW CAN_F7R1_FB15 CAN_F7R1_FB15_Msk DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk FSMC_BWTR2_DATAST_Msk (0xFFUL << FSMC_BWTR2_DATAST_Pos) ETH_DMASR_EBS_Msk (0x7UL << ETH_DMASR_EBS_Pos) __HAL_ADC_SMPR1 ADC_SMPR1 I2C_SR1_ADDR I2C_SR1_ADDR_Msk CAN_F10R2_FB28 CAN_F10R2_FB28_Msk CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos) CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE RCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos) RCC_APB2ENR_ADC3EN_Pos (10U) RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk GPIO_PUPDR_PUPD5_Pos (10U) RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos) PWR_FLAG_WU PWR_CSR_WUF GPIO_MODER_MODE2_1 GPIO_MODER_MODER2_1 ETH_DMACHRBAR_HRBAP ETH_DMACHRBAR_HRBAP_Msk _WCHAR_T_DECLARED  __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE FSMC_BTR2_DATLAT_Pos (24U) CAN_F8R2_FB12_Pos (12U) USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos) RTC_TSTR_MNU_Pos (8U) GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk FSMC_BTR4_ADDSET_Msk (0xFUL << FSMC_BTR4_ADDSET_Pos) GPIO_IDR_IDR_11 GPIO_IDR_ID11 HAL_PWR_MODULE_ENABLED  CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos) SDIO_ICR_CMDRENDC_Msk (0x1UL << SDIO_ICR_CMDRENDC_Pos) FSMC_PCR4_TAR FSMC_PCR4_TAR_Msk CAN_F11R2_FB28_Pos (28U) FSMC_ECCR2_ECC2_Msk (0xFFFFFFFFUL << FSMC_ECCR2_ECC2_Pos) GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos) CAN_F9R2_FB2 CAN_F9R2_FB2_Msk DIEPTXF0_HNPTXFSIZ DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk GPIO_PIN_13 ((uint16_t)0x2000) RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) RCC_APB1LPENR_TIM2LPEN_Pos (0U) SPI_CHECK_IT_SOURCE(__CR2__,__INTERRUPT__) ((((__CR2__) & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) ETH_PTPTSCR_TSSEME ETH_PTPTSCR_TSSEME_Msk GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) ETH_DMAOMR_TTC_128Bytes 0x00004000U PWR_LOWPOWERREGULATOR_ON PWR_CR_LPDS GPIO_BSRR_BS13_Pos (13U) __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST)) CAN_IT_RQCP2 CAN_IT_TME __HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST)) CAN_F12R2_FB10 CAN_F12R2_FB10_Msk SDIO_MASK_DBCKENDIE_Pos (10U) GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0 I2C_CR1_ALERT I2C_CR1_ALERT_Msk SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) int +2 USB_OTG_DIEPCTL_CNAK_Pos (26U) CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos) DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk FSMC_BTR4_DATLAT_Msk (0xFUL << FSMC_BTR4_DATLAT_Pos) GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos) DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk HSION_BitNumber RCC_HSION_BIT_NUMBER GPIO_PIN_12 ((uint16_t)0x1000) ETH_DMASR_RPS_Queuing_Pos (17U) TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) CAN_F2R1_FB12_Pos (12U) GPIO_AFRH_AFSEL8_Pos (0U) USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk CAN_F8R2_FB4 CAN_F8R2_FB4_Msk HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmlt FSMC_BTR1_CLKDIV FSMC_BTR1_CLKDIV_Msk OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET CAN_F1R2_FB13 CAN_F1R2_FB13_Msk __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT FSMC_BCR2_WRAPMOD FSMC_BCR2_WRAPMOD_Msk EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos) CAN_F11R1_FB5_Pos (5U) GPIO_AF12_SDMMC1 GPIO_AF12_SDIO GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL) SPI1_SCK_GPIO_Port GPIOA GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1 SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) RCC_AHB1ENR_DMA2EN_Pos (22U) CAN_TSR_LOW2_Pos (31U) __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE _NEWLIB_VERSION_H__ 1 ETH_DMASR_EBS_ReadTransf ETH_DMASR_EBS_ReadTransf_Msk CAN_F8R2_FB20 CAN_F8R2_FB20_Msk FSMC_PATT4_ATTWAIT4_1 (0x02UL << FSMC_PATT4_ATTWAIT4_Pos) __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET CAN_F7R1_FB9_Pos (9U) HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk CAN_F2R2_FB25 CAN_F2R2_FB25_Msk FSMC_SR4_IFEN FSMC_SR4_IFEN_Msk CAN_FFA1R_FFA17_Msk (0x1UL << CAN_FFA1R_FFA17_Pos) USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos) EXTI_EMR_EM7 EXTI_EMR_MR7 RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos) RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos) COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5 TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) FSMC_SR4_ILS FSMC_SR4_ILS_Msk GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk FSMC_PMEM4_MEMHIZ4_2 (0x04UL << FSMC_PMEM4_MEMHIZ4_Pos) __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE FSMC_PCR4_TCLR_1 (0x2UL << FSMC_PCR4_TCLR_Pos) CAN_FM1R_FBM12_Pos (12U) SPI_IT_RXNE SPI_CR2_RXNEIE USART_CLOCK_ENABLED USART_CLOCK_ENABLE MPU_TEX_LEVEL1 ((uint8_t)0x01) EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos) SDIO_STA_CMDREND_Pos (6U) EXTI_PR_PR16_Pos (16U) ADC_CSR_AWD3_Pos (16U) SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk RCC_AHB2RSTR_OTGFSRST_Pos (7U) SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk FSMC_BCR2_CPSIZE_Pos (16U) __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE __HAL_DBGMCU_UNFREEZE_TIM14() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM14_STOP)) ETH_DMAIER_ERIE_Pos (14U) PWR_CR_FPDS_Msk (0x1UL << PWR_CR_FPDS_Pos) __HAL_FLASH_INSTRUCTION_CACHE_DISABLE() (FLASH->ACR &= (~FLASH_ACR_ICEN)) CAN_F8R1_FB6 CAN_F8R1_FB6_Msk FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) CAN_MSR_SLAKI_Pos (4U) I2S_MODE_MASTER_RX ((SPI_I2SCFGR_I2SCFG_0 | SPI_I2SCFGR_I2SCFG_1)) FLASH_CR_SER_Pos (1U) DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk SCB_ICSR_PENDSVSET_Pos 28U USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos) CAN_FA1R_FACT6_Pos (6U) CAN_FFA1R_FFA23_Msk (0x1UL << CAN_FFA1R_FFA23_Pos) CAN_F11R1_FB8 CAN_F11R1_FB8_Msk EXTI_EMR_EM22 EXTI_EMR_MR22 DMA_SxM1AR_M1A_Pos (0U) SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) RTC_ALRMAR_DU_Pos (24U) EXTI_EMR_MR5 EXTI_EMR_MR5_Msk ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos) CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos) CAN_FFA1R_FFA14_Pos (14U) USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk RCC_APB1LPENR_USART2LPEN_Pos (17U) __ALIGN_BEGIN  GPIO_IDR_ID6 GPIO_IDR_ID6_Msk CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos) TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD CAN_FS1R_FSC_Msk (0xFFFFFFFUL << CAN_FS1R_FSC_Pos) GRXSTS_PKTSTS_IN_XFER_COMP 3U CAN_F4R1_FB16_Pos (16U) ETH_MACDBGR_RFRCS ETH_MACDBGR_RFRCS_Msk __HAL_HCD_UNMASK_ACK_HC_INT(chnum) (USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_ACKM) CAN_F0R1_FB3_Pos (3U) TIM_CCMR2_CC4S_Pos (8U) ETH_MACA2HR_MBC_LBits31_24 0x08000000U CAN_F13R1_FB21 CAN_F13R1_FB21_Msk SYSCFG_EXTICR2_EXTI5_Pos (4U) TIM_DIER_CC3IE_Pos (3U) __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR FSMC_BWTR4_ADDSET_Msk (0xFUL << FSMC_BWTR4_ADDSET_Pos) DAC_CR_BOFF2 DAC_CR_BOFF2_Msk DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos) OPTCR_BYTE3_ADDRESS 0x40023C17U CAN_FFA1R_FFA6_Pos (6U) __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR :((((__FLAG__) >> 5U) == 3U)? RCC->CSR :RCC->CIR))) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U) HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_IT __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR USART_CR1_TE USART_CR1_TE_Msk ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) TIM_DMABase_DMAR TIM_DMABASE_DMAR __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos) SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos) RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos) DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk GPIO_MODER_MODE6_0 GPIO_MODER_MODER6_0 CAN_F5R1_FB4 CAN_F5R1_FB4_Msk RCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos) __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos) ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) CAN_F7R2_FB2_Pos (2U) CAN_F3R1_FB2_Pos (2U) ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) RCC_APB1LPENR_WWDGLPEN_Pos (11U) FLASH_OPTCR1_nWRP_10 (0x400UL << FLASH_OPTCR1_nWRP_Pos) ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos) FLASH_CR_SNB_1 (0x02UL << FLASH_CR_SNB_Pos) USB_OTG_HPRT_PENCHNG_Pos (3U) USB_OTG_GCCFG_VBUSBSEN USB_OTG_GCCFG_VBUSBSEN_Msk __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8 CAN_F6R1_FB26_Pos (26U) IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63U) TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos) SDIO_MASK_STBITERRIE SDIO_MASK_STBITERRIE_Msk __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE MemManage_Handler MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk __HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); UNUSED(tmpreg); } while(0U) PWR_CR_PLS_LEV2 0x00000040U SDIO_MASK_TXFIFOEIE_Pos (18U) FSMC_BWTR3_DATAST_7 (0x80UL << FSMC_BWTR3_DATAST_Pos) GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1 CAN_F4R1_FB6 CAN_F4R1_FB6_Msk __HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); UNUSED(tmpreg); } while(0U) SYSCFG_EXTICR1_EXTI0_PB 0x0001U CAN_F13R1_FB16_Pos (16U) FSMC_PATT2_ATTHOLD2_4 (0x10UL << FSMC_PATT2_ATTHOLD2_Pos) IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U)) __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED CAN_F3R2_FB6 CAN_F3R2_FB6_Msk TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos) USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos) USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk CF_STATUS_CMD ATA_STATUS_CMD EXTI_RTSR_TR8_Pos (8U) RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) TIM_OR_TI1_RMP_Msk (0x3UL << TIM_OR_TI1_RMP_Pos) USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ETH_DMAOMR_FEF_Pos (7U) SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos) ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos) __HAL_RCC_USART6_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); UNUSED(tmpreg); } while(0U) DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) RCC_APB1LPENR_DACLPEN_Msk (0x1UL << RCC_APB1LPENR_DACLPEN_Pos) GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) ETH_MMCCR_MCFHP_Pos (5U) EXTI_SWIER_SWIER16_Pos (16U) CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos) __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET USE_HAL_CRYP_REGISTER_CALLBACKS 0U FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS CAN_F9R2_FB29_Pos (29U) I2C_CHECK_FLAG(__ISR__,__FLAG__) ((((__ISR__) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET) CAN_F5R2_FB12_Pos (12U) ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos) __HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN)) EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos) __HAL_RCC_ADC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN)) GPIO_MODER_MODE1_Pos GPIO_MODER_MODER1_Pos CAN_F1R1_FB27 CAN_F1R1_FB27_Msk RCC_AHB1ENR_ETHMACEN RCC_AHB1ENR_ETHMACEN_Msk SDMMC_STATIC_FLAGS SDIO_STATIC_FLAGS RCC_APB1ENR_TIM5EN_Pos (3U) CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos) __HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET) CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos) CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) CAN_F2R2_FB8 CAN_F2R2_FB8_Msk __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET I2S_AUDIOFREQ_48K (48000U) USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U) FSMC_BCR2_MBKEN_Pos (0U) CAN_F5R2_FB9_Pos (9U) RCC_AHB1RSTR_GPIOIRST_Pos (8U) I2C_CR2_FREQ_3 (0x08UL << I2C_CR2_FREQ_Pos) SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos) __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET GPIO_MODER_MODER5_Pos (10U) CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk FSMC_BCR2_BURSTEN_Msk (0x1UL << FSMC_BCR2_BURSTEN_Pos) CAN_TI1R_STID CAN_TI1R_STID_Msk RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI I2C_OAR1_ADD8_9 0x00000300U __HAL_RCC_SPI4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); UNUSED(tmpreg); } while(0U) __HAL_FLASH_DATA_CACHE_DISABLE() (FLASH->ACR &= (~FLASH_ACR_DCEN)) DMA_SxCR_PL DMA_SxCR_PL_Msk GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) I2C_CR1_SMBTYPE_Msk (0x1UL << I2C_CR1_SMBTYPE_Pos) RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 I2C_SR1_OVR_Pos (11U) CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos) USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos) RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) FORMAT_BCD RTC_FORMAT_BCD CAN_FFA1R_FFA25_Msk (0x1UL << CAN_FFA1R_FFA25_Pos) ETH_DMASR_EBS_DataTransfTx ETH_DMASR_EBS_DataTransfTx_Msk FSMC_PMEM2_MEMHIZ2_0 (0x01UL << FSMC_PMEM2_MEMHIZ2_Pos) GPIO_IDR_ID8 GPIO_IDR_ID8_Msk DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos) ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos) __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13 CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos) CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos) __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos) DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos) CAN_F3R1_FB13 CAN_F3R1_FB13_Msk __HAL_RCC_CAN1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN)) USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos) __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN)) RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) ADC_CR2_JEXTSEL_Pos (16U) TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos) ETH_MMCTIMR_TGFSCM ETH_MMCTIMR_TGFSCM_Msk HAL_TIM_DMAError TIM_DMAError __WCHAR_T  CoreDebug_DEMCR_MON_REQ_Pos 19U TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk USB_OTG_DSTS_EERR_Pos (3U) CAN_F7R1_FB21 CAN_F7R1_FB21_Msk FPU_FPCCR_ASPEN_Pos 31U __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT WWDG_CR_T3 WWDG_CR_T_3 __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE CCMDATARAM_BASE 0x10000000UL FSMC_BCR3_MWID FSMC_BCR3_MWID_Msk GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk CAN_F7R2_FB16_Pos (16U) I2C_CR2_FREQ_5 (0x20UL << I2C_CR2_FREQ_Pos) USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk IS_TYPEERASE IS_FLASH_TYPEERASE USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE RTC_TAFCR_TAMP1INSEL_Pos (16U) __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6 HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7 CAN_F11R1_FB17_Pos (17U) SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk GPIO_BRR_BR10_Msk GPIO_BSRR_BR10_Msk __HAL_RCC_TIM9_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST)) ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || ((STATE) == MPU_REGION_DISABLE)) USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos) ETH_PTPTSLUR_TSUPNS_Msk (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos) SDIO_STA_TXDAVL_Msk (0x1UL << SDIO_STA_TXDAVL_Pos) CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos) EXTI_LINE_0 (EXTI_GPIO | 0x00u) USB_OTG_DCTL_SGINAK_Pos (7U) USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk FSMC_BTR2_ACCMOD_Pos (28U) USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos) GPIO_ODR_ODR_3 GPIO_ODR_OD3 __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos) IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos) EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos) MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10) || ((INSTANCE) == TIM11) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM13) || ((INSTANCE) == TIM14)) SDIO_STA_STBITERR_Msk (0x1UL << SDIO_STA_STBITERR_Pos) SYSCFG_EXTICR3_EXTI9_PG 0x0060U GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) GPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0 FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) FSMC_BTR3_ADDHLD_Msk (0xFUL << FSMC_BTR3_ADDHLD_Pos) TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) __USART_DISABLE __HAL_USART_DISABLE SDIO_CMD_CMDINDEX_Msk (0x3FUL << SDIO_CMD_CMDINDEX_Pos) CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos) CAN_F9R2_FB26_Pos (26U) FSMC_PATT4_ATTHOLD4_6 (0x40UL << FSMC_PATT4_ATTHOLD4_Pos) CAN_F12R2_FB28 CAN_F12R2_FB28_Msk __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) ETH_DMAOMR_TTC_256Bytes 0x0000C000U CAN_F13R1_FB27_Pos (27U) CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) __HAL_RCC_TIM7_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN)) RTC_DR_YT RTC_DR_YT_Msk __HAL_RCC_TIM12_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET) ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk USB_OTG_HCINTMSK_NYET_Pos (6U) __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ HCD_DEVICE_SPEED_HIGH 0U CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos) __HAL_ADC_SQR3_RK ADC_SQR3_RK USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos) FSMC_PCR4_ECCEN_Msk (0x1UL << FSMC_PCR4_ECCEN_Pos) CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos) ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos) GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0 CAN_TSR_ALST1 CAN_TSR_ALST1_Msk DAC_SWTRIGR_SWTRIG2_Pos (1U) USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) GPIO_ODR_ODR_10 GPIO_ODR_OD10 ETH_PTPTSCR_TSPTPPSV2E ETH_PTPTSCR_TSPTPPSV2E_Msk RTC_ISR_TSF_Pos (11U) USB_OTG_CORE_ID_310A 0x4F54310AU FSMC_PCR4_TAR_2 (0x4UL << FSMC_PCR4_TAR_Pos) __HAL_RCC_ETHMAC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); UNUSED(tmpreg); } while(0U) CoreDebug_DEMCR_MON_STEP_Pos 18U RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN CAN_RDL0R_DATA3_Pos (24U) GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0 PC15_OSC32_OUT_GPIO_Port GPIOC RTC_ALRMAR_MSK4_Pos (31U) CAN_F5R2_FB0_Pos (0U) SDIO_ICR_STBITERRC SDIO_ICR_STBITERRC_Msk RTC_ALRMBR_HU_Pos (16U) RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk FSMC_BWTR3_BUSTURN_3 (0x8UL << FSMC_BWTR3_BUSTURN_Pos) EXTI_PR_PR16 EXTI_PR_PR16_Msk ETH_MACFCR_PLT_Minus256_Msk (0x3UL << ETH_MACFCR_PLT_Minus256_Pos) RCC_PLLMUL_4 RCC_PLL_MUL4 ETH_DMASR_TPS_Reading_Pos (20U) GPIO_BRR_BR6_Pos GPIO_BSRR_BR6_Pos CAN_F8R1_FB21 CAN_F8R1_FB21_Msk __HAL_ADC_JSQR_RK ADC_JSQR_RK FSMC_PCR2_PBKEN FSMC_PCR2_PBKEN_Msk ETH_MMCTGFMSCCR_TGFMSCC_Pos (0U) ETH_DMABMR_AAB_Msk (0x1UL << ETH_DMABMR_AAB_Pos) CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos) I2C_SR1_OVR I2C_SR1_OVR_Msk DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE) CAN_F0R2_FB1 CAN_F0R2_FB1_Msk ITM_IMCR_INTEGRATION_Pos 0U CAN_F12R2_FB13_Pos (13U) TIM_SR_COMIF_Pos (5U) __HAL_RCC_ADC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN)) __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE ETH_DMABMR_MB_Msk (0x1UL << ETH_DMABMR_MB_Pos) RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos) WWDG_CR_T0 WWDG_CR_T_0 FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) GPIO_ODR_OD4_Pos (4U) FSMC_BWTR3_ACCMOD_1 (0x2UL << FSMC_BWTR3_ACCMOD_Pos) GPIO_ODR_OD3 GPIO_ODR_OD3_Msk OTG_FS_DM_GPIO_Port GPIOA ETH_PTPTSCR_TSSMRME_Pos (15U) SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) RTC_BKP10R_Pos (0U) CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos) USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos) USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) DMA_FLAG_TCIF2_6 0x00200000U CAN_FFA1R_FFA27_Msk (0x1UL << CAN_FFA1R_FFA27_Pos) CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos) CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos) RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk DMA_SxCR_ACK DMA_SxCR_ACK_Msk CAN_F1R1_FB27_Pos (27U) HSE_VALUE 8000000U RCC_MCO2SOURCE_HSE RCC_CFGR_MCO2_1 FSMC_PATT3_ATTSET3_2 (0x04UL << FSMC_PATT3_ATTSET3_Pos) CAN_F0R1_FB3 CAN_F0R1_FB3_Msk CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos) __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS I2C_OAR1_ADD1_7 0x000000FEU RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk SCB_CPUID_ARCHITECTURE_Pos 16U GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48 FSMC_BCR3_FACCEN FSMC_BCR3_FACCEN_Msk RCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos) CAN_F4R1_FB12 CAN_F4R1_FB12_Msk CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos) TIM_BDTR_BKP_Pos (13U) TPI_SPPR_TXMODE_Msk (0x3UL ) CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos) __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 : DMA_FLAG_DMEIF3_7) GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk GPIO_MODER_MODE11_Msk GPIO_MODER_MODER11_Msk USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk RCC_CR_OFFSET (RCC_OFFSET + 0x00U) CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos) GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING) ADC_JSQR_JL ADC_JSQR_JL_Msk USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos) RTC_ALRMBR_MSK1_Pos (7U) CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos) RCC_APB1ENR_UART4EN_Pos (19U) ETH_MACFFR_PCF_BlockAll_Pos (6U) TIM_CCER_CC4NP_Pos (15U) SDIO_POWER_PWRCTRL_Pos (0U) ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos) SCB_CCR_BFHFNMIGN_Pos 8U ETH_MACCR_IFG_40Bit 0x000E0000U TIM_CR2_OIS2_Pos (10U) __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE CAN_FFA1R_FFA15_Msk (0x1UL << CAN_FFA1R_FFA15_Pos) GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6 HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos) RTC_CR_TSIE_Pos (15U) USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos) IS_FLASH_NBSECTORS(NBSECTORS) (((NBSECTORS) != 0) && ((NBSECTORS) <= FLASH_SECTOR_TOTAL)) __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT()) CAN_F0R2_FB13_Pos (13U) FSMC_PMEM3_MEMHOLD3_4 (0x10UL << FSMC_PMEM3_MEMHOLD3_Pos) EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) USB_OTG_DIEPINT_XFRC_Pos (0U) DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET GPIO_IDR_IDR_9 GPIO_IDR_ID9 CAN_F3R2_FB31 CAN_F3R2_FB31_Msk RCC_AHB1LPENR_DMA1LPEN_Pos (21U) HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_End RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0 FSMC_PCR3_ECCPS FSMC_PCR3_ECCPS_Msk CAN_F10R2_FB13 CAN_F10R2_FB13_Msk FSMC_BTR3_BUSTURN_2 (0x4UL << FSMC_BTR3_BUSTURN_Pos) GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10 CAN_TSR_TME_Pos (26U) RCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos) DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos) CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos) CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos) FSMC_BCR3_WAITPOL FSMC_BCR3_WAITPOL_Msk TIM_CCER_CC3E_Pos (8U) __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED __HAL_DBGMCU_UNFREEZE_TIM7() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM7_STOP)) RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos) __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET CAN_IER_FMPIE1_Pos (4U) FSMC_BTR4_ADDSET_1 (0x2UL << FSMC_BTR4_ADDSET_Pos) __HAL_RCC_TIM9_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN)) __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) RCC_MCODIV_5 RCC_CFGR_MCO1PRE GPIO_MODER_MODE0_Msk GPIO_MODER_MODER0_Msk __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE FSMC_PCR2_ECCPS_Msk (0x7UL << FSMC_PCR2_ECCPS_Pos) DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos) HAL_I2S_ERROR_UDR (0x00000004U) __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOBRST)) CAN_F2R2_FB23_Pos (23U) FSMC_BTR2_ADDSET_Msk (0xFUL << FSMC_BTR2_ADDSET_Pos) ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk CAN_F1R1_FB3_Pos (3U) __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET GPIO_AF6_SPI3 ((uint8_t)0x06) __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2 CAN_FS1R_FSC21 CAN_FS1R_FSC21_Msk GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk CAN_FA1R_FACT12_Pos (12U) USBx_OUTEP(i) ((USB_OTG_OUTEndpointTypeDef *)(USBx_BASE + USB_OTG_OUT_ENDPOINT_BASE + ((i) * USB_OTG_EP_REG_SIZE))) CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos) RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk GPIO_BSRR_BS1_Pos (1U) CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos) DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos) FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos) __HAL_RCC_ETHMACTX_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); UNUSED(tmpreg); } while(0U) SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk ErrCnt CAN_F12R1_FB29 CAN_F12R1_FB29_Msk CAN_IER_EWGIE CAN_IER_EWGIE_Msk USB_OTG_GUSBCFG_HNPCAP_Pos (9U) RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos) ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos) ETH_PTPTSCR_TSITE_Msk (0x1UL << ETH_PTPTSCR_TSITE_Pos) ETH_MACSR_MMMCRS ETH_MACSR_MMMCRS_Msk SDIO_STA_CEATAEND SDIO_STA_CEATAEND_Msk CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos) INT8_C(x) __INT8_C(x) CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos) DAC_CR_EN1 DAC_CR_EN1_Msk __HAL_DBGMCU_FREEZE_CAN1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP)) RCC_APB1ENR_TIM2EN_Pos (0U) CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos) ETH_MACPMTCSR_WFFRPR_Pos (31U) I2C_FLAG_MSL 0x00100001U __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET) CAN_F7R1_FB11_Pos (11U) __packed __attribute__((__packed__)) SPI_I2SCFGR_CHLEN_Pos (0U) __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk ETH_MACMIIAR_PA_Msk (0x1FUL << ETH_MACMIIAR_PA_Pos) ETH_DMAIER_RWTIE_Pos (9U) DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) ETH_MACCR_ROD_Msk (0x1UL << ETH_MACCR_ROD_Pos) CAN_F10R1_FB27_Pos (27U) FSMC_PMEM2_MEMWAIT2_2 (0x04UL << FSMC_PMEM2_MEMWAIT2_Pos) DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos) IS_RCC_HCLK_DIV IS_RCC_PCLK __HAL_RCC_GPIOI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOIEN)) GPIO_BSRR_BS10_Pos (10U) PWR_CR_PLS PWR_CR_PLS_Msk GPIO_OTYPER_OT2_Pos (2U) DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos) TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos) __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE SYSCFG_EXTICR3_EXTI8_PG 0x0006U ADC_CR1_AWDCH_Pos (0U) CAN_F8R2_FB13 CAN_F8R2_FB13_Msk BKPSRAM_BASE 0x40024000UL __HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN)) CAN_F2R2_FB18 CAN_F2R2_FB18_Msk DMA1_Stream0_BASE (DMA1_BASE + 0x010UL) USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos) CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos) __HAL_RCC_TIM9_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM9LPEN)) IS_SPI_CRC_POLYNOMIAL(__POLYNOMIAL__) (((__POLYNOMIAL__) >= 0x1U) && ((__POLYNOMIAL__) <= 0xFFFFU) && (((__POLYNOMIAL__)&0x1U) != 0U)) FSMC_SR3_ILEN_Pos (4U) REGULAR_CHANNELS ADC_REGULAR_CHANNELS CAN_F11R1_FB24 CAN_F11R1_FB24_Msk DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk RCC_BDCR_LSEON_Pos (0U) CAN_F4R2_FB27_Pos (27U) CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos) FSMC_PCR2_ECCEN FSMC_PCR2_ECCEN_Msk CAN_F8R1_FB0_Pos (0U) CF_SECTOR_NUMBER ATA_SECTOR_NUMBER CAN_F9R1_FB21_Pos (21U) FSMC_BWTR1_DATAST_2 (0x04UL << FSMC_BWTR1_DATAST_Pos) GPIO_AF8_UART5 ((uint8_t)0x08) FSMC_BWTR2_ADDSET_2 (0x4UL << FSMC_BWTR2_ADDSET_Pos) GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) __CM4_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) SYSCFG_PMC_MII_RMII SYSCFG_PMC_MII_RMII_SEL CAN_F5R1_FB5 CAN_F5R1_FB5_Msk ETH_MACDBGR_MTP ETH_MACDBGR_MTP_Msk ETH_MACDBGR_MMRPEA_Msk (0x1UL << ETH_MACDBGR_MMRPEA_Pos) ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) TIM_SMCR_ECE TIM_SMCR_ECE_Msk CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos) ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE TIM_SR_CC2OF_Pos (10U) IS_I2S_CLOCKSOURCE(CLOCK) (((CLOCK) == I2S_CLOCK_EXTERNAL) || ((CLOCK) == I2S_CLOCK_PLL)) ETH_MACSR_TSTS_Pos (9U) RCC_RTCCLKSOURCE_HSE_DIV13 0x000D0300U __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE EXTI_IMR_IM4 EXTI_IMR_MR4 USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) I2C_FREQRANGE(__PCLK__) ((__PCLK__)/1000000U) SDIO_MASK_RXFIFOHFIE_Pos (15U) FSMC_BTR3_ADDHLD_1 (0x2UL << FSMC_BTR3_ADDHLD_Pos) __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)) CAN_F9R1_FB15_Pos (15U) FSMC_BTR2_BUSTURN_Msk (0xFUL << FSMC_BTR2_BUSTURN_Pos) CAN_F5R1_FB13_Pos (13U) SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos) EXTI_TRIGGER_MASK (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) RCC_AHB1ENR_CRCEN_Pos (12U) GPIO_AF0_SWJ ((uint8_t)0x00) CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos) GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) FSMC_PATT4_ATTHIZ4_7 (0x80UL << FSMC_PATT4_ATTHIZ4_Pos) DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) FSMC_PMEM2_MEMWAIT2_6 (0x40UL << FSMC_PMEM2_MEMWAIT2_Pos) __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos) CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos) __HAL_DBGMCU_UNFREEZE_CAN2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN2_STOP)) ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) __EXP RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) I2S_AUDIOFREQ_44K (44100U) ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos) DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U) SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk USB_OTG_GCCFG_NOVBUSSENS_Pos (21U) CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos) SDIO_MASK_DCRCFAILIE_Msk (0x1UL << SDIO_MASK_DCRCFAILIE_Pos) TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3 USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos) CAN_F13R1_FB13 CAN_F13R1_FB13_Msk RCC_CFGR_PPRE2_DIV2 0x00008000U __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos) __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U) IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00000007U)) USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos) __HAL_RCC_ETHMAC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST)) SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos) RTC_BKP17R RTC_BKP17R_Msk ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ETH_DMASR_TPS_Closing ETH_DMASR_TPS_Closing_Msk FSMC_BTR2_DATLAT_0 (0x1UL << FSMC_BTR2_DATLAT_Pos) FPU_BASE (SCS_BASE + 0x0F30UL) RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos) DCMI_CR_JPEG_Pos (3U) ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk GPIO_ODR_OD1 GPIO_ODR_OD1_Msk SYSCFG_EXTICR2_EXTI7_PC 0x2000U GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3 FSMC_PATT4_ATTWAIT4_5 (0x20UL << FSMC_PATT4_ATTWAIT4_Pos) I2S_FLAG_CHSIDE SPI_SR_CHSIDE HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6 __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET FSMC_BCR3_WAITPOL_Msk (0x1UL << FSMC_BCR3_WAITPOL_Pos) CAN_F11R2_FB17_Pos (17U) RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) ETH_MACDBGR_RFRCS_DATAREADING_Pos (5U) CAN_F7R2_FB26 CAN_F7R2_FB26_Msk HAL_I2S_ERROR_BUSY_LINE_RX (0x00000040U) ADC_SR_OVR ADC_SR_OVR_Msk USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos) EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk WWDG_CFR_WDGTB_Pos (7U) DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk __HAL_RCC_GET_SDMMC1_SOURCE __HAL_RCC_GET_SDIO_SOURCE SPI_I2S_FULLDUPLEX_SUPPORT  RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos) FSMC_PCR3_PWID FSMC_PCR3_PWID_Msk CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos) __HAL_SPI_CLEAR_FREFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_fre = 0x00U; tmpreg_fre = (__HANDLE__)->Instance->SR; UNUSED(tmpreg_fre); }while(0U) CAN_F7R2_FB18_Pos (18U) __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE CAN_FFA1R_FFA15 CAN_FFA1R_FFA15_Msk MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) EXTI_IMR_MR11_Pos (11U) CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk MPU_TYPE_SEPARATE_Pos 0U ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos) FSMC_BTR2_CLKDIV_2 (0x4UL << FSMC_BTR2_CLKDIV_Pos) RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos) CAN_RI0R_STID CAN_RI0R_STID_Msk DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos) DCMI_CR_CAPTURE_Pos (0U) TIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit) RTC_ALRMAR_DT_Pos (28U) CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos) I2C_NOSTRETCH_DISABLE 0x00000000U RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U) FSMC_PCR2_PTYP FSMC_PCR2_PTYP_Msk USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos) CAN_F3R2_FB1_Pos (1U) GRXSTS_PKTSTS_IN 2U FSMC_BTR3_ADDSET_Msk (0xFUL << FSMC_BTR3_ADDSET_Pos) __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE I2C_SR1_AF_Pos (10U) CAN_F13R2_FB27_Pos (27U) USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos) CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk FSMC_PCR3_TCLR_1 (0x2UL << FSMC_PCR3_TCLR_Pos) CAN_F0R1_FB10 CAN_F0R1_FB10_Msk CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos) CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos) RTC_TAFCR_TAMPIE_Msk (0x1UL << RTC_TAFCR_TAMPIE_Pos) RCC_RTCCLKSOURCE_LSI 0x00000200U DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos) RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos) CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos) CAN_F9R2_FB12 CAN_F9R2_FB12_Msk SDIO_STA_RXFIFOHF_Pos (15U) GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) CAN_F3R2_FB17 CAN_F3R2_FB17_Msk I2C_SR2_GENCALL_Msk (0x1UL << I2C_SR2_GENCALL_Pos) __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN)) __NEWLIB_MINOR__ 1 USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U) CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos) USB_OTG_GINTMSK_ISOODRPM_Pos (14U) __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) RCC_IT_CSSLSE RCC_IT_LSECSS GPIO_AF12_OTG_HS_FS ((uint8_t)0x0C) EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos) FSMC_BWTR4_ADDHLD_0 (0x1UL << FSMC_BWTR4_ADDHLD_Pos) ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk RCC_AHB1RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos) FSMC_BTR3_DATAST_0 (0x01UL << FSMC_BTR3_DATAST_Pos) EXTI_RTSR_TR13_Pos (13U) CAN_F6R2_FB0_Pos (0U) WWDG ((WWDG_TypeDef *) WWDG_BASE) FSMC_BCR2_MTYP_Msk (0x3UL << FSMC_BCR2_MTYP_Pos) GPIO_IDR_ID11_Pos (11U) CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos) ETH_MACSR_MMCS ETH_MACSR_MMCS_Msk EXTI_IMR_MR5 EXTI_IMR_MR5_Msk ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos) GPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3 EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos) HAL_FMPI2C_Master_Sequential_Transmit_DMA HAL_FMPI2C_Master_Seq_Transmit_DMA FSMC_BWTR4_BUSTURN_2 (0x4UL << FSMC_BWTR4_BUSTURN_Pos) DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7 SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk RCC_AHB1LPENR_SRAM1LPEN_Pos (16U) CAN_FFA1R_FFA23 CAN_FFA1R_FFA23_Msk WRPSTATE_ENABLE OB_WRPSTATE_ENABLE ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos) ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk CAN_FA1R_FACT8_Pos (8U) __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET FSMC_BCR1_MWID_1 (0x2UL << FSMC_BCR1_MWID_Pos) GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2 FLASH_OPTCR_RDP_Pos (8U) GPIO_BSRR_BS11_Pos (11U) CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos) __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11 PTRDIFF_MAX (__PTRDIFF_MAX__) OB_WRP_SECTOR_5 0x00000020U HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmlt ADC_CR2_SWSTART_Pos (30U) ETH_DMASR_TPS_Stopped 0x00000000U __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR) RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk ADC_SMPR2_SMP9_Pos (27U) CAN_F9R1_FB4 CAN_F9R1_FB4_Msk DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos) __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk CAN_BTR_BRP_Pos (0U) CAN_F1R2_FB27_Pos (27U) FSMC_BTR1_ADDSET_1 (0x2UL << FSMC_BTR1_ADDSET_Pos) USBx_INEP(i) ((USB_OTG_INEndpointTypeDef *)(USBx_BASE + USB_OTG_IN_ENDPOINT_BASE + ((i) * USB_OTG_EP_REG_SIZE))) __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE I2S_AUDIOFREQ_32K (32000U) SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) RTC_ISR_INITF_Pos (6U) USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk HASH_RNG_IRQn RNG_IRQn TIM_SMCR_TS_Pos (4U) SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) RCC_CR_CSSON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)) __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3 FSMC_PATT3_ATTHIZ3_3 (0x08UL << FSMC_PATT3_ATTHIZ3_Pos) DAC_CR_TEN1 DAC_CR_TEN1_Msk CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos) SYSCFG_EXTICR1_EXTI1_Pos (4U) GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG) DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos) DCMI_IER_VSYNC_IE_Pos (3U) DAC_SR_DMAUDR2_Pos (29U) ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk RTC_BKP11R_Pos (0U) IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS CAN_F2R1_FB6 CAN_F2R1_FB6_Msk GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos) RCC_CFGR_HPRE_DIV16 0x000000B0U __HAL_RCC_USART1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART1LPEN)) RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN)) USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos) CAN_FFA1R_FFA20_Pos (20U) EXTI_EMR_MR16 EXTI_EMR_MR16_Msk USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos) __HAL_HCD_IS_INVALID_INTERRUPT(__HANDLE__) (USB_ReadInterrupts((__HANDLE__)->Instance) == 0U) CAN_F7R2_FB6 CAN_F7R2_FB6_Msk CAN_F6R1_FB18_Pos (18U) CAN_F6R1_FB15_Pos (15U) GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3 USB_OTG_GCCFG_VBUSBSEN_Msk (0x1UL << USB_OTG_GCCFG_VBUSBSEN_Pos) SysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos) ETH_DMABMR_RDP_4Beat 0x00080000U RCC_CFGR_HPRE_DIV64 0x000000C0U ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos) CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos) PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos) RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos) USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk EXTI_IMR_MR4_Pos (4U) RCC_MCO2 0x00000001U USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos) GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1 EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos) RCC_APB1ENR_CAN2EN_Pos (26U) SysTick_CTRL_COUNTFLAG_Pos 16U TIM_CCER_CC3NE_Pos (10U) FSMC_SR2_IFS_Pos (2U) RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U FSMC_BTR1_DATLAT FSMC_BTR1_DATLAT_Msk CAN_FS1R_FSC26_Pos (26U) RCC_APB2ENR_TIM10EN_Pos (17U) RCC_AHB1LPENR_GPIOGLPEN_Pos (6U) APSR_V_Msk (1UL << APSR_V_Pos) WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA GPIO_MODER_MODE12_Pos GPIO_MODER_MODER12_Pos USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) FSMC_PMEM2_MEMHIZ2_7 (0x80UL << FSMC_PMEM2_MEMHIZ2_Pos) FSMC_SR2_FEMPT FSMC_SR2_FEMPT_Msk CAN_F6R2_FB8 CAN_F6R2_FB8_Msk DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos) USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk ETH_MACFCR_UPFD ETH_MACFCR_UPFD_Msk RCC_APB2RSTR_TIM9RST_Pos (16U) SPI1_BASE (APB2PERIPH_BASE + 0x3000UL) CAN_F8R1_FB14 CAN_F8R1_FB14_Msk RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos) CAN_TSR_TME1_Pos (27U) RCC_CFGR_PPRE2_Pos (13U) CAN_F2R1_FB19 CAN_F2R1_FB19_Msk MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos) HAL_I2S_MODULE_ENABLED  __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN)) USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos) ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos) EXTI_LINE_15 (EXTI_GPIO | 0x0Fu) FSMC_BTR1_BUSTURN_Pos (16U) HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos) ETH_DMASR_FBES_Msk (0x1UL << ETH_DMASR_FBES_Pos) CAN_FS1R_FSC18_Pos (18U) ADC_DR_ADC2DATA_Pos (16U) SPI_CR1_SPE SPI_CR1_SPE_Msk CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk ADC_SQR1_SQ15_Pos (10U) GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk EXTI_SWIER_SWIER15_Pos (15U) TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos) ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk CoreDebug_DEMCR_MON_PEND_Pos 17U __HAL_RCC_ETHMACRX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACRXEN)) SCnSCB_ACTLR_DISMCYCINT_Msk (1UL ) RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk WWDG_CR_T6 WWDG_CR_T_6 I2C_MEMADD_SIZE_16BIT 0x00000010U CAN_F13R2_FB8_Pos (8U) FSMC_PIO4_IOWAIT4_2 (0x04UL << FSMC_PIO4_IOWAIT4_Pos) CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) DCMI_MIS_ERR_MIS_Pos (2U) USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk FSMC_BWTR3_DATAST FSMC_BWTR3_DATAST_Msk __HAL_LTDC_LAYER LTDC_LAYER SDIO_STA_STBITERR_Pos (9U) FSMC_PMEM2_MEMWAIT2_1 (0x02UL << FSMC_PMEM2_MEMWAIT2_Pos) ETH_PTPTSLR_STPNS ETH_PTPTSLR_STPNS_Msk SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE CAN_F6R1_FB1_Pos (1U) __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED PWR_CR_PLS_LEV7 0x000000E0U CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos) CAN_F4R2_FB23_Pos (23U) USART_CR1_TXEIE USART_CR1_TXEIE_Msk FSMC_BCR4_WRAPMOD_Pos (10U) SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos) CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos) CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos) __HAL_RCC_CAN2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN)) USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos) CRC_BASE (AHB1PERIPH_BASE + 0x3000UL) USB_OTG_EP_REG_SIZE 0x20UL __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) TIM11_BASE (APB2PERIPH_BASE + 0x4800UL) RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk DMA_FLAG_DMEIF3_7 0x01000000U FSMC_BCR3_WAITEN_Msk (0x1UL << FSMC_BCR3_WAITEN_Pos) CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos) __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED FSMC_SR2_IRS_Msk (0x1UL << FSMC_SR2_IRS_Pos) RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos) toggle_in IS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE TIM_CCER_CC2NE_Pos (6U) GPIO_BSRR_BS2_Pos (2U) ETH_MMCRIMR_RFAEM_Pos (6U) GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9 GPIO_BRR_BR8 GPIO_BSRR_BR8 CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos) DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos) GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__))) __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention CAN_F3R2_FB24 CAN_F3R2_FB24_Msk RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos) __HAL_RCC_APB1_FORCE_RESET() (RCC->APB1RSTR = 0xFFFFFFFFU) SCB_ICSR_PENDSVCLR_Pos 27U CAN_F13R1_FB22_Pos (22U) GPIO_ODR_OD10_Pos (10U) CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos) RCC_APB1RSTR_SPI3RST_Pos (15U) HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7 FSMC_BCR4_WRAPMOD FSMC_BCR4_WRAPMOD_Msk FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN)) RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos) GPIO_IDR_ID14 GPIO_IDR_ID14_Msk RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9 CAN_F7R1_FB27 CAN_F7R1_FB27_Msk CAN_MSR_INAK CAN_MSR_INAK_Msk CAN_F12R2_FB4_Pos (4U) __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE USART_CR3_NACK USART_CR3_NACK_Msk USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos) GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk CAN_F7R2_FB22_Pos (22U) __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN)) GPIO_SPEED_FREQ_MEDIUM 0x00000001U TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1 __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE I2C_SR1_TIMEOUT_Msk (0x1UL << I2C_SR1_TIMEOUT_Pos) SYSCFG_EXTICR1_EXTI1_PE 0x0040U GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) CAN_F8R2_FB8_Pos (8U) __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE GPIO_MODER_MODER13_Pos (26U) CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos) TIM_EGR_CC4G TIM_EGR_CC4G_Msk __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE __ADC_DISABLE __HAL_ADC_DISABLE SDIO_RESP4_CARDSTATUS4_Pos (0U) GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos) FSMC_PCR2_TAR_0 (0x1UL << FSMC_PCR2_TAR_Pos) __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk FSMC_PMEM3_MEMSET3_Pos (0U) CAN_F5R1_FB1 CAN_F5R1_FB1_Msk FSMC_BTR4_DATLAT FSMC_BTR4_DATLAT_Msk __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE FSMC_BCR2_MTYP FSMC_BCR2_MTYP_Msk __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET TEST_J 1U CAN_F4R2_FB1 CAN_F4R2_FB1_Msk USB_OTG_GOTGINT_SEDET_Pos (2U) CAN_TI2R_STID_Pos (21U) RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk __HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET) DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk SYSCFG_EXTICR2_EXTI5_PF 0x0050U GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0 ETH_MACA2HR_SA ETH_MACA2HR_SA_Msk RCC_AHB1LPENR_GPIOCLPEN_Pos (2U) USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk USB_OTG_HS_TOTAL_FIFO_SIZE 4096U USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk SDIO_CMD_NIEN_Pos (13U) GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) CAN_F9R1_FB13 CAN_F9R1_FB13_Msk __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7 RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk CAN_F1R1_FB22_Pos (22U) SYSCFG_EXTICR3_EXTI10_PI 0x0800U DMA_FIFO_THRESHOLD_1QUARTERFULL 0x00000000U __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos) RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos) EXTI_IMR_MR18 EXTI_IMR_MR18_Msk SDIO_DCTRL_SDIOEN_Pos (11U) __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk FSMC_BTR4_DATAST_7 (0x80UL << FSMC_BTR4_DATAST_Pos) USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk FSMC_BCR3_EXTMOD FSMC_BCR3_EXTMOD_Msk PLL_TIMEOUT_VALUE 2U ETH_MACFFR_HPF_Pos (10U) FSMC_BCR2_MUXEN_Pos (1U) USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk RTC_CALR_CALP_Pos (15U) TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) FSMC_BTR3_ADDSET_0 (0x1UL << FSMC_BTR3_ADDSET_Pos) TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk CAN_F1R2_FB2_Pos (2U) CAN_F3R2_FB3 CAN_F3R2_FB3_Msk USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos) CAN_F7R1_FB22_Pos (22U) __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U) I2S_FLAG_OVR SPI_SR_OVR RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) DAC_CR_TSEL2 DAC_CR_TSEL2_Msk USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos) TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos) USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos) PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) TPI_DEVID_NrTraceInput_Pos 0U CAN_F8R1_FB9 CAN_F8R1_FB9_Msk RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos) ETH_MACDBGR_RFFL_Pos (8U) CAN_F1R1_FB16_Pos (16U) CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos) ETH_MMCTIMR_TGFM ETH_MMCTIMR_TGFM_Msk CAN_F4R2_FB8_Pos (8U) __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET) RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos) CAN_F11R1_FB16 CAN_F11R1_FB16_Msk ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos) USB_OTG_DIEPCTL_MPSIZ_Pos (0U) USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk RCC_BDCR_RTCEN_BB (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)) CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos) CAN_F2R1_FB4 CAN_F2R1_FB4_Msk IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || ((TYPE) == MPU_TEX_LEVEL1) || ((TYPE) == MPU_TEX_LEVEL2)) FSMC_SR2_IREN_Msk (0x1UL << FSMC_SR2_IREN_Pos) SYSCFG_EXTICR3_EXTI11_PC 0x2000U ETH_MACCR_IFG_80Bit 0x00040000U CAN_F4R2_FB1_Pos (1U) WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) I2C_CR1_SMBUS_Pos (1U) USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos) CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos) RCC_FLAG_HSIRDY ((uint8_t)0x21) __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE ADC_CSR_JEOC3_Pos (18U) TPI_FIFO0_ETM0_Pos 0U SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk CAN_F13R1_FB0 CAN_F13R1_FB0_Msk CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos) DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos) DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos) FSMC_PCR3_PTYP_Pos (3U) USART_CR1_PEIE_Pos (8U) GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos) USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk RCC_AHB1LPENR_ETHMACTXLPEN RCC_AHB1LPENR_ETHMACTXLPEN_Msk HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b RCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos) EXTI_LINE_7 (EXTI_GPIO | 0x07u) CAN_F3R1_FB26_Pos (26U) SDIO_MASK_CEATAENDIE_Msk (0x1UL << SDIO_MASK_CEATAENDIE_Pos) __HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST)) GPIO_BSRR_BR_3 GPIO_BSRR_BR3 CAN_F11R2_FB23 CAN_F11R2_FB23_Msk ETH_MACPMTCSR_PD_Msk (0x1UL << ETH_MACPMTCSR_PD_Pos) ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos) DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1 EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos) __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST)) CAN_F4R2_FB23 CAN_F4R2_FB23_Msk RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1 CRC_IDR_IDR_Pos (0U) RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) FSMC_SR4_FEMPT_Msk (0x1UL << FSMC_SR4_FEMPT_Pos) ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos) TPI_FIFO1_ITM2_Pos 16U CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos) GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) GPIO_LCKR_LCK8_Pos (8U) GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) ep0_mps USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos) RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos) CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos) RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) FSMC_BCR1_MBKEN_Pos (0U) FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS EXTI_LINE_4 (EXTI_GPIO | 0x04u) GPIO_BSRR_BR_7 GPIO_BSRR_BR7 GPIO_MODER_MODE15_0 GPIO_MODER_MODER15_0 IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET)) CAN_F11R2_FB18 CAN_F11R2_FB18_Msk TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) DWT_CTRL_POSTINIT_Pos 5U DCMI_CR_EDM_0 0x00000400U FSMC_ECCR2_ECC2_Pos (0U) __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) ETH_MACIMR_TSTIM_Pos (9U) RTC_BKP8R RTC_BKP8R_Msk HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9 FSMC_BWTR4_ADDHLD_2 (0x4UL << FSMC_BWTR4_ADDHLD_Pos) dev_addr DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk USB_OTG_GINTMSK_EOPFM_Pos (15U) DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk FSMC_BCR4_EXTMOD_Pos (14U) HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos) RCC_CIR_HSERDYC_Pos (19U) __FAST64 "ll" FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) ETH_MACDBGR_TFNE ETH_MACDBGR_TFNE_Msk CAN_F12R1_FB5_Pos (5U) HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 SCB_AIRCR_VECTKEY_Pos 16U RCC_RTCCLKSOURCE_HSE_DIV30 0x001E0300U CAN_F7R2_FB19 CAN_F7R2_FB19_Msk ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) FSMC_PIO4_IOWAIT4_7 (0x80UL << FSMC_PIO4_IOWAIT4_Pos) FSMC_BWTR4_BUSTURN_Msk (0xFUL << FSMC_BWTR4_BUSTURN_Pos) CAN_F0R2_FB14 CAN_F0R2_FB14_Msk CAN_F8R1_FB9_Pos (9U) ETH_DMAIER_RIE_Pos (6U) CAN_F13R2_FB12 CAN_F13R2_FB12_Msk TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU) FSMC_BTR4_DATAST_0 (0x01UL << FSMC_BTR4_DATAST_Pos) ETH_MACMIIAR_CR_Div26_Msk (0x3UL << ETH_MACMIIAR_CR_Div26_Pos) HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk ETH_DMAMFBOCR_MFC_Msk (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos) CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos) __HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN)) __HAL_RCC_PWR_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN)) GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO EXTI_EMR_MR15_Pos (15U) OTG_FS_OverCurrent_Pin GPIO_PIN_5 __HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0U) USE_SPI_CRC 0U USART_SR_IDLE_Msk (0x1UL << USART_SR_IDLE_Pos) RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) GPIO_MODER_MODE4_1 GPIO_MODER_MODER4_1 GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos) CAN_F4R2_FB22_Pos (22U) CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos) CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos) DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) USB_OTG_GCCFG_SOFOUTEN_Pos (20U) ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos) GPIO_PIN_11 ((uint16_t)0x0800) __ADC_IS_ENABLED ADC_IS_ENABLE CoreDebug_DEMCR_VC_CORERESET_Pos 0U CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk USB_OTG_GINTMSK_USBSUSPM_Pos (11U) CAN_TDH0R_DATA4_Pos (0U) GPIO_PUPDR_PUPD10_Pos (20U) CAN_FM1R_FBM24_Msk (0x1UL << CAN_FM1R_FBM24_Pos) ETH_MACMIIAR_CR_Div102_Pos (4U) SPI3 ((SPI_TypeDef *) SPI3_BASE) PHY_SPEED_STATUS ((uint16_t)0x0002U) RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos) DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos) ETH_MMCTIR_TGFSCS ETH_MMCTIR_TGFSCS_Msk CAN_FM1R_FBM5_Pos (5U) FSMC_BTR3_DATAST_3 (0x08UL << FSMC_BTR3_DATAST_Pos) DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos) ETH_MMCTGFMSCCR_TGFMSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos) ADC_CDR_DATA2_Pos (16U) USB_OTG_PCGCCTL_STOPCLK_Pos (0U) CAN_F4R2_FB16_Pos (16U) CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos) CAN_TDH1R_DATA6_Pos (16U) IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || ((INSTANCE) == ADC2) || ((INSTANCE) == ADC3)) CAN_F9R1_FB10_Pos (10U) GPIO_LCKR_LCK15_Pos (15U) RCC_RTCCLKSOURCE_HSE_DIV22 0x00160300U TIM_CR1_ARPE TIM_CR1_ARPE_Msk FSMC_BCR2_MWID_Pos (4U) DAC_DHR12L1_DACC1DHR_Pos (4U) USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U) ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) FSMC_PMEM3_MEMSET3_5 (0x20UL << FSMC_PMEM3_MEMSET3_Pos) HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_End SPI_CR2_FRF SPI_CR2_FRF_Msk CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos) CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos) __LEAST32 "l" GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) CAN_ESR_EWGF_Pos (0U) GPIO_OTYPER_OT14_Pos (14U) GPIO_ODR_OD6 GPIO_ODR_OD6_Msk GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1 CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos) SYSCFG_MEMRMP_MEM_MODE_Pos (0U) SysTick_CALIB_NOREF_Pos 31U DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk SDIO_DCTRL_DBLOCKSIZE_0 (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos) ETH_PTPTSCR_TSSMRME_Msk (0x1UL << ETH_PTPTSCR_TSSMRME_Pos) RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos) SDIO_STA_DATAEND_Msk (0x1UL << SDIO_STA_DATAEND_Pos) IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos) CSR_BRE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (BRE_BIT_NUMBER * 4U)) FSMC_PCR4_TCLR_Msk (0xFUL << FSMC_PCR4_TCLR_Pos) DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk SDIO_MASK_CEATAENDIE SDIO_MASK_CEATAENDIE_Msk __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE TIM7 ((TIM_TypeDef *) TIM7_BASE) CAN_F9R1_FB20 CAN_F9R1_FB20_Msk ETH_PTPTSCR_TSITE_Pos (4U) GPIO_AF2_TIM5 ((uint8_t)0x02) __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) HCD_SPEED_FULL USBH_FSLS_SPEED CAN_F3R1_FB25 CAN_F3R1_FB25_Msk RTC_ISR_RSF_Pos (5U) FLASH_PSIZE_HALF_WORD 0x00000100U CAN_F6R2_FB26_Pos (26U) CRC_CR_RESET_Pos (0U) USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos) CAN_F7R2_FB21 CAN_F7R2_FB21_Msk GPIO_BRR_BR3_Msk GPIO_BSRR_BR3_Msk __DIV_LPUART UART_DIV_LPUART UINT64_MAX (__UINT64_MAX__) RCC_I2SCLKSOURCE_PLLI2S 0x00000000U ETH_DMABMR_PBL_32Beat 0x00002000U ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk FSMC_BCR4_CPSIZE_1 (0x2UL << FSMC_BCR4_CPSIZE_Pos) ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos) SDIO_CLKCR_NEGEDGE_Pos (13U) FSMC_BTR4_DATLAT_1 (0x2UL << FSMC_BTR4_DATLAT_Pos) FSMC_PMEM2_MEMHOLD2 FSMC_PMEM2_MEMHOLD2_Msk EXTI_TRIGGER_FALLING 0x00000002u FSMC_BCR2_WRAPMOD_Pos (10U) RCC_CFGR_HPRE_DIV2 0x00000080U ETH_MACMIIAR_MR_Msk (0x1FUL << ETH_MACMIIAR_MR_Pos) SDIO_STA_TXFIFOHE_Pos (14U) GPIO_OSPEEDR_OSPEED5_Pos (10U) GPIO_OSPEEDR_OSPEED10_Pos (20U) RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos) USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) IS_OPTIONBYTE(VALUE) (((VALUE) <= (OPTIONBYTE_WRP|OPTIONBYTE_RDP|OPTIONBYTE_USER|OPTIONBYTE_BOR))) CAN_FS1R_FSC2_Pos (2U) __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) __HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST)) DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos) ARM_MPU_ACCESS_NORMAL(OuterCp,InnerCp,IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) GET_GPIO_INDEX GPIO_GET_INDEX __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos) CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos) __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) TPI_ITATBCTR0_ATREADY1_Msk (0x1UL ) UINT_FAST8_MAX (__UINT_FAST8_MAX__) ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk RCC_RTCCLKSOURCE_HSE_DIV27 0x001B0300U CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos) __HAL_SPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE) __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE ETH_MACCR_DC ETH_MACCR_DC_Msk CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos) CAN_F5R1_FB11 CAN_F5R1_FB11_Msk USB_OTG_EPNUM USB_OTG_EPNUM_Msk GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12 CAN_F0R1_FB26_Pos (26U) RTC_ISR_SHPF RTC_ISR_SHPF_Msk FSMC_BCR2_MTYP_0 (0x1UL << FSMC_BCR2_MTYP_Pos) CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos) CAN_F10R2_FB5_Pos (5U) TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk CAN_TDT2R_DLC_Pos (0U) GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos) CAN_RI1R_IDE CAN_RI1R_IDE_Msk __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE CAN_F7R1_FB22 CAN_F7R1_FB22_Msk FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos) USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos) DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk CAN_F6R2_FB9_Pos (9U) GPIO_MODER_MODE8_0 GPIO_MODER_MODER8_0 TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos) HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE TIM_DIER_UIE_Pos (0U) ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos) CAN_F2R1_FB2 CAN_F2R1_FB2_Msk USART_CR1_OVER8 USART_CR1_OVER8_Msk FSMC_PMEM3_MEMWAIT3_2 (0x04UL << FSMC_PMEM3_MEMWAIT3_Pos) ETH_MMCCR_MCFHP_Msk (0x1UL << ETH_MMCCR_MCFHP_Pos) INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1) __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14 TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk __HAL_RCC_UART5_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); UNUSED(tmpreg); } while(0U) CAN_F13R2_FB4_Pos (4U) __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE LSE_VALUE 32768U USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE RCC_MCO_DIV16 RCC_MCODIV_16 __HAL_RCC_TIM5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST)) CAN_FA1R_FACT_Msk (0xFFFFFFFUL << CAN_FA1R_FACT_Pos) ETH_DMASR_RS_Msk (0x1UL << ETH_DMASR_RS_Pos) __HAL_RCC_TIM8_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST)) RCC_RTCCLKSOURCE_HSE_DIV17 0x00110300U ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos) RCC_APB1ENR_I2C3EN_Pos (23U) CAN_F11R2_FB23_Pos (23U) FSMC_PMEM2_MEMSET2_Msk (0xFFUL << FSMC_PMEM2_MEMSET2_Pos) ETH_PTPTSCR_TSFCU_Pos (1U) __HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__) ((__HANDLE__)->Instance->SR = (uint16_t)(~SPI_FLAG_CRCERR)) FSMC_PIO4_IOHOLD4_1 (0x02UL << FSMC_PIO4_IOHOLD4_Pos) SYSCFG_EXTICR4_EXTI15_PD 0x3000U USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk RTC_ALRMBR_SU_Pos (0U) FSMC_PMEM4_MEMSET4_6 (0x40UL << FSMC_PMEM4_MEMSET4_Pos) CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos) FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) DMA_PBURST_INC4 ((uint32_t)DMA_SxCR_PBURST_0) TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig FSMC_BCR3_MBKEN FSMC_BCR3_MBKEN_Msk RTC_TR_HT RTC_TR_HT_Msk RTC_TSTR_HT RTC_TSTR_HT_Msk USB_OTG_HCTSIZ_DOPING_Pos (31U) USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos) USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos) TIM_DMABase_RCR TIM_DMABASE_RCR DMA_FLAG_FEIF1_5 0x00000040U GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) FSMC_BCR1_WRAPMOD_Msk (0x1UL << FSMC_BCR1_WRAPMOD_Pos) RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos) SYSCFG_EXTICR3_EXTI11_PF 0x5000U PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos) __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE CAN_IER_EWGIE_Pos (8U) RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos) __HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET) __HAL_I2C_GET_FLAG(__HANDLE__,__FLAG__) ((((uint8_t)((__FLAG__) >> 16U)) == 0x01U) ? (((((__HANDLE__)->Instance->SR1) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET) : (((((__HANDLE__)->Instance->SR2) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET)) TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos) DSTS_ENUMSPD_FS_PHY_48MHZ (3U << 1) HAL_FLASH_ERROR_PGA 0x00000008U __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE ETH_DMARDLAR_SRL_Pos (0U) RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos) __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE ADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE) __HAL_RCC_GPIOG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); UNUSED(tmpreg); } while(0U) HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76 USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos) SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) EXTI_RTSR_TR0_Pos (0U) RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk __HAL_RCC_GPIOI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) != RESET) ETH_MMCRIR_RFAES_Msk (0x1UL << ETH_MMCRIR_RFAES_Pos) _SYS_FEATURES_H  __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE CAN_F2R2_FB2_Pos (2U) ETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos) CAN_F4R1_FB24 CAN_F4R1_FB24_Msk CAN_F12R1_FB1 CAN_F12R1_FB1_Msk RCC_OSCILLATORTYPE_HSI 0x00000002U HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4 RCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos) CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos) USB_OTG_GOTGINT_HNSSCHG_Pos (9U) FSMC_BWTR4_DATAST_7 0x00008000U __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos) EXTI_PR_PR11_Pos (11U) __HAL_I2C_GENERATE_START I2C_GENERATE_START __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U) DWT_CTRL_CPIEVTENA_Pos 17U __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN)) SDIO_BASE (APB2PERIPH_BASE + 0x2C00UL) CAN_FS1R_FSC17_Msk (0x1UL << CAN_FS1R_FSC17_Pos) USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMA USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos) RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos) DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) dma_enable __HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) == RESET) ETH_DMASR_RPS ETH_DMASR_RPS_Msk GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN)) RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) ETH_MACCR_APCS_Msk (0x1UL << ETH_MACCR_APCS_Pos) SYSCFG_EXTICR2_EXTI7_PD 0x3000U RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) RCC_APB1ENR_SPI3EN_Pos (15U) FSMC_BWTR3_ACCMOD_Pos (28U) __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT RTC_ALRMBR_MNU_Pos (8U) __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); UNUSED(tmpreg); } while(0U) HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC USB_OTG_HPRT_PCSTS_Pos (0U) USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) ETH_PTPTSCR_TSSIPV4FE_Pos (13U) RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos) FSMC_PATT4_ATTWAIT4_4 (0x10UL << FSMC_PATT4_ATTWAIT4_Pos) GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos) GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) RCC_APB1RSTR_TIM14RST_Pos (8U) RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos) CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos) CAN_F0R1_FB15 CAN_F0R1_FB15_Msk __HAL_I2SEXT_DISABLE_IT(__HANDLE__,__INTERRUPT__) (I2SxEXT((__HANDLE__)->Instance)->CR2 &= ~(__INTERRUPT__)) CAN_F3R2_FB26_Pos (26U) EXTI_PR_PR8_Pos (8U) __HAL_RCC_TIM10_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET) DCMI_CR_JPEG DCMI_CR_JPEG_Msk GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP) RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos) GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_End GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk RCC_AHB1ENR_GPIOIEN_Pos (8U) USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE) ADC_BASE ADC123_COMMON_BASE ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos) ETH_DMABMR_RDP_4xPBL_4Beat 0x01020000U __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos) CAN_FS1R_FSC15_Pos (15U) HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase DWT_FUNCTION_DATAVADDR1_Pos 16U CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos) SYSCFG_EXTICR1_EXTI3_PD 0x3000U __HAL_SYSCFG_REMAPMEMORY_FSMC() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1); }while(0); EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos) WWDG_SR_EWIF_Pos (0U) GPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0 TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3 ETH_DMAIER_TUIE_Msk (0x1UL << ETH_DMAIER_TUIE_Pos) TIM10_BASE (APB2PERIPH_BASE + 0x4400UL) GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0 __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos) CAN_TDT1R_TIME_Pos (16U) TIM_CR1_CKD TIM_CR1_CKD_Msk RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk __HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) == RESET) __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE EXTI_EMR_MR6_Pos (6U) __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET FSMC_BWTR3_BUSTURN FSMC_BWTR3_BUSTURN_Msk CAN_F12R2_FB25 CAN_F12R2_FB25_Msk SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) ETH_DMABMR_FPM_Msk (0x1UL << ETH_DMABMR_FPM_Pos) USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos) EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk RCC_CFGR_SWS_Pos (2U) CAN_F1R1_FB12_Pos (12U) ADC_SQR3_SQ2_Pos (5U) ARM_MPU_RBAR(Region,BaseAddress) (((BaseAddress) & MPU_RBAR_ADDR_Msk) | ((Region) & MPU_RBAR_REGION_Msk) | (MPU_RBAR_VALID_Msk)) RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos) DMA_CIRCULAR ((uint32_t)DMA_SxCR_CIRC) RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk FSMC_PCR3_PWAITEN_Msk (0x1UL << FSMC_PCR3_PWAITEN_Pos) SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) CAN_F13R1_FB5_Pos (5U) SPI_SR_MODF SPI_SR_MODF_Msk DAC_CR_MAMP2_Pos (24U) RCC_AHB2RSTR_DCMIRST_Pos (0U) GPIO_MODER_MODE8_Pos GPIO_MODER_MODER8_Pos SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE RCC_CR_HSION RCC_CR_HSION_Msk __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE CAN_F9R1_FB9_Pos (9U) ADC_SR_JEOC_Pos (2U) __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos) GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk SD_SDMMC_UNKNOWN_FUNCTION SD_SDIO_UNKNOWN_FUNCTION SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) FSMC_PCR2_PWID_Msk (0x3UL << FSMC_PCR2_PWID_Pos) GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos) ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos) EXTI_GPIOH 0x00000007u EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos) I2S_MODE_SLAVE_RX (SPI_I2SCFGR_I2SCFG_0) DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos) RCC_MCODIV_3 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2) CAN_F8R2_FB25 CAN_F8R2_FB25_Msk USE_HAL_FMPI2C_REGISTER_CALLBACKS 0U CAN_F8R1_FB31_Pos (31U) ETH_MACCR_JD ETH_MACCR_JD_Msk GPIO_MODE (0x3UL << GPIO_MODE_Pos) GPIO_AF1_TIM1 ((uint8_t)0x01) RCC_CIR_PLLRDYIE_Pos (12U) CAN_F1R2_FB20 CAN_F1R2_FB20_Msk ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos) HAL_SPI_MODULE_ENABLED  I2C_CR1_ENARP I2C_CR1_ENARP_Msk GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos) ETH_MACFFR_DAIF ETH_MACFFR_DAIF_Msk ETH_MACDBGR_RFFL_FULL ETH_MACDBGR_RFFL_FULL_Msk CAN_RDH0R_DATA4_Pos (0U) I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos) USB_OTG_DPID_Pos (15U) __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE ETH_MACMIIAR_CR_Pos (2U) RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2 EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos) urb_state RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk CAN_F7R1_FB8 CAN_F7R1_FB8_Msk RCC_AHB1ENR_GPIOHEN_Pos (7U) __DIV_SAMPLING8 UART_DIV_SAMPLING8 GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) SYSCFG_EXTICR4_EXTI13_PE 0x0040U ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos) RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk CAN_F8R1_FB25_Pos (25U) USB_OTG_DIEPEACHMSK1_BIM_Pos (9U) EXTI_SWIER_SWIER21_Pos (21U) RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk USB_OTG_EPNUM_Pos (0U) __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0 RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos) FSMC_BTR2_CLKDIV_Pos (20U) __HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__))) CAN_F2R1_FB3_Pos (3U) CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos) SDIO_MASK_TXFIFOFIE_Pos (16U) EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos) EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos) CAN_F4R2_FB16 CAN_F4R2_FB16_Msk DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk USART_SR_LBD_Pos (8U) HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT()) HAL_CRC_Input_Data_Reverse HAL_CRCEx_Input_Data_Reverse __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12 __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos) CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos) ETH_DMASR_RPS_Pos (17U) FSMC_BTR4_ADDHLD_0 (0x1UL << FSMC_BTR4_ADDHLD_Pos) CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos) GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_udr = 0x00U; tmpreg_udr = ((__HANDLE__)->Instance->SR); UNUSED(tmpreg_udr); }while(0U) ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos) USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS GPIO_PIN_MASK 0x0000FFFFU EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos) CAN_F8R1_FB19 CAN_F8R1_FB19_Msk FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown ETH_DMABMR_PBL_4xPBL_16Beat 0x01000400U __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE CAN_F7R2_FB11_Pos (11U) SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) CAN_F9R1_FB1 CAN_F9R1_FB1_Msk ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0 ETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos) RCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos) CAN_F8R2_FB1 CAN_F8R2_FB1_Msk FSMC_SR2_FEMPT_Pos (6U) __HAL_I2S_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos) I2C_CR1_ACK I2C_CR1_ACK_Msk CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk CAN_F10R2_FB27_Pos (27U) ETH_MACDBGR_MTFCS_WAITING ETH_MACDBGR_MTFCS_WAITING_Msk MPU_REGION_SIZE_64B ((uint8_t)0x05) SYSCFG_EXTICR2_EXTI4_PB 0x0001U GPIO_IDR_ID8_Pos (8U) GPIO_PULLUP 0x00000001U FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk CAN_F4R1_FB31 CAN_F4R1_FB31_Msk HPRT0_PRTSPD_LOW_SPEED 2U DMA_LIFCR_CTEIF1_Pos (9U) I2C_DUALADDRESS_DISABLE 0x00000000U CAN_F10R2_FB10 CAN_F10R2_FB10_Msk I2C_OAR1_ADD2_Msk (0x1UL << I2C_OAR1_ADD2_Pos) RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos) RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk RTC_CR_ALRBIE_Pos (13U) TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos) RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk CAN_F9R1_FB0_Pos (0U) CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos) CAN_F9R2_FB21_Pos (21U) WRPSTATE_DISABLE OB_WRPSTATE_DISABLE FSMC_BCR2_MUXEN FSMC_BCR2_MUXEN_Msk ETH_DMASR_TPS_Suspended_Pos (21U) CAN_F1R1_FB11_Pos (11U) HC_XACTERR GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE OB_RDP_LEVEL_1 ((uint8_t)0x55) ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2 __CMSIS_GCC_H  __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE TIM_DMABase_CNT TIM_DMABASE_CNT GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1 USB_OTG_BCNT USB_OTG_BCNT_Msk HAL_CRC_Output_Data_Reverse HAL_CRCEx_Output_Data_Reverse ETH_DMAIER_AISE ETH_DMAIER_AISE_Msk CAN_F11R2_FB5_Pos (5U) SPI_I2SCFGR_I2SCFG_Pos (8U) SYSCFG_EXTICR3_EXTI10_PH 0x0700U TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX EXTI_EMR_MR2 EXTI_EMR_MR2_Msk GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0 EXTI_IMR_IM_Msk (0x7FFFFFUL << EXTI_IMR_IM_Pos) FSMC_PMEM4_MEMHOLD4_Pos (16U) PWR_CR_OFFSET_BB (PWR_OFFSET + PWR_CR_OFFSET) CAN_F7R2_FB9_Pos (9U) CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos) CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos) GPIO_IDR_ID3 GPIO_IDR_ID3_Msk RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos) CAN_F12R1_FB26 CAN_F12R1_FB26_Msk CAN_F0R1_FB22 CAN_F0R1_FB22_Msk FSMC_PATT3_ATTHOLD3_4 (0x10UL << FSMC_PATT3_ATTHOLD3_Pos) RCC_APB2ENR_ADC1EN_Pos (8U) SDIO_MASK_TXDAVLIE_Msk (0x1UL << SDIO_MASK_TXDAVLIE_Pos) GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos) RCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos) USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos) __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE CAN_F9R2_FB24 CAN_F9R2_FB24_Msk CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos) USB_OTG_DOEPMSK_XFRCM_Pos (0U) CAN_F3R2_FB29 CAN_F3R2_FB29_Msk FSMC_PMEM4_MEMHIZ4_1 (0x02UL << FSMC_PMEM4_MEMHIZ4_Pos) GPIO_PIN_10 ((uint16_t)0x0400) FSMC_PMEM2_MEMHOLD2_7 (0x80UL << FSMC_PMEM2_MEMHOLD2_Pos) ADC_SQR1_SQ14_Pos (5U) CAN_F3R1_FB21_Pos (21U) OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE __HAL_RCC_TIM10_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); UNUSED(tmpreg); } while(0U) __BKPT(value) __ASM volatile ("bkpt "#value) DMA_SxCR_MINC DMA_SxCR_MINC_Msk SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk CSR_RTCEN_BB RCC_CSR_RTCEN_BB ETH_MACFCR_PLT_Minus4 0x00000000U FSMC_BTR4_ACCMOD FSMC_BTR4_ACCMOD_Msk ETH_DMASR_TPSS_Pos (1U) __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) do{ __IO uint32_t tmpreg_ovr = 0x00U; tmpreg_ovr = (__HANDLE__)->Instance->DR; tmpreg_ovr = (__HANDLE__)->Instance->SR; UNUSED(tmpreg_ovr); }while(0U) SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos) CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos) OB_STOP_NO_RST ((uint8_t)0x40) IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || ((GROUP) == NVIC_PRIORITYGROUP_1) || ((GROUP) == NVIC_PRIORITYGROUP_2) || ((GROUP) == NVIC_PRIORITYGROUP_3) || ((GROUP) == NVIC_PRIORITYGROUP_4)) _SIZE_T_DEFINED  USB_OTG_ULPI_PHY 1U DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET RCC_CR_HSITRIM_Pos (3U) ETH_MACFFR_BFD ETH_MACFFR_BFD_Msk CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos) SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET CAN_F5R1_FB6_Pos (6U) __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE ADC_SMPR1_SMP10_Pos (0U) __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT())) SYSCFG_EXTICR3_EXTI9_PF 0x0050U GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos) USB_OTG_GOTGCTL_SRQSCS_Pos (0U) FSMC_BCR4_FACCEN_Pos (6U) ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk CAN_FA1R_FACT26 CAN_FA1R_FACT26_Msk CAN_F0R2_FB3_Pos (3U) FSMC_BWTR2_BUSTURN_1 (0x2UL << FSMC_BWTR2_BUSTURN_Pos) __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos) USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos) CAN_F5R2_FB15 CAN_F5R2_FB15_Msk ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos) CAN_F4R1_FB3 CAN_F4R1_FB3_Msk GPIO_IDR_IDR_8 GPIO_IDR_ID8 FLASH_CR_MER FLASH_CR_MER_Msk TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) ETH_MACMIIDR_MD_Msk (0xFFFFUL << ETH_MACMIIDR_MD_Pos) CAN_F0R1_FB31_Pos (31U) ETH_DMACHRBAR_HRBAP_Pos (0U) RCC_CIR_LSIRDYF_Pos (0U) CoreDebug_DEMCR_VC_BUSERR_Pos 8U RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos) ITM_LSR_ByteAcc_Pos 2U FSMC_PMEM3_MEMHOLD3_Msk (0xFFUL << FSMC_PMEM3_MEMHOLD3_Pos) ETH_MACMIIAR_CR_Msk (0x7UL << ETH_MACMIIAR_CR_Pos) RTC_TAFCR_TAMPTS_Pos (7U) ADC_CDR_DATA1_Pos (0U) I2C_CR1_PE I2C_CR1_PE_Msk DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos) TIM_SR_TIF TIM_SR_TIF_Msk USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE USB_MASK_INTERRUPT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->GINTMSK &= ~(__INTERRUPT__)) SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk FSMC_PMEM3_MEMHIZ3_4 (0x10UL << FSMC_PMEM3_MEMHIZ3_Pos) FSMC_BTR2_ADDSET_0 (0x1UL << FSMC_BTR2_ADDSET_Pos) __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos) IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1) || ((HCLK) == RCC_SYSCLK_DIV2) || ((HCLK) == RCC_SYSCLK_DIV4) || ((HCLK) == RCC_SYSCLK_DIV8) || ((HCLK) == RCC_SYSCLK_DIV16) || ((HCLK) == RCC_SYSCLK_DIV64) || ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || ((HCLK) == RCC_SYSCLK_DIV512)) GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) TIM_EGR_TG_Pos (6U) CAN_F5R1_FB25_Pos (25U) FSMC_BCR4_WAITCFG_Pos (11U) FSMC_PATT2_ATTWAIT2_2 (0x04UL << FSMC_PATT2_ATTWAIT2_Pos) DAC_CR_MAMP2 DAC_CR_MAMP2_Msk __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS INT_FAST32_MAX (__INT_FAST32_MAX__) USB_OTG_DCFG_DSPD_Pos (0U) ETH_DMASR_TPS_Pos (20U) xPSR_V_Msk (1UL << xPSR_V_Pos) CAN_F3R1_FB5 CAN_F3R1_FB5_Msk SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) RNG_SR_DRDY RNG_SR_DRDY_Msk TIM_CR2_OIS4 TIM_CR2_OIS4_Msk FSMC_BWTR1_DATAST_Msk (0xFFUL << FSMC_BWTR1_DATAST_Pos) __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE TIM_CR1_URS_Pos (2U) PWR_CR_PDDS PWR_CR_PDDS_Msk CAN_F2R2_FB5 CAN_F2R2_FB5_Msk GPIO_MODER_MODE7_Msk GPIO_MODER_MODER7_Msk __CM4_REV 0x0001U CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos) MPU_REGION_FULL_ACCESS ((uint8_t)0x03) DCMI_IER_FRAME_IE_Pos (0U) __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART6LPEN)) CAN_F5R1_FB30 CAN_F5R1_FB30_Msk CAN_F13R1_FB10 CAN_F13R1_FB10_Msk I2C2_BASE (APB1PERIPH_BASE + 0x5800UL) __HAL_RCC_DCMI_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET) SPI_CR1_SSI SPI_CR1_SSI_Msk USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos) DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U) CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos) CF_CYLINDER_HIGH ATA_CYLINDER_HIGH CAN_MCR_DBF CAN_MCR_DBF_Msk RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) ETH_DMABMR_PBL_4xPBL_64Beat 0x01001000U __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk CAN_F5R1_FB19_Pos (19U) GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1 TIM_EGR_BG_Pos (7U) FLASH_ACR_LATENCY_3WS 0x00000003U DWT_FUNCTION_DATAVMATCH_Pos 8U __HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOHRST)) PWR_CSR_EWUP_Msk (0x1UL << PWR_CSR_EWUP_Pos) USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos) PREFETCH_ENABLE 1U CAN_F0R2_FB22_Pos (22U) USB_OTG_HPRT_PCDET_Pos (1U) __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE CAN_F7R2_FB0_Pos (0U) SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) OB_WRP_SECTOR_3 0x00000008U DWT_CTRL_NOPRFCNT_Pos 24U GPIO_MODER_MODER2_Pos (4U) USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) CAN_F2R1_FB7 CAN_F2R1_FB7_Msk HC_BBLERR CAN_F4R2_FB11_Pos (11U) CAN_F10R1_FB11 CAN_F10R1_FB11_Msk USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_F1R2_FB7 CAN_F1R2_FB7_Msk ETH_DMAMFBOCR_OMFC ETH_DMAMFBOCR_OMFC_Msk GPIO_LCKR_LCK10_Pos (10U) GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos) RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) FSMC_BCR1_MUXEN_Msk (0x1UL << FSMC_BCR1_MUXEN_Pos) __HAL_I2SEXT_FLUSH_RX_DR(__HANDLE__) do{ __IO uint32_t tmpreg_dr = 0x00U; tmpreg_dr = I2SxEXT((__HANDLE__)->Instance)->DR; tmpreg_dr = ((__HANDLE__)->Instance->DR); UNUSED(tmpreg_dr); }while(0U) SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos) TIM_CR2_TI1S TIM_CR2_TI1S_Msk ETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos) CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos) __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos) EXTI_EMR_MR17 EXTI_EMR_MR17_Msk RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk ETH_MMCTIMR_TGFSCM_Msk (0x1UL << ETH_MMCTIMR_TGFSCM_Pos) CAN_F8R1_FB26 CAN_F8R1_FB26_Msk RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk ___int_least32_t_defined 1 RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos) CAN_F1R1_FB21 CAN_F1R1_FB21_Msk I2S_AUDIOFREQ_96K (96000U) CAN_F7R1_FB29_Pos (29U) CAN_RDT1R_TIME_Pos (16U) SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos) EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) CAN_F11R1_FB6_Pos (6U) EXTI_EMR_MR21_Pos (21U) __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE CAN_F4R2_FB28 CAN_F4R2_FB28_Msk DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk Instance GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6 __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN)) TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos) CAN_F0R2_FB9 CAN_F0R2_FB9_Msk CAN_F2R2_FB9_Pos (9U) CAN_F12R2_FB2 CAN_F12R2_FB2_Msk TIM3_BASE (APB1PERIPH_BASE + 0x0400UL) CAN_F6R2_FB21_Pos (21U) USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk GPIO_MODER_MODE14_0 GPIO_MODER_MODER14_0 __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET CAN_F2R2_FB21 CAN_F2R2_FB21_Msk USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos) CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos) ETH_MMCTIR_TGFS ETH_MMCTIR_TGFS_Msk CAN_F10R1_FB22_Pos (22U) IS_EXTI_GPIO_PIN(__PIN__) ((__PIN__) < 16U) _T_WCHAR_  LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE EXTI_LINE_5 (EXTI_GPIO | 0x05u) ETH_MMCRFCECR_RFCEC_Pos (0U) MPU_REGION_DISABLE ((uint8_t)0x00) CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos) __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) __HAL_RCC_ADC3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); UNUSED(tmpreg); } while(0U) HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos) CAN_F10R1_FB6_Pos (6U) FSMC_BTR1_ADDHLD_0 (0x1UL << FSMC_BTR1_ADDHLD_Pos) CAN_F4R1_FB17 CAN_F4R1_FB17_Msk DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos) CAN_F6R2_FB15_Pos (15U) UINT_LEAST64_MAX (__UINT_LEAST64_MAX__) SDIO_CMD_CEATACMD_Pos (14U) RCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos) USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos) CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos) RTC_BKP10R RTC_BKP10R_Msk DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) CAN_F10R1_FB16_Pos (16U) CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos) SDIO_STA_CMDSENT_Pos (7U) RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos) USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk USE_HAL_DFSDM_REGISTER_CALLBACKS 0U __HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN)) __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) RCC_FLAG_HSERDY ((uint8_t)0x31) FSMC_PCR4_PWID_Pos (4U) USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos) USB_OTG_DAINT_OEPINT_Pos (16U) GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP) FSMC_PATT2_ATTWAIT2_7 (0x80UL << FSMC_PATT2_ATTWAIT2_Pos) CAN_F0R1_FB4_Pos (4U) USART_BRR_DIV_Fraction_Msk (0xFUL << USART_BRR_DIV_Fraction_Pos) CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk __CMSIS_GCC_RW_REG(r) "+r" (r) FSMC_BCR1_MTYP_0 (0x1UL << FSMC_BCR1_MTYP_Pos) RCC_APB2RSTR_USART1RST_Pos (4U) TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos) TIM_EGR_CC3G TIM_EGR_CC3G_Msk USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk EXTI_IMR_MR18_Pos (18U) CAN_F9R2_FB31 CAN_F9R2_FB31_Msk RTC_BKP6R RTC_BKP6R_Msk CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos) GPIOE ((GPIO_TypeDef *) GPIOE_BASE) HAL_RCC_MODULE_ENABLED  SDIO_ICR_CCRCFAILC_Pos (0U) I2S_DATAFORMAT_16B (0x00000000U) FSMC_BWTR3_DATAST_1 (0x02UL << FSMC_BWTR3_DATAST_Pos) EXTI_PR_PR13 EXTI_PR_PR13_Msk USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk USB_OTG_DIEPCTL_EPTYP_Pos (18U) RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk CAN_FFA1R_FFA_Msk (0xFFFFFFFUL << CAN_FFA1R_FFA_Pos) ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) CAN_F8R2_FB25_Pos (25U) ETH_MACSR_MMMCRS_Msk (0x1UL << ETH_MACSR_MMMCRS_Pos) GPIO_ODR_ODR_9 GPIO_ODR_OD9 CAN_F0R1_FB15_Pos (15U) CAN_MCR_RESET CAN_MCR_RESET_Msk CAN_F12R1_FB26_Pos (26U) GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk CAN_F8R2_FB31_Pos (31U) FLASH_OPTCR1_nWRP_0 (0x001UL << FLASH_OPTCR1_nWRP_Pos) GPIO_AFRH_AFSEL13_Pos (20U) ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) __HAL_RCC_CAN2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); UNUSED(tmpreg); } while(0U) ADC_CR2_EXTSEL_Pos (24U) __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) FLASH_BASE 0x08000000UL FSMC_PMEM4_MEMHOLD4_4 (0x10UL << FSMC_PMEM4_MEMHOLD4_Pos) CAN_FA1R_FACT0_Pos (0U) RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos) EXTI_EMR_EM3 EXTI_EMR_MR3 __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET SDIO_CMD_SDIOSUSPEND_Pos (11U) USART_CR2_CPOL USART_CR2_CPOL_Msk FSMC_BCR3_MBKEN_Msk (0x1UL << FSMC_BCR3_MBKEN_Pos) WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) __HAL_RCC_PWR_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN)) CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos) GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) CAN_F8R2_FB19_Pos (19U) DMA_SxCR_CHSEL_Msk (0x7UL << DMA_SxCR_CHSEL_Pos) __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3 GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4 USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk FLASH_ACR_LATENCY_7WS 0x00000007U USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos) DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) CAN_F0R1_FB0 CAN_F0R1_FB0_Msk CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos) TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos) SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos) RCC_AHB1ENR_CCMDATARAMEN_Msk (0x1UL << RCC_AHB1ENR_CCMDATARAMEN_Pos) CAN_IER_SLKIE_Pos (17U) EXTI_RTSR_TR9_Pos (9U) ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) SYSCFG_EXTICR1_EXTI0_PF 0x0005U CAN_F11R2_FB12_Pos (12U) RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) FSMC_SR3_FEMPT_Pos (6U) RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk CAN_F7R1_FB1_Pos (1U) RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos) SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk FSMC_BCR3_WREN_Msk (0x1UL << FSMC_BCR3_WREN_Pos) RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 USART_SR_TXE_Pos (7U) __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN)) EXTI_MODE_Pos 16U ETH_MACRWUFFR_D_Pos (0U) CAN_F9R1_FB25 CAN_F9R1_FB25_Msk DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos) RCC_APB2RSTR_TIM8RST_Pos (1U) CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos) CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos) IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7)) ETH_DMAIER_ERIE ETH_DMAIER_ERIE_Msk USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED ODSWEN_BIT_NUMBER PWR_CR_ODSWEN_Pos USE_HAL_SMBUS_REGISTER_CALLBACKS 0U USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos) ETH_PTPTSCR_TSSTI_Pos (2U) USART_CR1_RWU_Msk (0x1UL << USART_CR1_RWU_Pos) HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk __MPU_PRESENT 1U I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE CAN_F2R1_FB19_Pos (19U) SDIO_CMD_NIEN_Msk (0x1UL << SDIO_CMD_NIEN_Pos) CAN_FM1R_FBM25_Pos (25U) CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos) I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos) __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)) USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED RCC_APB2LPENR_ADC2LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos) CAN_F5R1_FB23_Pos (23U) DMA_HISR_TEIF4_Pos (3U) ErrorCode CAN_TI1R_IDE CAN_TI1R_IDE_Msk FSMC_BTR2_DATAST_4 (0x10UL << FSMC_BTR2_DATAST_Pos) I2C_OAR1_ADD6_Pos (6U) CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos) CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos) USB_OTG_GCCFG_NOVBUSSENS_Msk (0x1UL << USB_OTG_GCCFG_NOVBUSSENS_Pos) __HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP)) GPIO_BRR_BR0 GPIO_BSRR_BR0 __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk DMA_HISR_HTIF4_Pos (4U) CAN_F0R1_FB30_Pos (30U) SPI_I2SCFGR_I2SMOD_Pos (11U) RCC_PLLDIV_2 RCC_PLL_DIV2 GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1 ETH_MACFFR_BFD_Pos (5U) CAN_FM1R_FBM19_Pos (19U) EXTI_EMR_EM10 EXTI_EMR_MR10 RCC_APB1LPENR_SPI2LPEN_Pos (14U) RCC_CSR_PINRSTF_Pos (26U) CAN_FFA1R_FFA27_Pos (27U) TIM_CR2_OIS2 TIM_CR2_OIS2_Msk __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE CAN_F5R1_FB16 CAN_F5R1_FB16_Msk CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk RTC_CR_TSE_Pos (11U) USB_OTG_DAINTMSK_IEPM_Pos (0U) FSMC_SR2_FEMPT_Msk (0x1UL << FSMC_SR2_FEMPT_Pos) ETH_MACPMTCSR_WFE_Msk (0x1UL << ETH_MACPMTCSR_WFE_Pos) __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos) SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk CAN_F13R2_FB16_Pos (16U) __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE FLASH_PSIZE_WORD 0x00000200U USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3 DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U ARM_MPU_AP_URO 2U GPIO_BSRR_BR3_Pos (19U) ETH_DMABMR_PBL_1Beat 0x00000100U SDIO_STA_RXOVERR_Msk (0x1UL << SDIO_STA_RXOVERR_Pos) GPIO_BRR_BR4 GPIO_BSRR_BR4 __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE ADC_CSR_STRT3_Pos (20U) IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM __HAL_RCC_TIM11_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET) ETH_MACA1HR_MBC_LBits31_24 0x08000000U CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos) EXTI_EMR_EM14 EXTI_EMR_MR14 GPIO_MODER_MODE15_Pos GPIO_MODER_MODER15_Pos DMA_IT_HT ((uint32_t)DMA_SxCR_HTIE) GPIO_AFRL_AFSEL3_Pos (12U) TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7 DAC_CR_MAMP1_Pos (8U) RTC_TSDR_DU RTC_TSDR_DU_Msk CAN_F11R2_FB15 CAN_F11R2_FB15_Msk UINT32_MAX (__UINT32_MAX__) CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos) SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) I2S3ext ((SPI_TypeDef *) I2S3ext_BASE) GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1 ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos) FSMC_PMEM4_MEMHIZ4_0 (0x01UL << FSMC_PMEM4_MEMHIZ4_Pos) GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) RTC_ISR_RSF RTC_ISR_RSF_Msk USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk PWR_CR_VOS_Pos (14U) _GCC_SIZE_T  USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos) ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos) FSMC_PATT2_ATTSET2_4 (0x10UL << FSMC_PATT2_ATTSET2_Pos) __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE NVIC_USER_IRQ_OFFSET 16 CAN_TSR_LOW_Pos (29U) CAN_F3R2_FB15_Pos (15U) RCC_CSR_LSION RCC_CSR_LSION_Msk RTC_WPR_KEY RTC_WPR_KEY_Msk CAN_F1R2_FB22_Pos (22U) SPI_BAUDRATEPRESCALER_32 (SPI_CR1_BR_2) FSMC_PCR3_TAR_0 (0x1UL << FSMC_PCR3_TAR_Pos) I2C_CR1_ENARP_Pos (4U) RTC_ALRMBR_MSK4_Pos (31U) FSMC_PIO4_IOSET4_1 (0x02UL << FSMC_PIO4_IOSET4_Pos) DMA_HISR_DMEIF7_Pos (24U) DCMI_CR_CROP_Pos (2U) DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk USB_OTG_HCCHAR_EPDIR_Pos (15U) CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos) USART_CR1_TCIE USART_CR1_TCIE_Msk FSMC_PMEM3_MEMWAIT3_6 (0x40UL << FSMC_PMEM3_MEMWAIT3_Pos) __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__)) CoreDebug_DEMCR_VC_CORERESET_Msk (1UL ) RTC_ISR_ALRBWF_Pos (1U) I2S_FLAG_BSY SPI_SR_BSY RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk IS_ALARM IS_RTC_ALARM DMA_SxCR_EN_Pos (0U) USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN CAN_F10R1_FB29 CAN_F10R1_FB29_Msk __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk PWR_PVD_MODE_IT_FALLING 0x00010002U RCC_PLLI2SON_BIT_NUMBER 0x1AU __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk ETH_MACPMTCSR_WFR_Msk (0x1UL << ETH_MACPMTCSR_WFR_Pos) GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos) _WCHAR_T_DEFINED  FSMC_BCR2_WAITCFG_Pos (11U) RCC_HSICALIBRATION_DEFAULT 0x10U RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk CAN_F6R2_FB21 CAN_F6R2_FB21_Msk I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk CAN_F0R2_FB26 CAN_F0R2_FB26_Msk CAN_F6R1_FB10_Pos (10U) FSMC_PATT2_ATTWAIT2_1 (0x02UL << FSMC_PATT2_ATTWAIT2_Pos) FLASH_OPTCR_nWRP_11 0x08000000U EXTI_FTSR_TR13_Pos (13U) VDD_VALUE 3300U ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE ADC_CCR_MULTI ADC_CCR_MULTI_Msk GPIO_AF5_SPI2 ((uint8_t)0x05) ETH_MACDBGR_RFFL_BELOWFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos) TIM_CCMR2_OC4FE_Pos (10U) USB_OTG_DTHRCTL_ISOTHREN_Pos (1U) USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos) CAN_F5R2_FB1_Pos (1U) FSMC_BCR2_FACCEN_Msk (0x1UL << FSMC_BCR2_FACCEN_Pos) ADC_SQR3_SQ3_Pos (10U) ___int_least64_t_defined 1 RCC_SDMMC1CLKSOURCE_SYSCLK RCC_SDIOCLKSOURCE_SYSCLK ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk CAN_F11R2_FB12 CAN_F11R2_FB12_Msk ETH_MACA1LR_MACA1L_Msk (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos) ETH_DMAIER_TIE_Pos (0U) CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos) USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) CAN_FS1R_FSC21_Pos (21U) __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk ETH_MACRWUFFR_D ETH_MACRWUFFR_D_Msk ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos) KR_KEY_ENABLE IWDG_KEY_ENABLE RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) I2C_CR2_LAST_Msk (0x1UL << I2C_CR2_LAST_Pos) TIM_SR_CC4IF_Pos (4U) __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER CAN_F5R2_FB19_Pos (19U) GPIO_AF0_TAMPER ((uint8_t)0x00) CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1 RCC_AHB1RSTR_GPIOFRST_Pos (5U) CAN_F12R1_FB18 CAN_F12R1_FB18_Msk IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || ((WAVE) == DAC_WAVE_NOISE)|| ((WAVE) == DAC_WAVE_TRIANGLE)) EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos) USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos) __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) == RESET) CAN_F8R1_FB20_Pos (20U) CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos) CAN_F12R2_FB30 CAN_F12R2_FB30_Msk CAN_F8R2_FB0_Pos (0U) CAN_F2R2_FB12 CAN_F2R2_FB12_Msk __HAL_RCC_TIM11_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN)) CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos) RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI ETH_DMAIER_ETIE_Pos (10U) CAN_FFA1R_FFA21 CAN_FFA1R_FFA21_Msk GPIO_BSRR_BR10_Pos (26U) CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos) CAN_F11R2_FB3 CAN_F11R2_FB3_Msk DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk FSMC_SR2_IREN FSMC_SR2_IREN_Msk RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos) SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk __HAL_RCC_ADC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADCRST)) RCC_APB2ENR_SPI1EN_Pos (12U) TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) TIM_DMABase_PSC TIM_DMABASE_PSC CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos) CAN_F11R1_FB11_Pos (11U) __HAL_RCC_CAN1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST)) PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING FSMC_BWTR1_ADDHLD_3 (0x8UL << FSMC_BWTR1_ADDHLD_Pos) CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos) CAN_F8R1_FB14_Pos (14U) __HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN)) DWT_CTRL_CYCEVTENA_Pos 22U FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) EXTI_SWIER_SWIER10_Pos (10U) GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1 CAN_F7R2_FB29_Pos (29U) IWDG ((IWDG_TypeDef *) IWDG_BASE) DMA_FIFO_THRESHOLD_3QUARTERSFULL ((uint32_t)DMA_SxFCR_FTH_1) PWR_CR_LPDS_Msk (0x1UL << PWR_CR_LPDS_Pos) EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos) RCC_AHB1LPENR_OTGHSLPEN_Pos (29U) DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST)) RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos) CAN_F3R2_FB10_Pos (10U) CAN_F11R1_FB13 CAN_F11R1_FB13_Msk USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos) TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk CAN_FilterFIFO1 CAN_FILTER_FIFO1 USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) I2C_OAR1_ADD6_Msk (0x1UL << I2C_OAR1_ADD6_Pos) __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR __HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN)) USE_RTOS 0U RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) SDIO_DCTRL_RWSTOP_Msk (0x1UL << SDIO_DCTRL_RWSTOP_Pos) IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) USB_OTG_CHNUM USB_OTG_CHNUM_Msk DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos) SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk RTC_CR_BCK RTC_CR_BKP CAN_FS1R_FSC20_Msk (0x1UL << CAN_FS1R_FSC20_Pos) RCC_APB1RSTR_TIM12RST_Pos (6U) __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) APSR_N_Pos 31U __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT CAN_FA1R_FACT18_Pos (18U) UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE ETH_MACA1HR_AE_Pos (31U) USB_OTG_SPEED_HIGH 0U CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos) SYSCFG_MEMRMP_MEM_MODE_Msk (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos) ETH_MMCTGFCR_TGFC_Msk (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos) TIM_SR_CC4IF TIM_SR_CC4IF_Msk RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos) CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos) __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN)) OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2 ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos) CAN_F6R2_FB6 CAN_F6R2_FB6_Msk long +4 CAN_F13R1_FB19_Pos (19U) CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos) CAN_F11R2_FB20 CAN_F11R2_FB20_Msk CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos) FSMC_BTR1_ACCMOD FSMC_BTR1_ACCMOD_Msk RCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos) FSMC_BCR1_CPSIZE_1 (0x2UL << FSMC_BCR1_CPSIZE_Pos) RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE __HAL_PWR_PVD_EXTI_ENABLE_IT() (EXTI->IMR |= (PWR_EXTI_LINE_PVD)) CAN_F5R2_FB5_Pos (5U) USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos) USART_SR_CTS_Pos (9U) USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U) CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos) FSMC_PMEM2_MEMHOLD2_2 (0x04UL << FSMC_PMEM2_MEMHOLD2_Pos) GPIO_AFRL_AFSEL4_Pos (16U) __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET FSMC_PATT2_ATTHIZ2_6 (0x40UL << FSMC_PATT2_ATTHIZ2_Pos) USB_OTG_DIEPDMA_DMAADDR_Pos (0U) __HAL_DBGMCU_FREEZE_RTC() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_RTC_STOP)) IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) ITM_LSR_Present_Pos 0U CAN_F13R2_FB6 CAN_F13R2_FB6_Msk USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos) SDIO_DCTRL_DTDIR_Pos (1U) USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk CAN_F1R2_FB25 CAN_F1R2_FB25_Msk IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || ((STATE) == MPU_ACCESS_NOT_CACHEABLE)) IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| ((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK)) __HAL_HCD_UNMASK_HALT_HC_INT(chnum) (USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM) EXTI_IMR_MR2 EXTI_IMR_MR2_Msk CAN_F9R2_FB10_Pos (10U) ETH_MMCRIR_RFAES ETH_MMCRIR_RFAES_Msk SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk RTC_BKP6R_Pos (0U) __HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN)) TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) DAC_DHR12R2_DACC2DHR_Pos (0U) CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos) CAN_F13R1_FB11_Pos (11U) __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) CAN_F12R2_FB26_Pos (26U) USB_OTG_HCCHAR_MC_Pos (20U) SCB_DFSR_VCATCH_Pos 3U LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS FSMC_PCR3_PWAITEN_Pos (1U) CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos) USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) SCB_CCR_NONBASETHRDENA_Pos 0U USB_OTG_GAHBCFG_GINT_Pos (0U) USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos) GPIO_BSRR_BR5_Pos (21U) GPIO_LCKR_LCK0_Pos (0U) __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET ADC_CSR_STRT1 ADC_CSR_STRT1_Msk SYSCFG_EXTICR4_EXTI12_PB 0x0001U __HAL_RCC_DMA2_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2RST)) PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED CAN_F5R1_FB2_Pos (2U) HAL_I2S_ERROR_DMA (0x00000008U) CAN_F3R1_FB8 CAN_F3R1_FB8_Msk SYSCFG_EXTICR3_EXTI10_PG 0x0600U FSMC_PATT3_ATTHOLD3_Msk (0xFFUL << FSMC_PATT3_ATTHOLD3_Pos) CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos) CAN_F10R2_FB14_Pos (14U) PAGESIZE FLASH_PAGE_SIZE DMA_PFCTRL ((uint32_t)DMA_SxCR_PFCTRL) DWT_CTRL_SLEEPEVTENA_Pos 19U GPIO_OTYPER_OT3_Pos (3U) CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter ETH_DMASR_RPSS ETH_DMASR_RPSS_Msk CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos) GPIO_MODER_MODE6_1 GPIO_MODER_MODER6_1 ETH_MACA2HR_MBC_LBits15_8 0x02000000U RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET) __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE FSMC_PMEM2_MEMHOLD2_6 (0x40UL << FSMC_PMEM2_MEMHOLD2_Pos) GPIO_MODER_MODE10_Msk GPIO_MODER_MODER10_Msk GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) AWD3_EVENT ADC_AWD3_EVENT __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos) TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT CAN_TSR_RQCP2_Pos (16U) TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos) CAN_F11R2_FB0_Pos (0U) GPIO_MODER_MODE3_Pos GPIO_MODER_MODER3_Pos __HAL_RCC_UART4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN)) ETH_DMAOMR_SR_Pos (1U) EXTI_IMR_IM2 EXTI_IMR_MR2 USB_OTG_DSTS_FNSOF_Pos (8U) CAN_F8R1_FB1_Pos (1U) ETH_DMAOMR_FUGF_Pos (6U) USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos) IS_SPI_BAUDRATE_PRESCALER(__PRESCALER__) (((__PRESCALER__) == SPI_BAUDRATEPRESCALER_2) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_4) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_8) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_16) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_32) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_64) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_128) || ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_256)) CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos) SDIO_STA_TXACT_Msk (0x1UL << SDIO_STA_TXACT_Pos) LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS DCMI_MISR_LINE_MIS DCMI_MIS_LINE_MIS CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos) RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) CAN_F8R1_FB3 CAN_F8R1_FB3_Msk CR_LPLVDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (LPLVDS_BIT_NUMBER * 4U)) LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos) DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos) TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk USB_OTG_URBStateTypeDef HAL_LOCKED ETH_DMABMR_DSL_Pos (2U) RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos) __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS FSMC_BWTR1_BUSTURN_Msk (0xFUL << FSMC_BWTR1_BUSTURN_Pos) USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos) CAN_F0R2_FB26_Pos (26U) __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk ETH_DMASR_RBUS ETH_DMASR_RBUS_Msk RCC_APB2ENR_TIM9EN_Pos (16U) CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos) RNG_SR_CEIS_Pos (5U) CAN_FA1R_FACT18 CAN_FA1R_FACT18_Msk SYSCFG_EXTICR1_EXTI1_PD 0x0030U xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk FSMC_PATT4_ATTHOLD4_5 (0x20UL << FSMC_PATT4_ATTHOLD4_Pos) ADC_SR_AWD ADC_SR_AWD_Msk USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk ETH_DMAIER_FBEIE ETH_DMAIER_FBEIE_Msk RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos) RCC_OSCILLATORTYPE_HSE 0x00000001U USB_OTG_DOEPMSK_OPEM_Pos (8U) __HAL_RCC_WWDG_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET) TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos) __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION CAN_F7R1_FB5 CAN_F7R1_FB5_Msk EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) RCC_CIR_CSSC_Pos (23U) SYSCFG_EXTICR4_EXTI13_Pos (4U) FSMC_PMEM3_MEMWAIT3_1 (0x02UL << FSMC_PMEM3_MEMWAIT3_Pos) TIM_CR2_OIS2N_Pos (11U) IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO) SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE NVIC_GetVector __NVIC_GetVector CAN_F6R2_FB5 CAN_F6R2_FB5_Msk FLASH_TYPEPROGRAM_DOUBLEWORD 0x00000003U __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk FSMC_PMEM2_MEMHIZ2_Msk (0xFFUL << FSMC_PMEM2_MEMHIZ2_Pos) DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos) FSMC_BWTR1_DATAST_1 (0x02UL << FSMC_BWTR1_DATAST_Pos) FSMC_PATT3_ATTSET3_0 (0x01UL << FSMC_PATT3_ATTSET3_Pos) RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) ETH_DMAOMR_RSF_Pos (25U) RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) CAN_TDH0R_DATA7_Pos (24U) RCC_MAX_FREQUENCY 168000000U SYSCFG_EXTICR2_EXTI5_PE 0x0040U ETH_DMACHRDR_HRDAP ETH_DMACHRDR_HRDAP_Msk CAN_BTR_SILM_Pos (31U) __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED DMA_SxCR_PINC_Pos (9U) REGULAR_GROUP ADC_REGULAR_GROUP CAN_F12R2_FB12_Pos (12U) HSE_STARTUP_TIMEOUT 100U DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk I2C_MEM_ADD_LSB(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)0x00FF))) ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos) ETH_DMASR_EBS_DescAccess_Pos (25U) CAN_FA1R_FACT25_Pos (25U) CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk RCC_PLLN_MAX_VALUE 432U RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos) __HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); UNUSED(tmpreg); } while(0U) COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE CAN_F6R1_FB22 CAN_F6R1_FB22_Msk ETH_DMABMR_DA ETH_DMABMR_DA_Msk TIM_CCMR1_OC1M_Pos (4U) __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET CAN_F11R1_FB26 CAN_F11R1_FB26_Msk __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET USB_OTG_HAINT_HAINT_Pos (0U) CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos) VTOR SystemCoreClockUpdate AHB1ENR APB1RSTR AHB2RSTR APB2ENR AIRCR BDCR pllm pllp AHB2LPENR CFSR APB2LPENR ../Core/Src/system_stm32f4xx.c AHB2ENR ICSR CPUID AHB3RSTR PLLI2SCFGR pllsource MMFR CPACR BFAR APB2RSTR AHB3ENR RCC_TypeDef ISAR SSCGR SHCSR HFSR APB1ENR RESERVED6 APBPrescTable AHB3LPENR PLLCFGR pllvco SCB_Type SystemCoreClock SystemInit AHB1RSTR DFSR AHB1LPENR APB1LPENR AHBPrescTable MMFAR RESERVED0 RESERVED1 RESERVED2 RESERVED3 RESERVED4 RESERVED5 AFSR ../Core/Startup/startup_stm32f407vgtx.s GNU AS 2.36.1 tickstart SVCall_IRQn HAL_StatusTypeDef HAL_MspDeInit HAL_GetREVID APB2FZ __STM32F4xx_HAL_VERSION_MAIN (0x01U) HAL_NVIC_SetPriorityGrouping HAL_GetUIDw2 CTRL UART5_IRQn CMP_PD_BIT_NUMBER SYSCFG_CMPCR_CMP_PD_Pos I2C2_EV_IRQn SPI1_IRQn TIM2_IRQn ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c DMA2_Stream1_IRQn DMA1_Stream0_IRQn TickPriority EXTI4_IRQn __STM32F4xx_HAL_VERSION_RC (0x00U) PVD_IRQn NonMaskableInt_IRQn HAL_GetTickPrio I2C3_ER_IRQn HAL_BUSY CMPCR_CMP_PD_BB (uint32_t)(PERIPH_BB_BASE + (CMPCR_OFFSET * 32U) + (CMP_PD_BIT_NUMBER * 4U)) HAL_InitTick DMA1_Stream6_IRQn CAN1_RX0_IRQn HAL_Delay OTG_FS_WKUP_IRQn FLASH_IRQn SysTick_Type USART2_IRQn uwTick CAN2_RX0_IRQn DMA1_Stream4_IRQn DMA2_Stream4_IRQn HAL_TIMEOUT DMA2_Stream6_IRQn ETH_IRQn HAL_GetTickFreq FPU_IRQn DBGMCU_TypeDef TIM4_IRQn OTG_HS_EP1_OUT_IRQn CALIB HAL_OK I2C1_EV_IRQn HAL_GetUIDw0 HAL_GetUIDw1 HAL_SuspendTick HAL_EnableCompensationCell ETH_WKUP_IRQn HAL_TICK_FREQ_DEFAULT SYSCFG_OFFSET (SYSCFG_BASE - PERIPH_BASE) HAL_TICK_FREQ_100HZ MEMRMP_OFFSET SYSCFG_OFFSET I2C2_ER_IRQn HAL_ResumeTick EXTI2_IRQn USART6_IRQn TIM1_BRK_TIM9_IRQn OTG_HS_IRQn DMA1_Stream2_IRQn TIM5_IRQn TIM1_TRG_COM_TIM11_IRQn TIM1_CC_IRQn HAL_TICK_FREQ_1KHZ BSCKSEL_BIT_NUMBER SYSCFG_MCHDLYCR_BSCKSEL_Pos MemoryManagement_IRQn DebugMonitor_IRQn EXTI0_IRQn ADC_IRQn CAN2_TX_IRQn TIM7_IRQn HAL_TICK_FREQ_10HZ __STM32F4xx_HAL_VERSION_SUB1 (0x08U) DMA2_Stream2_IRQn HAL_GetDEVID PendSV_IRQn UFB_MODE_BB (uint32_t)(PERIPH_BB_BASE + (MEMRMP_OFFSET * 32U) + (UFB_MODE_BIT_NUMBER * 4U)) MCHDLYCR_BSCKSEL_BB (uint32_t)(PERIPH_BB_BASE + (MCHDLYCR_OFFSET * 32U) + (BSCKSEL_BIT_NUMBER * 4U)) OTG_HS_WKUP_IRQn SPI2_IRQn TIM3_IRQn OTG_FS_IRQn MCHDLYCR_OFFSET (SYSCFG_OFFSET + 0x30U) TIM1_UP_TIM10_IRQn RTC_WKUP_IRQn DMA1_Stream7_IRQn HAL_MspInit HAL_DeInit I2C1_ER_IRQn DMA2_Stream5_IRQn HAL_ERROR CAN2_RX1_IRQn HAL_GetHalVersion uwTickPrio FLASH_TypeDef UsageFault_IRQn CAN1_SCE_IRQn CAN1_RX1_IRQn DMA2_Stream0_IRQn TIM8_TRG_COM_TIM14_IRQn WWDG_IRQn UART4_IRQn USART3_IRQn TIM8_UP_TIM13_IRQn __STM32F4xx_HAL_VERSION ((__STM32F4xx_HAL_VERSION_MAIN << 24U) |(__STM32F4xx_HAL_VERSION_SUB1 << 16U) |(__STM32F4xx_HAL_VERSION_SUB2 << 8U ) |(__STM32F4xx_HAL_VERSION_RC)) EXTI9_5_IRQn DMA1_Stream5_IRQn EXTI3_IRQn TIM8_CC_IRQn HAL_SetTickFreq APB1FZ DMA2_Stream7_IRQn OPTCR prevTickFreq RCC_IRQn BusFault_IRQn USART1_IRQn HAL_TickFreqTypeDef CMPCR_OFFSET (SYSCFG_OFFSET + 0x20U) TIM8_BRK_TIM12_IRQn SysTick_IRQn __STM32F4xx_HAL_VERSION_SUB2 (0x00U) HAL_NVIC_SetPriority EXTI15_10_IRQn IDCODE RTC_Alarm_IRQn DMA2_Stream3_IRQn IRQn_Type DMA1_Stream3_IRQn I2C3_EV_IRQn wait CAN1_TX_IRQn HAL_DisableCompensationCell DCMI_IRQn HAL_Init uwTickFreq CAN2_SCE_IRQn EXTI1_IRQn TAMP_STAMP_IRQn UFB_MODE_BIT_NUMBER SYSCFG_MEMRMP_UFB_MODE_Pos IDCODE_DEVID_MASK 0x00000FFFU DMA1_Stream1_IRQn SPI3_IRQn OPTKEYR OPTCR1 HAL_SYSTICK_Config OTG_HS_EP1_IN_IRQn TIM6_DAC_IRQn HAL_GetTick USB_DEVICE_MODE tmpreg HCD_HC_IN_IRQHandler HAL_HCD_GetState HCD_Port_IRQHandler length HAL_HCD_MspInit HAL_HCD_MspDeInit USB_DRD_MODE USB_ReadPacket hprt0 hhcd num_packets USB_ReadInterrupts USB_DriveVbus direction HFNUM USB_HC_Halt USB_HC_StartXfer USB_GetMode HCSPLT HAL_HCD_Disconnect_Callback HCFG HAL_HCD_ResetPort HAL_HCD_HC_GetState HCDMA USBx_BASE USB_StopHost HAL_HCD_DeInit USB_CoreInit pktcnt USB_OTG_HostChannelTypeDef HPTXSTS USB_SetCurrentMode HAL_HCD_GetCurrentFrame xferSizePktCnt USB_ResetPort USB_HostInit HCCHAR HAL_HCD_WKUP_IRQHandler HAL_HCD_HC_Init HCINTMSK USB_HOST_MODE ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_hcd.c pbuff USB_GetHostSpeed pktsts chnum HAL_HCD_HC_Halt HCD_HC_OUT_IRQHandler HFIR HAINT USB_GetCurrentFrame HAL_HCD_PortDisabled_Callback HAL_HCD_Stop USB_InitFSLSPClkSel HAL_HCD_HC_GetXferCount USB_OTG_HostTypeDef HCD_HCStateTypeDef epnum HAINTMSK USB_FlushTxFifo HAL_HCD_HC_SubmitRequest USB_DisableGlobalInt USBx HAL_HCD_SOF_Callback USB_EnableGlobalInt HAL_HCD_GetCurrentSpeed HAL_HCD_Connect_Callback token HCD_RXQLVL_IRQHandler USB_FlushRxFifo HCTSIZ HCD_URBStateTypeDef USB_HC_Init HAL_HCD_HC_GetURBState HAL_HCD_HC_NotifyURBChange_Callback HAL_HCD_Start HAL_HCD_PortEnabled_Callback interrupt dev_address HCINT hprt0_dup Reserved USB_HC_ReadInterrupt USB_OTG_ModeTypeDef GrxstspReg HAL_HCD_Init Reserved40C dest USB_WritePacket USB_SetTurnaroundTime mode hcnum HcEpType ChannelEna USB_OTG_DeviceTypeDef is_stall USB_ReadDevOutEPInterrupt even_odd_frame USB_DeactivateEndpoint USB_ActivateDedicatedEndpoint freq maxpacket DEACHMSK DOEPMSK DIEPCTL DIEPEMPMSK USB_ReadDevInEPInterrupt count32b USB_DoPing T_UINT32_WRITE DVBUSDIS HCcharEpDir DOEPTSIZ DINEP1MSK DAINT HCcharLowSpeed USB_DevConnect T_UINT32_READ DIEPDMA DVBUSPULSE gSNPSiD Reserved04 Reserved0C Reserved18 Reserved20 value Reserved44 USB_EP0StartXfer DTHRCTL USB_OTG_OUTEndpointTypeDef Reserved9 DCFG USB_GetDevSpeed HostCoreSpeed USB_EPStartXfer USB_ActivateSetup USB_DeActivateRemoteWakeup DCTL DTXFSTS psetup USB_ActivateEndpoint DOUTEP1MSK ch_ep_num DOEPDMA DIEPMSK is_iso_incomplete USB_ReadDevAllInEpInterrupt DEACHINT DOEPINT DevEnumSpeed xfer_size DSTS UsbTrd USB_SetDevAddress USB_DevDisconnect USB_CoreReset USB_StopDevice USB_DevInit USB_EP0_OutStart DIEPTSIZ USB_EPClearStall DAINTMSK USB_DeactivateDedicatedEndpoint ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_usb.c pSrc is_oddframe USB_ReadDevAllOutEpInterrupt USB_SetDevSpeed USB_EPStopXfer DOEPCTL max_hc_pkt_count pDest USB_OTG_EPTypeDef USB_ActivateRemoteWakeup hc_num len_words data_pid_start USB_OTG_INEndpointTypeDef tx_fifo_num hclk USB_EPSetStall remaining_bytes DIEPINT USB_ClearInterrupts pclass __bswap16(_x) __builtin_bswap16(_x) __returns_twice __attribute__((__returns_twice__)) stderr (_REENT->_stderr) __PMT(args) args USBH_CONFIGURATION_DESCRIPTOR_SIZE (USB_CONFIGURATION_DESC_SIZE + USB_INTERFACE_DESC_SIZE + (USBH_MAX_NUM_ENDPOINTS * USB_ENDPOINT_DESC_SIZE)) __need_inttypes bConfigurationValue __exported __attribute__((__visibility__("default"))) _REENT_ASCTIME_SIZE 26 HOST_HS 0 _GLOBAL_ATEXIT _global_atexit pActiveClass __predict_false(exp) __builtin_expect((exp), 0) SCHED_OTHER 0 _RAND48_MULT_2 (0x0005) _RAND48_MULT_0 (0xe66d) __lock_init(lock) __retarget_lock_init(&lock) USB_DESC_TYPE_CONFIGURATION 0x02U USB_DESC_DEVICE_QUALIFIER ((USB_DESC_TYPE_DEVICE_QUALIFIER << 8) & 0xFF00U) LE16S(addr) ((int16_t)(LE16((addr)))) LITTLE_ENDIAN _LITTLE_ENDIAN USBH_DEVICE_ADDRESS 0x01U __SMBF 0x0080 _VA_LIST_DEFINED  USBH_DbgLog(...) do {} while (0) USBH_MAX_NUM_ENDPOINTS 2U NFDBITS _NFDBITS __GNUCLIKE___SECTION 1 USB_DESC_HID ((USB_DESC_TYPE_HID << 8) & 0xFF00U) _CLOCK_T_ unsigned long __SLBF 0x0001 USB_DESC_CONFIGURATION ((USB_DESC_TYPE_CONFIGURATION << 8) & 0xFF00U) _MACHSTDLIB_H_  USBH_OK USBH_memset memset __null_sentinel __attribute__((__sentinel__)) idVendor _REENT_INIT_ATEXIT  _LITTLE_ENDIAN 1234 __noinline __attribute__ ((__noinline__)) __caddr_t_defined  CTRL_SETUP _REENT_CHECK_MISC(var) _REENT_CHECK(var, _misc, struct _misc_reent *, sizeof *((var)->_misc), _REENT_INIT_MISC(var)) __GNUCLIKE_BUILTIN_STDARG 1 __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var)) _REENT_INIT(var) { 0, (__FILE *)&__sf_fake_stdin, (__FILE *)&__sf_fake_stdout, (__FILE *)&__sf_fake_stderr, 0, _NULL, 0, 0, _NULL, _NULL, _NULL, 0, 0, _NULL, _NULL, _NULL, _NULL, _NULL, _REENT_INIT_ATEXIT {_NULL, 0, _NULL}, _NULL, _NULL, _NULL } _SYS_TYPES_H  _POINTER_INT long CMD_StateTypeDef strnicmp strncasecmp USBH_LL_PortDisabled _MB_LEN_MAX 1 USBH_NOT_SUPPORTED _Null_unspecified  FD_COPY(f,t) (void)(*(t) = *(f)) bmAttributes FILENAME_MAX 1024 HOST_USER_UNRECOVERED_ERROR 0x06U pipe_in _stdout_r(x) ((x)->_stdout) USB_ENDPOINT_DESC_SIZE 0x07U USBH_SetCfg __IEEE_LITTLE_ENDIAN  _howmany(x,y) (((x) + ((y) - 1)) / (y)) __nosanitizeaddress  alloca(size) __builtin_alloca(size) _REENT_GLOBAL_ATEXIT 1 __MACHINE_ENDIAN_H__  _NLINK_T_DECLARED  _LONG_DOUBLE long double __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start)) _RAND48_SEED_0 (0x330e) USB_REQ_GET_INTERFACE 0x0AU DeInitStateMachine USBH_MPS_DEFAULT 0x40U __min_size(x) static (x) _REENT_CHECK_MP(var) _REENT_CHECK(var, _mp, struct _mprec *, sizeof *((var)->_mp), _REENT_INIT_MP(var)) __SOPT 0x0400 __need_wint_t  HOST_SUSPENDED __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1 __nosanitizethread  getchar_unlocked() _getchar_unlocked() __USBH_CORE_H  _SYS__TYPES_H  USB_LEN_DEV_DESC 0x12U _REENT_ASCTIME_BUF(ptr) ((ptr)->_asctime_buf) USBH_Delay __SAPP 0x0100 __size_t _REENT_CHECK_EMERGENCY(var) _REENT_CHECK(var, _emergency, char *, _REENT_EMERGENCY_SIZE, ) _CLOCKID_T_DECLARED  USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION 0x07U __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__)) __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__)) RequestState USBH_InterfaceDescTypeDef USBH_MAX_SIZE_CONFIGURATION 256U USBH_MAX_ERROR_COUNT 0x02U FD_SETSIZE 64 __P(protos) protos alt_settings ENUM_GET_CFG_DESC CTRL_ERROR __dead2 __attribute__((__noreturn__)) BUFSIZ 1024 USBH_MAX_PIPES_NBR 16U __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock) ENDPOINT_DESC_TYPE 0x05U __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no) _REENT_CHECK_VERIFY 1 _NULL 0 _IN_ADDR_T_DECLARED  bDeviceClass _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); } __SL64 0x8000 __asserts_exclusive(...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__)) __USBH_CTLREQ_H  ENUM_StateTypeDef bInterfaceProtocol stdout (_REENT->_stdout) USB_Setup_TypeDef CTRL_STATUS_IN_WAIT USB_D2H 0x80U __GNUCLIKE___TYPEOF 1 __lock_close_recursive(lock) __retarget_lock_close_recursive(lock) USBH_CfgDescTypeDef __CONCAT1(x,y) x ## y __GNUC_VA_LIST  bAlternateSetting _IOLBF 1 __htonl(_x) __bswap32(_x) bRequest LE64S(addr) ((int64_t)(LE64((addr)))) __NULLABILITY_PRAGMA_PUSH  _CLOCKID_T_ unsigned long _BSDTYPES_DEFINED  __pure2 __attribute__((__const__)) _REENT_STRTOK_LAST(ptr) ((ptr)->_misc->_strtok_last) _WANT_REENT_SMALL 1 __GNUCLIKE_MATH_BUILTIN_RELOPS  TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0) USBH_AllocPipe USB_REQ_SET_ADDRESS 0x05U USBH_Get_DevDesc quad quad_t pUsrFunc alloca USB_DESC_TYPE_ENDPOINT 0x05U _STRING_H_  __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__)) __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous") __need___va_list  USB_LEN_SETUP_PKT 0x08U __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var)) idProduct __always_inline __inline__ __attribute__((__always_inline__)) _REENT_SIGNAL_SIZE 24 _NEWLIB_ALLOCA_H  _SYS_SELECT_H  _REENT_MBTOWC_STATE(ptr) ((ptr)->_misc->_mbtowc_state) _PTHREAD_ONCE_INIT { 1, 0 } __GNUCLIKE_BUILTIN_MEMCPY 1 pipe_size PTHREAD_SCOPE_PROCESS 0 _IN_PORT_T_DECLARED  USBH_MAX_NUM_CONFIGURATION 1U _NOTHROW  __unused __attribute__((__unused__)) _PID_T_DECLARED  __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock)) HOST_IDLE _REENT _impure_ptr ENUM_SET_ADDR USBH_EP_ISO 1U __predict_true(exp) __builtin_expect((exp), 1) USBH_UNRECOVERED_ERROR CTRL_STALLED USB_DESC_ENDPOINT ((USB_DESC_TYPE_INTERFACE << 8) & 0xFF00U) __SOFF 0x1000 USB_REQ_RECIPIENT_ENDPOINT 0x02U HOST_SET_WAKEUP_FEATURE USBH_PID_DATA 1U __flexarr [0] strncmpi strncasecmp __CC_SUPPORTS___INLINE 1 __lock_release(lock) __retarget_lock_release(lock) USB_DESC_INTERFACE_POWER ((USB_DESC_TYPE_INTERFACE_POWER << 8) & 0xFF00U) USB_REQ_TYPE_STANDARD 0x00U __alloc_align(x) __attribute__((__alloc_align__(x))) USB_LEN_IF_DESC 0x09U fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0)) __ntohl(_x) __bswap32(_x) iConfiguration __ASSERT_FUNC __func__ _GLOBAL_REENT _global_impure_ptr CTRL_StateTypeDef USBH_free free __ntohs(_x) __bswap16(_x) __result_use_check __attribute__((__warn_unused_result__)) __SEOF 0x0020 USBH_CtrlTypeDef ENUM_GET_FULL_CFG_DESC __GNUCLIKE_BUILTIN_VARARGS 1 PDP_ENDIAN _PDP_ENDIAN __sferror(p) ((int)(((p)->_flags & __SERR) != 0)) RstCnt CTRL_SETUP_WAIT device _QUAD_HIGHWORD 1 __ptr_t void * bInterfaceNumber __long_double_t long double USBH_DEV_RESET_TIMEOUT 1000U HOST_USER_SELECT_CONFIGURATION 0x01U __FILE_defined  USBH_LL_SetTimer USB_INTERFACE_DESC_SIZE 0x09U _ANSIDECL_H_  USB_DESC_TYPE_INTERFACE 0x04U USBH_EP_CONTROL 0U HOST_INPUT iInterface USB_REQ_RECIPIENT_DEVICE 0x00U __clockid_t_defined  iProduct USB_DESC_TYPE_DEVICE_QUALIFIER 0x06U SEEK_CUR 1 _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1 __END_DECLS  bDeviceSubClass bMaxPower __GNUCLIKE_CTOR_SECTION_HANDLING 1 __CC_SUPPORTS_VARADIC_XXX 1 _BIG_ENDIAN 4321 __lock_release_recursive(lock) __retarget_lock_release_recursive(lock) physadr physadr_t __const const __unbounded  is_ReEnumerated __no_lock_analysis __lock_annotate(no_thread_safety_analysis) HOST_SET_CONFIGURATION ValBit(VAR,POS) (VAR & (1 << POS)) ClrBit(VAR,POS) (VAR &= ((1 << POS)^255)) LE32S(addr) ((int32_t)(LE32((addr)))) USB_DESC_TYPE_DEVICE 0x01U CTRL_IDLE if_ix _USB_Setup _OFF_T_DECLARED  EXIT_FAILURE 1 CTRL_DATA_OUT _FSTDIO  LE24S(addr) ((int32_t)(LE24((addr)))) errorcount USB_EP_TYPE_CTRL 0x00U _QUAD_LOWWORD 0 bNumEndpoints _CLOCK_T_DECLARED  bDeviceProtocol _REENT_SIGNAL_BUF(ptr) ((ptr)->_signal_buf) _NFDBITS ((int)sizeof(__fd_mask) * 8) USB_EP_DIR_IN 0x80U putchar_unlocked(_c) _putchar_unlocked(_c) __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid) __USBH_CONF__H__  USBH_Get_CfgDesc __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF))) __alloc_size(x) __attribute__((__alloc_size__(x))) CTRL_STATUS_OUT_WAIT __GNUC_VA_LIST_COMPATIBILITY 1 _Kmax (sizeof (size_t) << 3) HAVE_INITFINI_ARRAY 1 _stdin_r(x) ((x)->_stdin) USBH_LL_Stop USB_HID_DESC_SIZE 0x09U __GNUCLIKE_ASM 3 _REENT_RAND48_ADD(ptr) ((ptr)->_r48->_add) __clock_t_defined  _TIME_T_DECLARED  INTERFACE_DESC_TYPE 0x04U USBH_ClassTypeDef iSerialNumber bMaxPacketSize CfgDesc_Raw USBH_LL_IncTimer strcmpi strcasecmp bcdDevice HOST_DEV_ATTACHED __pure __attribute__((__pure__)) USBH_HandleEnum _Nullable  FEATURE_SELECTOR_DEVICE 0x01U gState Name __SERR 0x0040 wValue _REENT_RAND48_SEED(ptr) ((ptr)->_r48->_seed) __DOTS , ... ENUM_GET_FULL_DEV_DESC _REENT_MP_RESULT_K(ptr) ((ptr)->_mp->_result_k) _ATEXIT_INIT {_NULL, 0, {_NULL}, _NULL} _SYS__PTHREADTYPES_H_  _PTHREAD_MUTEX_INITIALIZER ((pthread_mutex_t) 0xFFFFFFFF) _REENT_CHECK(var,what,type,size,init) do { struct _reent *_r = (var); if (_r->what == NULL) { _r->what = (type)malloc(size); __reent_assert(_r->what); init; } } while (0) USBH_StatusTypeDef USBH_Stop _RAND48_SEED_1 (0xabcd) USBH_SelectInterface TRUE 1U __reent_assert(x) ((x) ? (void)0 : __assert_func(__FILE__, __LINE__, (char *)0, "REENT malloc succeeded")) __signed signed LE24(addr) (((uint32_t)(addr)[0]) | (((uint32_t)(addr)[1]) << 8) | (((uint32_t)(addr)[2]) << 16)) USBH_SPEED_LOW HOST_CHECK_CLASS CTRL_DATA_IN_WAIT is_connected TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0) ../Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_core.c USBH_OpenPipe __GNUCLIKE_BUILTIN_VAALIST 1 ReqStatus __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg))) __need___va_list time __OBSOLETE_MATH_DEFAULT 1 USBH_UsrLog(...) do {} while (0) __sfileno(p) ((p)->_file) __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg))) __u_long_defined  SCHED_FIFO 1 USB_REQ_GET_STATUS 0x00U uint16_t_uint8_t _RETARGETABLE_LOCKING 1 _TIMER_T_DECLARED  LE16(addr) (((uint16_t)(addr)[0]) | ((uint16_t)(((uint32_t)(addr)[1]) << 8))) __aligned(x) __attribute__((__aligned__(x))) FD_SET(n,p) ((p)->__fds_bits[(n)/_NFDBITS] |= __fdset_mask(n)) USBH_DeviceTypeDef USBH_DEBUG_LEVEL 0U FD_ZERO(p) do { fd_set *_p; __size_t _n; _p = (p); _n = _howmany(FD_SETSIZE, _NFDBITS); while (_n > 0) _p->__fds_bits[--_n] = 0; } while (0) USBH_KEEP_CFG_DESCRIPTOR 1U bInterfaceSubClass ClassCode __GNUCLIKE_MATH_BUILTIN_CONSTANTS  USBH_SETUP_PKT_SIZE 8U __lock_try_acquire(lock) __retarget_lock_try_acquire(lock) _SIGSET_T_DECLARED  USB_H2D 0x00U bDescriptorType _REENT_MBLEN_STATE(ptr) ((ptr)->_misc->_mblen_state) current_interface __fdset_mask(n) ((__fd_mask)1 << ((n) % _NFDBITS)) USBH_DeInit _REENT_EMERGENCY_SIZE 25 USBH_SPEED_FULL _IOFBF 0 ENUM_GET_SERIALNUM_STRING_DESC _UID_T_DECLARED  _REENT_SMALL  USB_DESC_HID_REPORT ((USB_DESC_TYPE_HID_REPORT << 8) & 0xFF00U) USB_DESC_OTHER_SPEED_CONFIGURATION ((USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION << 8) & 0xFF00U) Requests wIndex HOST_DETECT_DEVICE_SPEED _SYS_CDEFS_H_  _SYS__SIGSET_H_  USB_REQ_DIR_MASK 0x80U USBH_ADDRESS_DEFAULT 0x00U __BIT_TYPES_DEFINED__ 1 _REENT_SIGNGAM(ptr) ((ptr)->_gamma_signgam) _RAND48_ADD (0x000b) FEATURE_SELECTOR_REMOTEWAKEUP 0X01U Itf_Desc USB_REQ_CLEAR_FEATURE 0x01U __guarded_by(x) __lock_annotate(guarded_by(x)) _SYS_TYPES_FD_SET  __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg))) __offsetof(type,field) offsetof(type, field) USBH_HandleSof _BLKCNT_T_DECLARED  __USBH_IOREQ_H  FOPEN_MAX 20 __compar_fn_t_defined  USB_REQ_TYPE_CLASS 0x20U __nonnull(x) __attribute__((__nonnull__ x)) is_disconnected USBH_MAX_NUM_SUPPORTED_CLASS 1U __CONCAT(x,y) __CONCAT1(x,y) wLength USB_REQ_SET_CONFIGURATION 0x09U USBH_EP_BULK 2U __hidden __attribute__((__visibility__("hidden"))) CTRL_STATUS_IN _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_misc->_mbsrtowcs_state) USBH_GetActiveClass _REENT_CHECK_TM(var) _REENT_CHECK(var, _localtime_buf, struct __tm *, sizeof *((var)->_localtime_buf), ) USBH_LL_GetSpeed __FBSDID(s) struct __hack _LOCK_RECURSIVE_T _LOCK_T fds_bits __fds_bits _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_misc->_getdate_err)) Ep_Desc HOST_USER_CONNECTION 0x04U __GNUCLIKE_BUILTIN_CONSTANT_P 1 _BLKSIZE_T_DECLARED  CTRL_DATA_OUT_WAIT EnumCnt _SSIZE_T_DECLARED  USB_DESC_TYPE_HID 0x21U USBH_FreePipe _DEV_T_DECLARED  __THROW  __SWR 0x0008 USBH_SetFeature HOST_ENUMERATION __daddr_t_defined  _TIME_T_ __int_least64_t FALSE 0U _REENT_SMALL_CHECK_INIT(ptr) do { if ((ptr) && !(ptr)->__sdidinit) __sinit (ptr); } while (0) USB_REQ_RECIPIENT_OTHER 0x03U USBH_DEF_H  __restrict restrict __SRW 0x0010 USBH_ErrLog(...) do {} while (0) __USBH_PIPES_H  USBH_DEVICE_ADDRESS_DEFAULT 0x00U _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_misc->_wcsrtombs_state) CTRL_STATUS_OUT USBH_FindInterface _SYS__TIMEVAL_H_  USB_REQ_SET_DESCRIPTOR 0x07U EXIT_SUCCESS 0 strtodf strtof __GNUCLIKE___OFFSETOF 1 __attribute_pure__  _REENT_MBRTOWC_STATE(ptr) ((ptr)->_misc->_mbrtowc_state) USB_REQ_SET_FEATURE 0x03U USB_DESC_TYPE_HID_REPORT 0x22U __u_int_defined  USB_EP_TYPE_INTR 0x03U USB_EP_DIR_OUT 0x00U SetBit(VAR,POS) (VAR |= (1 << POS)) _FSBLKCNT_T_DECLARED  _EndpointDescriptor __ptrvalue  __lock_annotate(x)  L_ctermid 16 HOST_CLASS_REQUEST __CC_SUPPORTS___INLINE__ 1 assert(__e) ((__e) ? (void)0 : __assert_func (__FILE__, __LINE__, __ASSERT_FUNC, #__e)) _REENT_WCTOMB_STATE(ptr) ((ptr)->_misc->_wctomb_state) wTotalLength _REENT_RAND48_MULT(ptr) ((ptr)->_r48->_mult) EnumState USBH_malloc malloc __NEWLIB_H__ 1 CTRL_COMPLETE interface_number _MACHINE__TYPES_H  __weak_symbol __attribute__((__weak__)) USBH_RegisterClass _Nonnull  USB_REQ_GET_CONFIGURATION 0x08U USBH_ERROR_SPEED_UNKNOWN PTHREAD_CREATE_JOINABLE 1 __SNLK 0x0001 __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname HOST_FS 1 L_tmpnam FILENAME_MAX fwopen(__cookie,__fn) funopen(__cookie, (int (*)())0, __fn, (fpos_t (*)())0, (int (*)())0) RAND_MAX __RAND_MAX PTHREAD_SCOPE_SYSTEM 1 USBH_SPEED_HIGH unsigned signed __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg))) bcdUSB wMaxPacketSize static_assert _Static_assert _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = (__FILE *)&__sf_fake_stdin; (var)->_stdout = (__FILE *)&__sf_fake_stdout; (var)->_stderr = (__FILE *)&__sf_fake_stderr; } Control __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0)) USB_DESC_TYPE_INTERFACE_POWER 0x08U HOST_DEV_DISCONNECTED _HAVE_LONG_DOUBLE 1 __bounded  PTHREAD_INHERIT_SCHED 1 _NOINLINE __attribute__ ((__noinline__)) CMD_SEND bEndpointAddress __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++)) USBH_DevDescTypeDef __attribute_malloc__  _SUSECONDS_T_DECLARED  __SNPT 0x0800 ENUM_IDLE USBH_Init USBH_EpDescTypeDef __compiler_membar() __asm __volatile(" " : : : "memory") _MODE_T_DECLARED  USBH_LL_DriverVBUS __ATTRIBUTE_IMPURE_PTR__  _NANO_FORMATTED_IO 1 __OBSOLETE_MATH __OBSOLETE_MATH_DEFAULT _ELIDABLE_INLINE static __inline__ __lock_acquire(lock) __retarget_lock_acquire(lock) __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p) __lock_close(lock) __retarget_lock_close(lock) CMD_IDLE __bswap32(_x) __builtin_bswap32(_x) USB_EP_DIR_MSK 0x80U __nonnull_all __attribute__((__nonnull__)) __RCSID(s) struct __hack USB_DESC_TYPE_STRING 0x03U _REENT_RAND_NEXT(ptr) ((ptr)->_r48->_rand_next) HOST_USER_DISCONNECTION 0x05U _REENT_INIT_RAND48(var) do { struct _reent *_r = (var); _r->_r48->_seed[0] = _RAND48_SEED_0; _r->_r48->_seed[1] = _RAND48_SEED_1; _r->_r48->_seed[2] = _RAND48_SEED_2; _r->_r48->_mult[0] = _RAND48_MULT_0; _r->_r48->_mult[1] = _RAND48_MULT_1; _r->_r48->_mult[2] = _RAND48_MULT_2; _r->_r48->_add = _RAND48_ADD; _r->_r48->_rand_next = 1; } while (0) _REENT_MP_P5S(ptr) ((ptr)->_mp->_p5s) USB_CONFIGURATION_DESC_SIZE 0x09U __unreachable() __builtin_unreachable() USBH_LL_Init ENUM_GET_PRODUCT_STRING_DESC USB_REQ_GET_DESCRIPTOR 0x06U CONFIG_DESC_wTOTAL_LENGTH (ConfigurationDescriptorData.ConfigDescfield. ConfigurationDescriptor.wTotalLength) _REENT_MBRLEN_STATE(ptr) ((ptr)->_misc->_mbrlen_state) USB_REQ_RECIPIENT_INTERFACE 0x01U _DeviceDescriptor _SYS__TIMESPEC_H_  USBH_LL_Start __need_wint_t USBH_SetAddress __need_NULL  _ATTRIBUTE(attrs) __attribute__ (attrs) __STRING(x) #x __time_t_defined  FD_ISSET(n,p) (((p)->__fds_bits[(n)/_NFDBITS] & __fdset_mask(n)) != 0) __timer_t_defined  USB_REQ_TYPE_VENDOR 0x40U bInterval SEEK_END 2 _ATEXIT_DYNAMIC_ALLOC 1 __section(x) __attribute__((__section__(x))) __LOCK_INIT_RECURSIVE(class,lock) __LOCK_INIT(class,lock) _NOINLINE_STATIC _NOINLINE static USB_LEN_OTG_DESC 0x03U bLength __attribute_format_strfmon__(a,b)  __has_feature(x) 0 pClass iManufacturer ENUM_GET_MFC_STRING_DESC _RAND48_MULT_1 (0xdeec) USBH_Process _REENT_MP_FREELIST(ptr) ((ptr)->_mp->_freelist) __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__)) __requires_exclusive(...) __lock_annotate(exclusive_locks_required(__VA_ARGS__)) stricmp strcasecmp SEEK_SET 0 __SORD 0x2000 USBH_FindInterfaceIndex _USBH_HandleTypeDef __IMPORT  USBH_SpeedTypeDef Timeout __VALIST __gnuc_va_list __fastcall __attribute__((__fastcall__)) _END_STD_C  _KEY_T_DECLARED  __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock) SCHED_RR 2 __GNUCLIKE_BUILTIN_NEXT_ARG 1 __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym) _INO_T_DECLARED  __alloc_size2(n,x) __attribute__((__alloc_size__(n, x))) bInterfaceClass USB_LEN_EP_DESC 0x07U FEATURE_SELECTOR_ENDPOINT 0x00U BYTE_ORDER _BYTE_ORDER _REENT_MP_RESULT(ptr) ((ptr)->_mp->_result) _REENT_CHECK_SIGNAL_BUF(var) _REENT_CHECK(var, _signal_buf, char *, _REENT_SIGNAL_SIZE, ) phost _PDP_ENDIAN 3412 __XSTRING(x) __STRING(x) HOST_USER_CLASS_ACTIVE 0x02U _SetupPkt_Struc HOST_StateTypeDef _READ_WRITE_BUFSIZE_TYPE int USBH_LL_ResetPort USB_DESC_STRING ((USB_DESC_TYPE_STRING << 8) & 0xFF00U) USB_EP_TYPE_BULK 0x02U BgndProcess _STDIO_H_  __SYS_CONFIG_H__  USB_REQ_SET_INTERFACE 0x0BU __COPYRIGHT(s) struct __hack pipe_out pUser _BEGIN_STD_C  _SYS__LOCALE_H  __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid) USBH_ADDRESS_ASSIGNED 0x01U _TIMEVAL_DEFINED  HOST_USER_CLASS_SELECTED 0x03U __u_short_defined  __SCCSID(s) struct __hack USB_DESC_DEVICE ((USB_DESC_TYPE_DEVICE << 8) & 0xFF00U) _ATEXIT_SIZE 32 USBH_USE_OS 0U _USECONDS_T_DECLARED  FD_CLR(n,p) ((p)->__fds_bits[(n)/_NFDBITS] &= ~__fdset_mask(n)) _REENT_CHECK_RAND48(var) _REENT_CHECK(var, _r48, struct _rand48 *, sizeof *((var)->_r48), _REENT_INIT_RAND48((var))) _REENT_TM(ptr) ((ptr)->_localtime_buf) _WINT_T  bNumInterfaces USBH_ReEnumerate Pipes bNumConfigurations CMD_WAIT __arg_type_tag(arg_kind,arg_idx,type_tag_idx)  __malloc_like __attribute__((__malloc__)) __need_wchar_t  __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__)) USBH_IsPortEnabled __CC_SUPPORTS_INLINE 1 USBH_MAX_EP_PACKET_SIZE 0x400U MAX(a,b) (((a) > (b)) ? (a) : (b)) __NULLABILITY_PRAGMA_POP  _TIMER_T_ unsigned long __volatile volatile LE64(addr) (((uint64_t)(addr)[0]) | (((uint64_t)(addr)[1]) << 8) | (((uint64_t)(addr)[2]) << 16) | (((uint64_t)(addr)[3]) << 24) | (((uint64_t)(addr)[4]) << 32) | (((uint64_t)(addr)[5]) << 40) | (((uint64_t)(addr)[6]) << 48) | (((uint64_t)(addr)[7]) << 56)) __SYS_LOCK_H__  __htons(_x) __bswap16(_x) _ID_T_DECLARED  CTRL_DATA_IN __CC_SUPPORTS___FUNC__ 1 USB_EP_TYPE_ISOC 0x01U _PTHREAD_COND_INITIALIZER ((pthread_cond_t) 0xFFFFFFFF) __lockable __lock_annotate(lockable) P_tmpdir "/tmp" TMP_MAX 26 __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__)) LE32(addr) (((uint32_t)(addr)[0]) | (((uint32_t)(addr)[1]) << 8) | (((uint32_t)(addr)[2]) << 16) | (((uint32_t)(addr)[3]) << 24)) fropen(__cookie,__fn) funopen(__cookie, __fn, (int (*)())0, (fpos_t (*)())0, (int (*)())0) stdin (_REENT->_stdin) __Long long __bswap64(_x) __builtin_bswap64(_x) __requires_unlocked(...) __lock_annotate(locks_excluded(__VA_ARGS__)) __SSTR 0x0200 USBH_FAIL USBH_memcpy memcpy __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var)) __EXPORT  USBH_MAX_NUM_INTERFACES 2U ClassNumber USB_DESC_INTERFACE ((USB_DESC_TYPE_INTERFACE << 8) & 0xFF00U) _REENT_INIT_MISC(var) do { struct _reent *_r = (var); _r->_misc->_strtok_last = _NULL; _r->_misc->_mblen_state.__count = 0; _r->_misc->_mblen_state.__value.__wch = 0; _r->_misc->_wctomb_state.__count = 0; _r->_misc->_wctomb_state.__value.__wch = 0; _r->_misc->_mbtowc_state.__count = 0; _r->_misc->_mbtowc_state.__value.__wch = 0; _r->_misc->_mbrlen_state.__count = 0; _r->_misc->_mbrlen_state.__value.__wch = 0; _r->_misc->_mbrtowc_state.__count = 0; _r->_misc->_mbrtowc_state.__value.__wch = 0; _r->_misc->_mbsrtowcs_state.__count = 0; _r->_misc->_mbsrtowcs_state.__value.__wch = 0; _r->_misc->_wcrtomb_state.__count = 0; _r->_misc->_wcrtomb_state.__value.__wch = 0; _r->_misc->_wcsrtombs_state.__count = 0; _r->_misc->_wcsrtombs_state.__value.__wch = 0; _r->_misc->_l64a_buf[0] = '\0'; _r->_misc->_getdate_err = 0; } while (0) _ConfigurationDescriptor __trylocks_shared(...) __lock_annotate(shared_trylock_function(__VA_ARGS__)) _NEWLIB_STDIO_H  _STDLIB_H_  _GID_T_DECLARED  _RAND48_SEED_2 (0x1234) MIN(a,b) (((a) < (b)) ? (a) : (b)) BIG_ENDIAN _BIG_ENDIAN __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock) _stderr_r(x) ((x)->_stderr) timer USBH_LL_PortEnabled __datatype_type_tag(kind,type)  pcfg USBH_BUSY _STRINGS_H_  _InterfaceDescriptor MB_CUR_MAX __locale_mb_cur_max() USB_DEVICE_DESC_SIZE 0x12U _LITE_EXIT 1 _IONBF 2 USB_LEN_DESC_HDR 0x02U bmRequestType _REENT_EMERGENCY(ptr) ((ptr)->_emergency) __printf0like(fmtarg,firstvararg)  __SWID 0x2000 _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock)) USB_LEN_CFG_DESC 0x09U _BYTE_ORDER _LITTLE_ENDIAN SOFProcess _SYS_TIMESPEC_H_  USBH_PID_SETUP 0U _SYS_SCHED_H_  USBH_LL_Disconnect __has_extension __has_feature USBH_MAX_DATA_BUFFER 512U _SYS_REENT_H_  HOST_DEV_WAIT_FOR_ATTACHMENT USB_REQ_TYPE_RESERVED 0x60U USBH_EP_INTERRUPT 3U __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg))) HOST_CLASS PTHREAD_EXPLICIT_SCHED 2 __RCSID_SOURCE(s) struct __hack __SRD 0x0004 _REENT_WCRTOMB_STATE(ptr) ((ptr)->_misc->_wcrtomb_state) EOF (-1) HOST_ABORT_STATE __u_char_defined  __need_size_t  USB_REQ_SYNCH_FRAME 0x0CU PTHREAD_CREATE_DETACHED 0 _REENT_CHECK_ASCTIME_BUF(var) _REENT_CHECK(var, _asctime_buf, char *, _REENT_ASCTIME_SIZE, memset((var)->_asctime_buf, 0, _REENT_ASCTIME_SIZE)) USBH_LL_Connect USBH_Get_StringDesc _READ_WRITE_RETURN_TYPE int _LDBL_EQ_DBL 1 __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym))) __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x)) __RAND_MAX 0x7fffffff USBH_Start __CC_SUPPORTS_WARNING 1 __SNBF 0x0002 _REENT_INIT_MP(var) do { struct _reent *_r = (var); _r->_mp->_result_k = 0; _r->_mp->_result = _r->_mp->_p5s = _NULL; _r->_mp->_freelist = _NULL; } while (0) _SUPPORTS_ERREXCEPT  __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));}) __used __attribute__((__used__)) __BEGIN_DECLS  _REENT_L64A_BUF(ptr) ((ptr)->_misc->_l64a_buf) ep_addr USBH_GetFreePipe USBH_ClosePipe ../Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_pipes.c pipe_num USBH_LL_OpenPipe pipe USBH_LL_ClosePipe USBH_LL_DeInit USBH_URB_NYET USBH_Get_USB_Status MX_DriverVbusFS GPIO_InitTypeDef USBH_LL_GetLastXferSize GPIO_InitStruct __USB_HOST__H__  HAL_NVIC_EnableIRQ pHandle USBH_URB_ERROR USBH_LL_SubmitURB USBH_URBStateTypeDef BSRR USBH_URB_IDLE USBH_URB_NOTREADY hcdHandle USBH_URB_DONE Error_Handler Alternate toggle Pull usb_status USBH_LL_GetURBState USBH_URB_STALL HAL_GPIO_Init MODER PUPDR hal_status OTYPER USBH_LL_GetToggle ../USB_HOST/Target/usbh_conf.c LCKR HAL_GPIO_DeInit OSPEEDR USBH_LL_SetToggle GPIO_TypeDef __USBH_PLATFORM_H__  HAL_NVIC_DisableIRQ GCC: (GNU Tools for STM32 10.3-2021.10.20211105-1100) 10.3.1 20210824 (release)    ˇˇˇˇ |        » Ï  AáAA    ˇˇˇˇ |    ,   ¥    AáA   ,   ∫    AáA   ,   ¿    AáA   ,   ∆    AáA   ,   Ã    AáA   ,   “    AáABB«     ,   ‡    AáABB«     ,   Ó    AáABB«     ,   ¸    AáéA     ,       AáéA     ˇˇˇˇ |    L   $   AáAJB«  $   L         AáA AoAB«      ˇˇˇˇ |    §      D   AáéA     §      X   AáéA     §         AáABB«     §         AáABB«      §      `   AáéAAeA    §  î (   AáAJB«     §         AáADB«     §         AáADB«      §      P   AáéAA_A    §         AáADB«      §      H   AáéAA\A    §          AáAHB«     §          AáAHB«     §         AáADB«     §         AáAEB«     §         AáAFB«     §          AáAHB«     §          AáAHB«     §          AáAHB«     §          AáAHB«     §          AáAHB«     §          AáAHB«     §         AáAEB«     §         AáAEB«     §         AáADB«     §         AáADB«     §         AáADB«     ˇˇˇˇ | (         ƒ   AÑÖÜáéAPA(]A $           AÑáéA0A äA           F   AáéAA^A           <   AáéAAYA $            AáAACAB«    $            AáAACAB«    $         ™  AáéAAPA   $     º   AáéA AA   $            AáAACAB«    $            AáAACAB«    $            AáAACAB«    $            AáAACAB«    $            AáAACAB«    $            AáAACAB«    $            AáAAGAB«              F   AáéAA^A       “ :   AáéAAXA              AáéAAIA $            AáAAGAB«    $         (   AáAAMAB«    $         (   AáAAMAB«    $         (   AáAAMAB«                 AáéAAIA              AáéAAIA $     	 ™  AáéA APA   $     ∂ “  AáéA(AdA         à §  AáéA0AÕA      , Ê   AáéA AnA   ˇˇˇˇ | ,   h	      ¬   AAáéA(AXABŒ«A  $   h	      D  AáA AáAB«   $   h	   "   AáAAJAB«    $   h	  4 "   AáAAJAB«        h	      ò   AáéAAGA,   h	      »  AAáéA0AYABŒ«A $   h	  X h   AáAAkAB«    $   h	  ¿ `   AáAAgAB«    $   h	      2   AáAARAB«    $   h	      J   AáA A^AB«    $   h	        AáAAÄAB«   $   h	        AáAAÅAB«   $   h	      ∏  AáAA—AB«   $   h	      d  AáAA´AB«   $   h	      ê  AáéA0A(@A  $   h	      ∞  AáA AQAB«  $   h	      T  AáA A£AB«   $   h	      |   AáA(AwAB«    $   h	    ∞   AáA0AQAB«   $   h	      ‹   AáAAgAB«   $   h	      Ã   AáAA_AB«       h	      û   AáéA AJA$   h	      L   AáAA_AB«    $   h	      B   AáAAZAB«    $   h	      B   AáAAZAB«    $   h	  – &   AáAALAB«    $   h	      4   AáAASAB«    $   h	      4   AáAASAB«    $   h	      <   AáAAWAB«    $   h	      \   AáA AgAB«    $   h	      "   AáAAJAB«    $   h	  ˆ    AáAAGAB«    $   h	      F   AáAA\AB«    $   h	      º   AáA ATAB«   $   h	      h   AáAAjAB«    ,   h	      Ä  AAáéA0A≠ABŒ«A  $   h	   t   AáAAsAB«        h	      T   AáéAAeA $   h	      r   AáAArAB«    $   h	      .   AáAAPAB«    $   h	      "   AáAAJAB«    $   h	      D  AáéA(AA   $   h	      Ñ  AáéA8A0;A  $   h	  Ü "   AáAAJAB«    $   h	  ® ¯  AáA(AıAB«   $   h	      x   AáA ArAB«        h	  † $  AáéA(AçA$   h	      >   AáAAXAB«    $   h	      .   AáAAPAB«       ˇˇˇˇ |     (      t   AáéAAuA     (      X   AáéAAgA $   (      ®   AáAAMAB«   $   (      T   AáAAcAB«    $   (      8   AáAAUAB«    $   (         AáAAFAB«    $   (      å   AáA AAB«    $   (      f   AáA AlAB«        (          AáéAAKA     (      8   AáéAAWA     (      4   AáéAAUA $   (      ÷  AáéA(AÊA  $   (      »  AáéA(AﬂA  $   (         AáAAHAB«        (  ƒ $   AáéAAMA     (  Ë 0   AáéAASA $   (      AáAAGAB«    $   (  4    AáAAGAB«    $   (         AáAAFAB«    $   (  P .   AáAAPAB«        (  ~ H   AáéAA_A    ˇˇˇˇ |     `      >   AáéA AZA    `          AáéAAKA     `      B   AáéAA\A $   `  ∆ <   AáAAWAB«    $   `      H   AáAA]AB«       ˇˇˇˇ |     ,      ƒ   AáéA0AXA    ,      @   AáéAAVA     ,       AáéAAIA     ,       AáéAAIA     ,  :     AáéAAIA $   ,  V     AáAAGAB«        ,  r     AáéAAIA     ,  é     AáéAAIA     ,      x   AáéAAtA     ,      6   AáéAAVA     ,      6   AáéAAVA     ,  ™  6   AáéAAVA     ,      N   AáéAAbA     ,      6   AáéAAVA     ,      &   AáéAANA $   ,      ^   AÑáéA0A jA      ,      >   AáéAAZA $   ,      b   AÑáéA0A lA      ,      &   AáéAANA     ,      .   AáéAARA $   ,      `   AáAAiAB«    $   ,      `   AáAAiAB«        ,         AáéAAFA $   ,  ‡  X   AáAAeAB«       ˇˇˇˇ |    ¥  8! H   AÑÖÜé                                  à           ò!           ò!           ò!           ò!           ò!           ú!                    	             
                  (                                                                                                                                                                Òˇ   @           T            N        -   f        1   b        =   ê           ê        K   x        N            ÒˇY   Ä!          à        l   â       K   †        Ç            K   ú!        é   ú!          ¨        µ   ≠       K   º        ¡            K   ò!            ò!       K             È            Òˇ   »        K   (           @        K   ¨                    Òˇ   ¥           ∫           ¿           ∆           Ã           “           ‡           Ó           ¸                   K           ˇ            Òˇ           K   <                   ÒˇK                 î        K   ¥        "           Òˇ   º        6  - Ê     J  â §    `  	 ™    u  ∑ “       “           	           ∂           à           ,        ã           Òˇ              4           X        K   º           ¿        K                          –           ˆ                      Ü           ®           †        û           Òˇ   ƒ        ™  È 0        Ë                      4           P           ~        π           Òˇ   ∆        ∆           ÒˇK   $                                     :            V            r            é            ™            ‡         K   ¸            !        “           Òˇ   8!        K   p!        Ÿ           Òˇ   Ä!           å!        ‡           Òˇ   Ñ!           ê!                     ÒˇÁ  ú!        ¯  ò!          ò!          ò!        K             K             	 5  ë    "  J  ë    "  ^  ë    "  o  ë    "  Ç  ·      ì        ß  ë    "  ∫  ë    "  “  ª      ‰  ë    "  ¸          Òˇ  ˝        ë    "  +  ë    "  ;  ë    "  Q  ;       m  †!      Òˇu  Ô      Ñ  µ      ê  ò!       ú   H     Ø  ë    "  √  ë    "  ‘         Ì  ë    "    ë    "  $  ò!       +           1  Q .     A  ·  X     U  ë    "  n  ë    "  Å   "     ï  ´  6     ¢  ¡ `     ≤  ë    "  √  ë    "  ÷  ë    "  Ó  ë    "    ë    "    ë    "  (          	 3  Õ      F  s       c  ë    "  w  ë    "  è           ù           	 §  ë    "  ¥  ë    "  »  ë    "  ·  ë    "  Ò           ¯  ë    "    ò!         ë    "  2  9! H     D  ë    "  V  Å!       \  ë    "  n  (        t  ! ∞     É  A 8   "  ë  ë    "  •  — &     ∏  ë    "  …  ë    "  ·  ë    "  Ò  ë    "    ë    "    ˜      (  ° $    5  ë    "  M  ë    "  ^  (        j  ë    "  z  ë    "  â  ë    "  £          Òˇ≤  ê      ¬  ë    "  ◊  ë    "  Ê  ë    "  ˛  ë    "    ë    "  !  è       ?  ë    "  O  ë    "  g  ë    "  z  ë    "  ç  ë    "  °  ë    "  µ  ë    "  ≈  ë    "  ﬁ  ¡        … Ï    ı  ë    "  	  §!      Òˇ	  ë    "  *	  ”      6	  ë    "  G	   $     R	  Ω     e	  5 "     z	  ç!       Ä	          
 â	  ë    "  ô	  ë    "  ®	  W       Ã	  ï (   "  ÿ	  ë    "  Ú	  ë    "  
  ë    "  
  ≈ $     #
  ë    "  :
  ë    "  X
  ë    "  j
           r
  ë    "  É
  á "     ò
  $       ®
          	 ó  (        Ø
          
 ∏
  © ¯    ƒ
  ë    "  ÷
           „
         ¯
  ë    "    ë    "  #  ë    "  7  « <     E  ë    "  V  5      k  ë    "  É  «      î  ë    "  ¶  	      ∏  ë    "  »  ë    "  ‡  ë    "  Û   t       Y h       ë    "  /  ” :     <  ë    "   startup_stm32f407vgtx.o $t LoopCopyDataInit LoopFillZerobss Infinite_Loop $d crtstuff.c __EH_FRAME_BEGIN__ __do_global_dtors_aux completed.1 __do_global_dtors_aux_fini_array_entry frame_dummy object.0 __frame_dummy_init_array_entry main.c stm32f4xx_it.c system_stm32f4xx.c stm32f4xx_hal.c stm32f4xx_hal_hcd.c HCD_Port_IRQHandler HCD_RXQLVL_IRQHandler HCD_HC_IN_IRQHandler HCD_HC_OUT_IRQHandler stm32f4xx_ll_usb.c usbh_core.c USBH_HandleSof usbh_pipes.c usbh_conf.c init.c crti.o crtn.o __init_array_end __preinit_array_end __init_array_start __preinit_array_start RTC_Alarm_IRQHandler HASH_RNG_IRQHandler EXTI2_IRQHandler TIM8_CC_IRQHandler DebugMon_Handler USBH_LL_PortEnabled TIM1_CC_IRQHandler DMA2_Stream5_IRQHandler HardFault_Handler DMA1_Stream5_IRQHandler _Min_Stack_Size SysTick_Handler PVD_IRQHandler SDIO_IRQHandler TAMP_STAMP_IRQHandler HAL_HCD_Disconnect_Callback _sidata PendSV_Handler NMI_Handler __exidx_end USBH_LL_Disconnect CAN2_RX1_IRQHandler EXTI3_IRQHandler HAL_HCD_Connect_Callback TIM8_TRG_COM_TIM14_IRQHandler TIM1_UP_TIM10_IRQHandler _etext _sbss USBH_LL_Connect USBH_Get_USB_Status TIM8_UP_TIM13_IRQHandler I2C3_ER_IRQHandler USB_EnableGlobalInt USBH_LL_Stop USB_FlushRxFifo EXTI0_IRQHandler I2C2_EV_IRQHandler DMA1_Stream2_IRQHandler CAN1_RX0_IRQHandler FPU_IRQHandler OTG_HS_WKUP_IRQHandler uwTickFreq UsageFault_Handler HAL_HCD_PortEnabled_Callback CAN2_SCE_IRQHandler DMA2_Stream2_IRQHandler __bss_start__ _sdata SPI1_IRQHandler TIM6_DAC_IRQHandler TIM1_BRK_TIM9_IRQHandler DCMI_IRQHandler uwTick CAN2_RX0_IRQHandler __exidx_start DMA2_Stream3_IRQHandler __libc_init_array USART6_IRQHandler _init USART3_IRQHandler _ebss USB_ReadPacket Reset_Handler CAN1_RX1_IRQHandler USB_ReadInterrupts UART5_IRQHandler DMA2_Stream0_IRQHandler TIM4_IRQHandler I2C1_EV_IRQHandler DMA1_Stream6_IRQHandler USB_GetMode USB_StopHost DMA1_Stream1_IRQHandler UART4_IRQHandler __bss_end__ TIM3_IRQHandler RCC_IRQHandler TIM8_BRK_TIM12_IRQHandler _Min_Heap_Size Default_Handler EXTI15_10_IRQHandler ADC_IRQHandler DMA1_Stream7_IRQHandler TIM7_IRQHandler CAN2_TX_IRQHandler HAL_HCD_PortDisabled_Callback TIM5_IRQHandler DMA2_Stream7_IRQHandler I2C3_EV_IRQHandler EXTI9_5_IRQHandler RTC_WKUP_IRQHandler ETH_WKUP_IRQHandler SPI2_IRQHandler OTG_HS_EP1_IN_IRQHandler MemManage_Handler main DMA1_Stream0_IRQHandler _siccmram CAN1_TX_IRQHandler SVC_Handler EXTI4_IRQHandler SystemInit HAL_HCD_IRQHandler USB_DisableGlobalInt _fini _eccmram FSMC_IRQHandler ETH_IRQHandler HAL_HCD_HC_NotifyURBChange_Callback HAL_IncTick OTG_HS_EP1_OUT_IRQHandler WWDG_IRQHandler TIM2_IRQHandler USBH_LL_IncTimer OTG_FS_WKUP_IRQHandler TIM1_TRG_COM_TIM11_IRQHandler OTG_HS_IRQHandler _estack EXTI1_IRQHandler USB_HC_ReadInterrupt hhcd_USB_OTG_FS _edata _sccmram USB_HC_Halt USART2_IRQHandler g_pfnVectors HAL_HCD_SOF_Callback I2C2_ER_IRQHandler DMA2_Stream1_IRQHandler CAN1_SCE_IRQHandler USBH_FreePipe FLASH_IRQHandler USBH_LL_PortDisabled DMA2_Stream4_IRQHandler BusFault_Handler USART1_IRQHandler OTG_FS_IRQHandler SPI3_IRQHandler DMA1_Stream4_IRQHandler I2C1_ER_IRQHandler USB_InitFSLSPClkSel USB_FlushTxFifo DMA2_Stream6_IRQHandler HAL_HCD_Stop DMA1_Stream3_IRQHandler  .symtab .strtab .shstrtab .isr_vector .text .rodata .ARM.extab .ARM .preinit_array .init_array .fini_array .data .ccmram .bss ._user_heap_stack .ARM.attributes .debug_info .debug_abbrev .debug_aranges .debug_ranges .debug_macro .debug_line .debug_str .comment .debug_frame                                                          à                 '         à à                   -         ò!                      5         ò!                      @         ò!                      E         ò!                     T         ò! ò!                  `         ú! ú!                  l                                  r                                 z              $                          (                      ë     p          0                  °              4  Ãy                 ≠               z d                 ª              hç 8                                †ì †                 ÿ              @ô ı!                 Â              5ª ss                 Ò      0       ®. |               ¸      0       º™ P                              ´ ‡                               Ï√ Ä     Ü         	              l’ T                               ¿·                  