{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680949434072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680949434072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 19:23:53 2023 " "Processing started: Sat Apr 08 19:23:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680949434072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1680949434072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_4_tb -c ALU_4_tb --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_4_tb -c ALU_4_tb --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1680949434073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1680949434611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1680949434611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1 " "Found entity 1: MUX_4x1" {  } { { "MUX_4x1.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/MUX_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680949443636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680949443636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lu_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 LU_4 " "Found entity 1: LU_4" {  } { { "LU_4.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/LU_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680949443639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680949443639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680949443641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680949443641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680949443644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680949443644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_4.v 1 1 " "Found 1 design units, including 1 entities, in source file au_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 AU_4 " "Found entity 1: AU_4" {  } { { "AU_4.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/AU_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680949443648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680949443648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_4 " "Found entity 1: ALU_4" {  } { { "ALU_4.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/ALU_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680949443650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680949443650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_4_tb " "Found entity 1: ALU_4_tb" {  } { { "ALU_4_tb.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/ALU_4_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680949443652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680949443652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_4_tb " "Elaborating entity \"ALU_4_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1680949443686 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ALU_4_tb.v(51) " "Verilog HDL warning at ALU_4_tb.v(51): ignoring unsupported system task" {  } { { "ALU_4_tb.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/ALU_4_tb.v" 51 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1680949443688 "|ALU_4_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_4 ALU_4:u_ALU_4 " "Elaborating entity \"ALU_4\" for hierarchy \"ALU_4:u_ALU_4\"" {  } { { "ALU_4_tb.v" "u_ALU_4" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/ALU_4_tb.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680949443690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU_4 ALU_4:u_ALU_4\|AU_4:A1 " "Elaborating entity \"AU_4\" for hierarchy \"ALU_4:u_ALU_4\|AU_4:A1\"" {  } { { "ALU_4.v" "A1" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/ALU_4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680949443699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1 ALU_4:u_ALU_4\|AU_4:A1\|MUX_4x1:M1 " "Elaborating entity \"MUX_4x1\" for hierarchy \"ALU_4:u_ALU_4\|AU_4:A1\|MUX_4x1:M1\"" {  } { { "AU_4.v" "M1" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/AU_4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680949443705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU_4:u_ALU_4\|AU_4:A1\|full_adder:F1 " "Elaborating entity \"full_adder\" for hierarchy \"ALU_4:u_ALU_4\|AU_4:A1\|full_adder:F1\"" {  } { { "AU_4.v" "F1" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/AU_4.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680949443713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder ALU_4:u_ALU_4\|AU_4:A1\|full_adder:F1\|half_adder:h1 " "Elaborating entity \"half_adder\" for hierarchy \"ALU_4:u_ALU_4\|AU_4:A1\|full_adder:F1\|half_adder:h1\"" {  } { { "full_adder.v" "h1" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680949443719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LU_4 ALU_4:u_ALU_4\|LU_4:L1 " "Elaborating entity \"LU_4\" for hierarchy \"ALU_4:u_ALU_4\|LU_4:L1\"" {  } { { "ALU_4.v" "L1" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/ALU_4_tb/ALU_4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680949443727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680949443826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 19:24:03 2023 " "Processing ended: Sat Apr 08 19:24:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680949443826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680949443826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680949443826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1680949443826 ""}
