AMC7891;1;AVDD
AMC7891;2;AGND
AMC7891;3;DGND
AMC7891;4;GPIOVDD
AMC7891;5;SPIVDD
AMC7891;6;nCS
AMC7891;7;SCLK
AMC7891;8;SDI
AMC7891;9;SDO
AMC7891;10;DACOUT3
AMC7891;11;DACOUT2
AMC7891;12;DACOUT1
AMC7891;13;DACOUT0
AMC7891;14;AGND
AMC7891;15;GPIOC3
AMC7891;16;GPIOC2
AMC7891;17;GPIOC1
AMC7891;18;GPIOC0
AMC7891;19;nDAV
AMC7891;20;GPIOB3
AMC7891;21;GPIOB2
AMC7891;22;GPIOB1
AMC7891;23;GPIOB0
AMC7891;24;GPIOA3
AMC7891;25;GPIOA2
AMC7891;26;GPIOA1
AMC7891;27;GPIOA0
AMC7891;28;AIN0
AMC7891;29;AIN1
AMC7891;30;AIN2
AMC7891;31;AIN3
AMC7891;32;AIN4
AMC7891;33;AIN5
AMC7891;34;AIN6
AMC7891;35;AIN7
AMC7891;36;REF
AMC7891;P;GND
AT45DB081D-MU;1;SI
AT45DB081D-MU;2;SCK
AT45DB081D-MU;3;RSTn
AT45DB081D-MU;4;CSn
AT45DB081D-MU;5;WPn
AT45DB081D-MU;6;VCC
AT45DB081D-MU;7;GND
AT45DB081D-MU;8;SO
Hirose;1;OUTPUT
Hirose;2;INPUT
Hirose;3;BOOST
Hirose;4;GND
Hirose;6;FB
Hirose;7;nOFF
Hirose;1;OUTPUT
Hirose;2;INPUT
Hirose;3;BOOST
Hirose;4;GND
Hirose;6;FB
Hirose;7;nOFF
Hirose;1;DAT2
Hirose;2;DAT3/CD
Hirose;3;CMD
Hirose;4;VDD
Hirose;5;CLK
Hirose;6;GND
Hirose;7;DAT0
Hirose;8;DAT1
Hirose;9;CD
Hirose;A;GND
Hirose;B;GND
Hirose;C;GND
Hirose;D;GND
FPGA;AA21;IO, DIFFIO_R35p, (DM3R/BWS#3R)/(DM3R/BWS#3R)/(DM1R/BWS#1R)
FPGA;P14;IO
FPGA;T17;IO, RUP3
FPGA;T18;IO, RDN3
FPGA;W20;IO, DIFFIO_R34n, (DQS3R/CQ3R#,CDPCLK4)/(DQS3R/CQ3R#,CDPCLK4)/(DQS3R/CQ3R#,CDPCLK4)
FPGA;W19;IO, DIFFIO_R34p
FPGA;Y22;IO, DIFFIO_R33n, (DQ3R)/(DQ3R)/(DQ1R)
FPGA;Y21;IO, DIFFIO_R33p
FPGA;U20;IO, DIFFIO_R32n, (DQ3R)/(DQ3R)/(DQ1R)
FPGA;U19;IO, DIFFIO_R32p
FPGA;N14;IO
FPGA;W22;IO, DIFFIO_R31n, (DQ3R)/(DQ3R)/(DQ1R)
FPGA;W21;IO, DIFFIO_R31p, (DQ3R)/(DQ3R)/(DQ1R)
FPGA;P15;IO, DIFFIO_R30n
FPGA;P16;IO, DIFFIO_R30p
FPGA;R17;IO, VREFB5N1
FPGA;M15;IO, DIFFIO_R29n
FPGA;N15;IO, DIFFIO_R29p
FPGA;P17;IO
FPGA;V22;IO, DIFFIO_R28n, (DQ3R)/(DQ3R)/(DQ1R)
FPGA;V21;IO, DIFFIO_R28p, (DQ3R)/(DQ3R)/(DQ1R)
FPGA;R20;IO, (DQ3R)/(DQ3R)/(DQ1R)
FPGA;U22;IO, DIFFIO_R27n, (DQ3R)/(DQ3R)/(DQ1R)
FPGA;U21;IO, DIFFIO_R27p, (DQ3R)/(DQ3R)/(DQ1R)
FPGA;R18;IO, DIFFIO_R26n
FPGA;R19;IO, DIFFIO_R26p, (DM1R/BWS#1R)/(DM3R/BWS#3R)/(DM1R/BWS#1R)
FPGA;N16;IO
FPGA;R22;IO, DIFFIO_R25n, (DQ1R)/(DQ3R)/(DQ1R)
FPGA;R21;IO, DIFFIO_R25p, (DQ1R)/(DQ3R)/(DQ1R)
FPGA;P20;IO, VREFB5N0
FPGA;P22;IO, DIFFIO_R24n, (DQ1R)/(DQ3R)/(DQ1R)
FPGA;P21;IO, DIFFIO_R24p, (DQ1R)/(DQ3R)/(DQ1R)
FPGA;N20;IO, DIFFIO_R23n, (DQ1R)/(DQ3R)/(DQ1R)
FPGA;N19;IO, DIFFIO_R23p
FPGA;N17;IO, DIFFIO_R22n
FPGA;N18;IO, DIFFIO_R22p, (DQS1R/CQ1R#,DPCLK6)/(DQS1R/CQ1R#,DPCLK6)/(DQS1R/CQ1R#,DPCLK6)
FPGA;N22;IO, DIFFIO_R21n, (DEV_OE)
FPGA;N21;IO, DIFFIO_R21p, (DEV_CLRn)
FPGA;M22;IO, DIFFIO_R20n, (DQ1R)/(DQ3R)/(DQ1R)
FPGA;M21;IO, DIFFIO_R20p, (DQ1R)/(DQ3R)/(DQ1R)
FPGA;M20;IO, DIFFIO_R19n, (DQ1R)/(DQ3R)/(DQ1R)
FPGA;M19;IO, DIFFIO_R19p, (DQ1R)/(DQ3R)/(DQ1R)
FPGA;M16;IO
FPGA;L16;IO, DIFFIO_R18n
FPGA;L15;IO, DIFFIO_R18p
FPGA;L22;IO, DIFFIO_R17n, (INIT_DONE)
FPGA;L21;IO, DIFFIO_R17p, (CRC_ERROR)
FPGA;K15;IO
FPGA;K19;IO, VREFB6N1
FPGA;J15;IO
FPGA;K22;IO, DIFFIO_R16n, (nCEO)
FPGA;K21;IO, DIFFIO_R16p, (CLKUSR)
FPGA;J22;IO, DIFFIO_R15n, (DQS0R/CQ1R,DPCLK7)/(DQS0R/CQ1R,DPCLK7)/(DQS0R/CQ1R,DPCLK7)
FPGA;J21;IO, DIFFIO_R15p, (DM0R)/(DM1R/BWS#1R)/(DM1R/BWS#1R)
FPGA;J16;IO, DIFFIO_R14n
FPGA;K16;IO, DIFFIO_R14p
FPGA;H22;IO, DIFFIO_R13n, (DQ0R)/(DQ1R)/(DQ1R)
FPGA;H21;IO, DIFFIO_R13p, (DQ0R)/(DQ1R)/(DQ1R)
FPGA;K17;IO, DIFFIO_R12n
FPGA;K18;IO, DIFFIO_R12p, (DQ0R)/(DQ1R)/(DQ1R)
FPGA;J18;IO
FPGA;F22;IO, DIFFIO_R11n, (DQ0R)/(DQ1R)/(DQ1R)
FPGA;F21;IO, DIFFIO_R11p, (DQ0R)/(DQ1R)/(DQ1R)
FPGA;H20;IO, DIFFIO_R10n, (DQ0R)/(DQ1R)/(DQ1R)
FPGA;H19;IO, DIFFIO_R10p, (DQ0R)/(DQ1R)/(DQ1R)
FPGA;E22;IO, DIFFIO_R9n, (nWE), (DQ0R)/(DQ1R)/(DQ1R)
FPGA;E21;IO, DIFFIO_R9p, (nOE), (_)/(DQ1R)/(DQ1R)
FPGA;H18;IO, VREFB6N0
FPGA;J17;IO, DIFFIO_R8n
FPGA;H16;IO, DIFFIO_R8p
FPGA;D22;IO, DIFFIO_R7n, (DM2R)/(DM1R/BWS#1R)/(DM1R/BWS#1R)
FPGA;D21;IO, DIFFIO_R7p, (_)/(DQ1R)/(DQ1R)
FPGA;F20;IO, DIFFIO_R6n, (nAVD), (DQ2R)/(DQ1R)/(DQ1R)
FPGA;F19;IO, DIFFIO_R6p, (DQ2R)/(DQ1R)/(DQ1R)
FPGA;G18;IO, DIFFIO_R5n, (PADD23), (DQ2R)/(DQ1R)/(DQ1R)
FPGA;H17;IO, DIFFIO_R5p
FPGA;C22;IO, DIFFIO_R4n, (DQ2R)/(DQ1R)/(DQ1R)
FPGA;C21;IO, DIFFIO_R4p, (DQ2R)/(DQ1R)/(DQ1R)
FPGA;B22;IO, DIFFIO_R3n, (PADD22), (DQ2R)/(DQ1R)/(DQ1R)
FPGA;B21;IO, DIFFIO_R3p, (PADD21), (DQ2R)/(DQ1R)/(DQ1R)
FPGA;C20;IO, DIFFIO_R2n, (PADD20), (DQS2R/CQ3R,CDPCLK5)/(DQS2R/CQ3R,CDPCLK5)/(DQS2R/CQ3R,CDPCLK5)
FPGA;D20;IO, DIFFIO_R2p
FPGA;F17;IO, DIFFIO_R1n, (DQ2R)/(DQ1R)/(DQ1R)
FPGA;G17;IO, DIFFIO_R1p
FPGA;P18;VCCIO5
FPGA;V19;VCCIO5
FPGA;Y19;VCCIO5
FPGA;T19;VCCIO5
FPGA;E19;VCCIO6
FPGA;G19;VCCIO6
FPGA;L19;VCCIO6
FPGA;J20;VCCIO6
FPGA;G21;CLK4, DIFFCLK_2p
FPGA;G22;CLK5, DIFFCLK_2n
FPGA;T21;CLK6, DIFFCLK_3p
FPGA;T22;CLK7, DIFFCLK_3n
FPGA;F16;IO, DIFFIO_T32n
FPGA;E16;IO, DIFFIO_T32p, (DQ2T)/(DQ5T)/(DQ5T)
FPGA;F15;IO, DIFFIO_T31n, (DQ2T)/(DQ5T)/(DQ5T)
FPGA;G16;IO, DIFFIO_T31p
FPGA;G15;IO, DIFFIO_T30n
FPGA;F14;IO, DIFFIO_T30p, (DQS0T/CQ1T,CDPCLK6)/(DQS0T/CQ1T,CDPCLK6)/(DQS0T/CQ1T,CDPCLK6)
FPGA;G14;IO
FPGA;D17;IO, VREFB7N0
FPGA;C19;IO, DIFFIO_T29n, (DQ2T)/(DQ5T)/(DQ5T)
FPGA;D19;IO, DIFFIO_T29p, (DQ2T)/(DQ5T)/(DQ5T)
FPGA;A20;IO, PLL2_CLKOUTn
FPGA;B20;IO, PLL2_CLKOUTp
FPGA;C17;IO, (DQ2T)/(DQ5T)/(DQ5T)
FPGA;H15;IO, DIFFIO_T28n
FPGA;H14;IO, DIFFIO_T28p
FPGA;B19;IO, RUP4
FPGA;A19;IO, RDN4
FPGA;A18;IO, DIFFIO_T27n, (DQ2T)/(DQ5T)/(DQ5T)
FPGA;B18;IO, DIFFIO_T27p, (PADD0)
FPGA;D15;IO, DIFFIO_T26n
FPGA;E15;IO, DIFFIO_T26p, (DQ2T)/(DQ5T)/(DQ5T)
FPGA;G13;IO
FPGA;A17;IO, DIFFIO_T25n, (PADD1), (DQ2T)/(DQ5T)/(DQ5T)
FPGA;B17;IO, DIFFIO_T25p, (PADD2), (_)/(DQ5T)/(DQ5T)
FPGA;A16;IO, DIFFIO_T24n, (DM2T)/(DM5T/BWS#5T)/(DM5T/BWS#5T)
FPGA;B16;IO, DIFFIO_T24p, (DQ4T)/(DQ5T)/(DQ5T)
FPGA;C15;IO, VREFB7N1
FPGA;E14;IO, DIFFIO_T23n, (PADD3), (DQ4T)/(DQ5T)/(DQ5T)
FPGA;F12;IO, DIFFIO_T23p
FPGA;H13;IO, DIFFIO_T22n
FPGA;H12;IO, DIFFIO_T22p
FPGA;G12;IO, DIFFIO_T21n
FPGA;F13;IO, DIFFIO_T21p, (PADD4), (DQS2T/CQ3T,DPCLK8)/(DQS2T/CQ3T,DPCLK8)/(DQS2T/CQ3T,DPCLK8)
FPGA;A15;IO, DIFFIO_T20n, (PADD5), (DQ4T)/(DQ5T)/(DQ5T)
FPGA;B15;IO, DIFFIO_T20p, (PADD6), (DQ4T)/(DQ5T)/(DQ5T)
FPGA;C13;IO, DIFFIO_T19n, (PADD7)
FPGA;D13;IO, DIFFIO_T19p, (PADD8), (DQ4T)/(DQ5T)/(DQ5T)
FPGA;E13;IO
FPGA;A14;IO, DIFFIO_T18n, (PADD9), (DQ4T)/(DQ5T)/(DQ5T)
FPGA;B14;IO, DIFFIO_T18p, (PADD10), (DQ4T)/(DQ5T)/(DQ5T)
FPGA;A13;IO, DIFFIO_T17n, (PADD11), (DQ4T)/(DQ5T)/(DQ5T)
FPGA;B13;IO, DIFFIO_T17p, (PADD12), (DQS4T/CQ5T,DPCLK9)/(DQS4T/CQ5T,DPCLK9)/(DQS4T/CQ5T,DPCLK9)
FPGA;E12;IO, (_)/(DQ5T)/(DQ5T)
FPGA;E11;IO, DIFFIO_T16n, (PADD13)
FPGA;F11;IO, DIFFIO_T16p, (PADD14), (DM4T)/(DM5T/BWS#5T)/(DM5T/BWS#5T)
FPGA;H11;IO
FPGA;D10;IO, DIFFIO_T15n, (DQ5T)/(DQ3T)/(DQ5T)
FPGA;E10;IO, DIFFIO_T15p
FPGA;A10;IO, DIFFIO_T14n, (DQ5T)/(DQ3T)/(DQ5T)
FPGA;B10;IO, DIFFIO_T14p, (PADD15)
FPGA;A9;IO, DIFFIO_T13n, (PADD16), (DQ5T)/(DQ3T)/(DQ5T)
FPGA;B9;IO, DIFFIO_T13p, (PADD17), (DQS5T/CQ5T#,DPCLK10)/(DQS5T/CQ5T#,DPCLK10)/(DQS5T/CQ5T#,DPCLK10)
FPGA;C10;IO
FPGA;G11;IO
FPGA;A8;IO, DIFFIO_T12n, (DATA2), (DQ5T)/(DQ3T)/(DQ5T)
FPGA;B8;IO, DIFFIO_T12p, (DATA3), (DQ5T)/(DQ3T)/(DQ5T)
FPGA;A7;IO, DIFFIO_T11n, (PADD18), (DQ5T)/(DQ3T)/(DQ5T)
FPGA;B7;IO, DIFFIO_T11p, (DATA4), (DQ5T)/(DQ3T)/(DQ5T)
FPGA;A6;IO, DIFFIO_T10n, (PADD19), (DQ5T)/(DQ3T)/(DQ5T)
FPGA;B6;IO, DIFFIO_T10p, (DATA15), (DQ5T)/(DQ3T)/(DQ5T)
FPGA;E9;IO, VREFB8N0
FPGA;C8;IO, DIFFIO_T9n, (DATA14), (DQS3T/CQ3T#,DPCLK11)/(DQS3T/CQ3T#,DPCLK11)/(DQS3T/CQ3T#,DPCLK11)
FPGA;C7;IO, DIFFIO_T9p, (DATA13), (DM5T/BWS#5T)/(DM3T/BWS#3T)/(DM5T/BWS#5T)
FPGA;G10;IO, DIFFIO_T8n
FPGA;G9;IO, DIFFIO_T8p
FPGA;H10;IO, DIFFIO_T7n
FPGA;H9;IO, DIFFIO_T7p
FPGA;A5;IO, (DATA5), (DQ3T)/(DQ3T)/(DQ5T)
FPGA;B5;IO
FPGA;F9;IO, DIFFIO_T6n
FPGA;F10;IO, DIFFIO_T6p, (DATA6), (DQ3T)/(DQ3T)/(DQ5T)
FPGA;C6;IO, (DATA7), (DQ3T)/(DQ3T)/(DQ5T)
FPGA;A4;IO, DIFFIO_T5n, (DQ3T)/(DQ3T)/(DQ5T)
FPGA;B4;IO, DIFFIO_T5p, (DATA8), (DQ3T)/(DQ3T)/(DQ5T)
FPGA;F8;IO, DIFFIO_T4n, (DATA9), (DQ3T)/(DQ3T)/(DQ5T)
FPGA;G8;IO, DIFFIO_T4p
FPGA;A3;IO, DIFFIO_T3n, (DATA10), (DQ3T)/(DQ3T)/(DQ5T)
FPGA;B3;IO, DIFFIO_T3p, (DATA11), (DQ3T)/(DQ3T)/(DQ5T)
FPGA;D6;IO, VREFB8N1
FPGA;E7;IO
FPGA;C3;IO, DIFFIO_T2n, (DQ3T)/(DQ3T)/(DQ5T)
FPGA;C4;IO, DIFFIO_T2p, (DATA12), (DQS1T/CQ1T#,CDPCLK7)/(DQS1T/CQ1T#,CDPCLK7)/(DQS1T/CQ1T#,CDPCLK7)
FPGA;F7;IO, DIFFIO_T1n, (DM3T/BWS#3T)/(DM3T/BWS#3T)/(DM5T/BWS#5T)
FPGA;G7;IO, DIFFIO_T1p
FPGA;E6;IO, PLL3_CLKOUTn
FPGA;E5;IO, PLL3_CLKOUTp
FPGA;A21;VCCIO7
FPGA;D12;VCCIO7
FPGA;D14;VCCIO7
FPGA;D16;VCCIO7
FPGA;D18;VCCIO7
FPGA;A2;VCCIO8
FPGA;D5;VCCIO8
FPGA;D9;VCCIO8
FPGA;D11;VCCIO8
FPGA;E8;VCCIO8
FPGA;A12;CLK8, DIFFCLK_5n
FPGA;B12;CLK9, DIFFCLK_5p
FPGA;A11;CLK10, DIFFCLK_4n
FPGA;B11;CLK11, DIFFCLK_4p
FPGA;M17;MSEL0
FPGA;L18;MSEL1
FPGA;L17;MSEL2
FPGA;K20;MSEL3
FPGA;L3;nCE
FPGA;M18;CONF_DONE
FPGA;K5;nCONFIG
FPGA;K6;nSTATUS
FPGA;U5;GNDA1
FPGA;E18;GNDA2
FPGA;F5;GNDA3
FPGA;V18;GNDA4
FPGA;T6;VCCA1
FPGA;F18;VCCA2
FPGA;G6;VCCA3
FPGA;U18;VCCA4
FPGA;U6;VCCD_PLL1
FPGA;E17;VCCD_PLL2
FPGA;F6;VCCD_PLL3
FPGA;V17;VCCD_PLL4
FPGA;L10;GND
FPGA;L11;GND
FPGA;M10;GND
FPGA;M11;GND
FPGA;L12;GND
FPGA;L13;GND
FPGA;M12;GND
FPGA;M13;GND
FPGA;N11;GND
FPGA;K11;GND
FPGA;N12;GND
FPGA;K12;GND
FPGA;K13;GND
FPGA;N13;GND
FPGA;N10;GND
FPGA;K10;GND
FPGA;J9;GND
FPGA;D7;GND
FPGA;J5;GND
FPGA;H8;GND
FPGA;A1;GND
FPGA;C5;GND
FPGA;C9;GND
FPGA;C11;GND
FPGA;C12;GND
FPGA;C14;GND
FPGA;C16;GND
FPGA;A22;GND
FPGA;E20;GND
FPGA;G20;GND
FPGA;L20;GND
FPGA;P19;GND
FPGA;V20;GND
FPGA;Y20;GND
FPGA;AB22;GND
FPGA;Y18;GND
FPGA;Y16;GND
FPGA;Y12;GND
FPGA;Y11;GND
FPGA;Y9;GND
FPGA;Y5;GND
FPGA;AB1;GND
FPGA;N3;GND
FPGA;U3;GND
FPGA;W3;GND
FPGA;D3;GND
FPGA;F3;GND
FPGA;K3;GND
FPGA;G2;GND
FPGA;AA2;GND
FPGA;AA22;GND
FPGA;H3;GND
FPGA;R3;GND
FPGA;AB6;GND
FPGA;Y15;GND
FPGA;T20;GND
FPGA;J19;GND
FPGA;C18;GND
FPGA;D8;GND
FPGA;J11;VCCINT
FPGA;J12;VCCINT
FPGA;L14;VCCINT
FPGA;M14;VCCINT
FPGA;P11;VCCINT
FPGA;P12;VCCINT
FPGA;L9;VCCINT
FPGA;M9;VCCINT
FPGA;J13;VCCINT
FPGA;J14;VCCINT
FPGA;K14;VCCINT
FPGA;J10;VCCINT
FPGA;K9;VCCINT
FPGA;N9;VCCINT
FPGA;P9;VCCINT
FPGA;P10;VCCINT
FPGA;P13;VCCINT
FPGA;U16;VCCINT
FPGA;U17;VCCINT
FPGA;T13;VCCINT
FPGA;J8;VCCINT
FPGA;R9;IO, DIFFIO_B1p
FPGA;T8;IO, DIFFIO_B1n
FPGA;R10;IO, DIFFIO_B2p
FPGA;T9;IO, DIFFIO_B2n
FPGA;V6;IO, DIFFIO_B3p
FPGA;V5;IO, DIFFIO_B3n, (DM3B/BWS#3B)/(DM3B/BWS#3B)/(DM5B/BWS#5B)
FPGA;U7;IO, DIFFIO_B4p
FPGA;U8;IO, DIFFIO_B4n
FPGA;Y4;IO, VREFB3N1
FPGA;R11;IO, DIFFIO_B5p
FPGA;R12;IO, DIFFIO_B5n
FPGA;Y3;IO, DIFFIO_B6p, (DQ3B)/(DQ3B)/(DQ5B)
FPGA;Y6;IO, (DQS1B/CQ1B#,CDPCLK2)/(DQS1B/CQ1B#,CDPCLK2)/(DQS1B/CQ1B#,CDPCLK2)
FPGA;AA3;IO, PLL1_CLKOUTp
FPGA;AB3;IO, PLL1_CLKOUTn
FPGA;W6;IO, DIFFIO_B7p, (DQ3B)/(DQ3B)/(DQ5B)
FPGA;V7;IO, DIFFIO_B7n
FPGA;AA4;IO, DIFFIO_B8p, (DQ3B)/(DQ3B)/(DQ5B)
FPGA;AB4;IO, DIFFIO_B8n
FPGA;AA5;IO, DIFFIO_B9p, (DQ3B)/(DQ3B)/(DQ5B)
FPGA;AB5;IO, DIFFIO_B9n
FPGA;W7;IO, DIFFIO_B10p, (DQ3B)/(DQ3B)/(DQ5B)
FPGA;Y7;IO, DIFFIO_B10n, (DQ3B)/(DQ3B)/(DQ5B)
FPGA;U9;IO, DIFFIO_B11p, (DQ3B)/(DQ3B)/(DQ5B)
FPGA;V8;IO, DIFFIO_B11n, (DQ3B)/(DQ3B)/(DQ5B)
FPGA;W8;IO, (DQ3B)/(DQ3B)/(DQ5B)
FPGA;AA7;IO, DIFFIO_B12p, (DM5B/BWS#5B)/(DM3B/BWS#3B)/(DM5B/BWS#5B)
FPGA;AB7;IO, DIFFIO_B12n, (DQ5B)/(DQ3B)/(DQ5B)
FPGA;Y8;IO, DIFFIO_B13p, (DQ5B)/(DQ3B)/(DQ5B)
FPGA;V9;IO, VREFB3N0
FPGA;V10;IO, (DQS3B/CQ3B#,DPCLK2)/(DQS3B/CQ3B#,DPCLK2)/(DQS3B/CQ3B#,DPCLK2)
FPGA;T10;IO, DIFFIO_B14p
FPGA;U10;IO, DIFFIO_B14n, (DQ5B)/(DQ3B)/(DQ5B)
FPGA;AA8;IO, DIFFIO_B15p, (DQ5B)/(DQ3B)/(DQ5B)
FPGA;AB8;IO, DIFFIO_B15n, (DQ5B)/(DQ3B)/(DQ5B)
FPGA;T11;IO
FPGA;AA9;IO, DIFFIO_B16p, (DQ5B)/(DQ3B)/(DQ5B)
FPGA;AB9;IO, DIFFIO_B16n, (DQS5B/CQ5B#,DPCLK3)/(DQS5B/CQ5B#,DPCLK3)/(DQS5B/CQ5B#,DPCLK3)
FPGA;U11;IO
FPGA;V11;IO, DIFFIO_B17p, (DQ5B)/(DQ3B)/(DQ5B)
FPGA;W10;IO, DIFFIO_B17n, (DQ5B)/(DQ3B)/(DQ5B)
FPGA;Y10;IO, DIFFIO_B18p, (DQ5B)/(DQ3B)/(DQ5B)
FPGA;AA10;IO, DIFFIO_B18n, (DM4B)/(DM5B/BWS#5B)/(DM5B/BWS#5B)
FPGA;AB10;IO, (_)/(DQ5B)/(DQ5B)
FPGA;AA13;IO, DIFFIO_B19p, (DQ4B)/(DQ5B)/(DQ5B)
FPGA;AB13;IO, DIFFIO_B19n, (DQ4B)/(DQ5B)/(DQ5B)
FPGA;AA14;IO, DIFFIO_B20p, (DQ4B)/(DQ5B)/(DQ5B)
FPGA;AB14;IO, DIFFIO_B20n, (DQ4B)/(DQ5B)/(DQ5B)
FPGA;V12;IO
FPGA;W13;IO, DIFFIO_B21p, (DQ4B)/(DQ5B)/(DQ5B)
FPGA;Y13;IO, DIFFIO_B21n, (DQS4B/CQ5B,DPCLK4)/(DQS4B/CQ5B,DPCLK4)/(DQS4B/CQ5B,DPCLK4)
FPGA;AA15;IO, DIFFIO_B22p, (DQ4B)/(DQ5B)/(DQ5B)
FPGA;AB15;IO, DIFFIO_B22n, (DQ4B)/(DQ5B)/(DQ5B)
FPGA;U12;IO, DIFFIO_B23p, (DQ4B)/(DQ5B)/(DQ5B)
FPGA;T12;IO, DIFFIO_B23n
FPGA;AA16;IO, DIFFIO_B24p, (DM2B)/(DM5B/BWS#5B)/(DM5B/BWS#5B)
FPGA;AB16;IO, DIFFIO_B24n, (DQ2B)/(DQ5B)/(DQ5B)
FPGA;AA17;IO, DIFFIO_B25p
FPGA;AB17;IO, DIFFIO_B25n
FPGA;R13;IO
FPGA;V13;IO, (DQS2B/CQ3B,DPCLK5)/(DQS2B/CQ3B,DPCLK5)/(DQS2B/CQ3B,DPCLK5)
FPGA;W14;IO, VREFB4N1
FPGA;U13;IO, DIFFIO_B26p
FPGA;V14;IO, DIFFIO_B26n, (DQ2B)/(DQ5B)/(DQ5B)
FPGA;V15;IO, DIFFIO_B27p, (DQ2B)/(DQ5B)/(DQ5B)
FPGA;W15;IO, DIFFIO_B27n, (DQ2B)/(DQ5B)/(DQ5B)
FPGA;T14;IO, DIFFIO_B28p
FPGA;T15;IO, DIFFIO_B28n, (DQ2B)/(DQ5B)/(DQ5B)
FPGA;AB18;IO, (DQ2B)/(DQ5B)/(DQ5B)
FPGA;AA18;IO
FPGA;AA19;IO, RUP2
FPGA;AB19;IO, RDN2
FPGA;W17;IO, DIFFIO_B29p, (DQ2B)/(DQ5B)/(DQ5B)
FPGA;Y17;IO, DIFFIO_B29n, (DQS0B/CQ1B,CDPCLK3)/(DQS0B/CQ1B,CDPCLK3)/(DQS0B/CQ1B,CDPCLK3)
FPGA;V16;IO, VREFB4N0
FPGA;AA20;IO, DIFFIO_B30p, (_)/(DQ5B)/(DQ5B)
FPGA;AB20;IO, DIFFIO_B30n, (DQ2B)/(DQ5B)/(DQ5B)
FPGA;T16;IO, PLL4_CLKOUTp
FPGA;R16;IO, PLL4_CLKOUTn
FPGA;U15;IO, DIFFIO_B31p
FPGA;U14;IO, DIFFIO_B31n
FPGA;R14;IO, DIFFIO_B32p
FPGA;R15;IO, DIFFIO_B32n
FPGA;AB2;VCCIO3
FPGA;W5;VCCIO3
FPGA;W9;VCCIO3
FPGA;W11;VCCIO3
FPGA;AA6;VCCIO3
FPGA;AB21;VCCIO4
FPGA;W12;VCCIO4
FPGA;W16;VCCIO4
FPGA;W18;VCCIO4
FPGA;Y14;VCCIO4
FPGA;AB12;CLK12, DIFFCLK_7n
FPGA;AA12;CLK13, DIFFCLK_7p
FPGA;AB11;CLK14, DIFFCLK_6n
FPGA;AA11;CLK15, DIFFCLK_6p
FPGA;H5;IO
FPGA;B2;IO, DIFFIO_L1p, (DQ2L)/(DQ1L)/(DQ1L)
FPGA;B1;IO, DIFFIO_L1n, (DQ2L)/(DQ1L)/(DQ1L)
FPGA;G5;IO
FPGA;E4;IO, DIFFIO_L2p, (nRESET), (DQ2L)/(DQ1L)/(DQ1L)
FPGA;E3;IO, DIFFIO_L2n, (DQ2L)/(DQ1L)/(DQ1L)
FPGA;C2;IO, DIFFIO_L3p, (DQS2L/CQ3L,CDPCLK0)/(DQS2L/CQ3L,CDPCLK0)/(DQS2L/CQ3L,CDPCLK0)
FPGA;C1;IO, DIFFIO_L3n, (DQ2L)/(DQ1L)/(DQ1L)
FPGA;D2;IO, DIFFIO_L4p, (DQ2L)/(DQ1L)/(DQ1L)
FPGA;D1;IO, DIFFIO_L4n, (DATA1,ASDO)
FPGA;H7;IO, VREFB1N0
FPGA;H6;IO, DIFFIO_L5p, (DQ2L)/(DQ1L)/(DQ1L)
FPGA;J6;IO, DIFFIO_L5n, (DQ2L)/(DQ1L)/(DQ1L)
FPGA;E2;IO, DIFFIO_L6p, (FLASH_nCE,nCSO)
FPGA;E1;IO, DIFFIO_L6n, (_)/(DQ1L)/(DQ1L)
FPGA;F2;IO, DIFFIO_L7p, (DM2L)/(DM1L/BWS#1L)/(DM1L/BWS#1L)
FPGA;F1;IO, DIFFIO_L7n, (DQ0L)/(DQ1L)/(DQ1L)
FPGA;G4;IO, DIFFIO_L8p
FPGA;G3;IO, DIFFIO_L8n
FPGA;L8;IO, DIFFIO_L9p
FPGA;K8;IO, DIFFIO_L9n
FPGA;J7;IO, DIFFIO_L10p
FPGA;K7;IO, DIFFIO_L10n
FPGA;J4;IO, (DQS0L/CQ1L,DPCLK0)/(DQS0L/CQ1L,DPCLK0)/(DQS0L/CQ1L,DPCLK0)
FPGA;H2;IO, DIFFIO_L11p, (DQ0L)/(DQ1L)/(DQ1L)
FPGA;H1;IO, DIFFIO_L11n, (DQ0L)/(DQ1L)/(DQ1L)
FPGA;J3;IO, VREFB1N1
FPGA;J2;IO, DIFFIO_L12p, (DQ0L)/(DQ1L)/(DQ1L)
FPGA;J1;IO, DIFFIO_L12n, (DQ0L)/(DQ1L)/(DQ1L)
FPGA;K1;IO, (DATA0)
FPGA;L6;IO, DIFFIO_L13p, (DQ0L)/(DQ1L)/(DQ1L)
FPGA;M6;IO, DIFFIO_L13n, (DQ0L)/(DQ1L)/(DQ1L)
FPGA;M2;IO, DIFFIO_L14p, (DQ0L)/(DQ1L)/(DQ1L)
FPGA;M1;IO, DIFFIO_L14n, (_)/(DQ1L)/(DQ1L)
FPGA;M4;IO, DIFFIO_L15p, (DM0L)/(DM1L/BWS#1L)/(DM1L/BWS#1L)
FPGA;M3;IO, DIFFIO_L15n, (DQ1L)/(DQ3L)/(DQ1L)
FPGA;N2;IO, DIFFIO_L16p, (DQ1L)/(DQ3L)/(DQ1L)
FPGA;N1;IO, DIFFIO_L16n, (DQ1L)/(DQ3L)/(DQ1L)
FPGA;L7;IO
FPGA;M5;IO, VREFB2N0
FPGA;P2;IO, DIFFIO_L17p, (DQ1L)/(DQ3L)/(DQ1L)
FPGA;P1;IO, DIFFIO_L17n, (DQ1L)/(DQ3L)/(DQ1L)
FPGA;R2;IO, DIFFIO_L18p, (DQ1L)/(DQ3L)/(DQ1L)
FPGA;R1;IO, DIFFIO_L18n, (DQ1L)/(DQ3L)/(DQ1L)
FPGA;N5;IO, (DQ1L)/(DQ3L)/(DQ1L)
FPGA;P4;IO, DIFFIO_L19p, (DQS1L/CQ1L#,DPCLK1)/(DQS1L/CQ1L#,DPCLK1)/(DQS1L/CQ1L#,DPCLK1)
FPGA;P3;IO, DIFFIO_L19n, (DQ1L)/(DQ3L)/(DQ1L)
FPGA;U2;IO, DIFFIO_L20p, (DM1L/BWS#1L)/(DM3L/BWS#3L)/(DM1L/BWS#1L)
FPGA;U1;IO, DIFFIO_L20n, (DQ3L)/(DQ3L)/(DQ1L)
FPGA;V2;IO, DIFFIO_L21p, (DQ3L)/(DQ3L)/(DQ1L)
FPGA;V1;IO, DIFFIO_L21n, (DQ3L)/(DQ3L)/(DQ1L)
FPGA;P5;IO
FPGA;N6;IO, DIFFIO_L22p, (DQ3L)/(DQ3L)/(DQ1L)
FPGA;M7;IO, DIFFIO_L22n
FPGA;M8;IO, DIFFIO_L23p
FPGA;N8;IO, DIFFIO_L23n
FPGA;W2;IO, DIFFIO_L24p, (DQ3L)/(DQ3L)/(DQ1L)
FPGA;W1;IO, DIFFIO_L24n, (DQ3L)/(DQ3L)/(DQ1L)
FPGA;Y2;IO, DIFFIO_L25p, (DQ3L)/(DQ3L)/(DQ1L)
FPGA;Y1;IO, DIFFIO_L25n, (DQ3L)/(DQ3L)/(DQ1L)
FPGA;T3;IO, VREFB2N1
FPGA;N7;IO, DIFFIO_L26p
FPGA;P7;IO, DIFFIO_L26n
FPGA;AA1;IO, DIFFIO_L27n, (DQ3L)/(DQ3L)/(DQ1L)
FPGA;V4;IO, RUP1
FPGA;V3;IO, RDN1
FPGA;P6;IO, DIFFIO_L28p
FPGA;R5;IO, DIFFIO_L28n
FPGA;T4;IO, (DQS3L/CQ3L#,CDPCLK1)/(DQS3L/CQ3L#,CDPCLK1)/(DQS3L/CQ3L#,CDPCLK1)
FPGA;T5;IO, DIFFIO_L29p, (DM3L/BWS#3L)/(DM3L/BWS#3L)/(DM1L/BWS#1L)
FPGA;R6;IO, DIFFIO_L29n
FPGA;R7;IO, DIFFIO_L30p
FPGA;T7;IO, DIFFIO_L30n
FPGA;P8;IO, DIFFIO_L31p
FPGA;R8;IO, DIFFIO_L31n
FPGA;D4;VCCIO1
FPGA;F4;VCCIO1
FPGA;K4;VCCIO1
FPGA;H4;VCCIO1
FPGA;N4;VCCIO2
FPGA;U4;VCCIO2
FPGA;W4;VCCIO2
FPGA;R4;VCCIO2
FPGA;G1;CLK1, DIFFCLK_0n
FPGA;T2;CLK2, DIFFCLK_1p
FPGA;T1;CLK3, DIFFCLK_1n
FPGA;L5;TDI
FPGA;L4;TDO
FPGA;L2;TCK
FPGA;L1;TMS
FPGA;K2;DCLK
DDR2;A1;VDD
DDR2;A2;NC
DDR2;A3;VSS
DDR2;A7;VSSQ
DDR2;A8;nUDQS
DDR2;A9;VDDQ
DDR2;B1;DQ14
DDR2;B2;VSSQ
DDR2;B3;UDM
DDR2;B7;UDQS
DDR2;B8;VSSQ
DDR2;B9;DQ15
DDR2;C1;VDDQ
DDR2;C2;DQ9
DDR2;C3;VDDQ
DDR2;C7;VDDQ
DDR2;C8;DQ8
DDR2;C9;VDDQ
DDR2;D1;DQ12
DDR2;D2;VSSQ
DDR2;D3;DQ11
DDR2;D7;DQ10
DDR2;D8;VSSQ
DDR2;D9;DQ13
DDR2;E1;VDD
DDR2;E2;NC
DDR2;E3;VSS
DDR2;E7;VSSQ
DDR2;E8;nLDQS
DDR2;E9;VDDQ
DDR2;F1;DQ6
DDR2;F2;VSSQ
DDR2;F3;LDM
DDR2;F7;LDQS
DDR2;F8;VSSQ
DDR2;F9;DQ7
DDR2;G1;VDDQ
DDR2;G2;DQ1
DDR2;G3;VDDQ
DDR2;G7;VDDQ
DDR2;G8;DQ0
DDR2;G9;VDDQ
DDR2;H1;DQ4
DDR2;H2;VSSQ
DDR2;H3;DQ3
DDR2;H7;DQ2
DDR2;H8;VSSQ
DDR2;H9;DQ5
DDR2;J1;VDDL
DDR2;J2;VREF
DDR2;J3;VSS
DDR2;J7;VSSDL
DDR2;J8;CK
DDR2;J9;VDD
DDR2;K2;CKE
DDR2;K3;nWE
DDR2;K7;nRAS
DDR2;K8;nCK
DDR2;K9;ODT
DDR2;L1;BA2
DDR2;L2;BA0
DDR2;L3;BA1
DDR2;L7;nCAS
DDR2;L8;nCS
DDR2;M2;A10/AP
DDR2;M3;A1
DDR2;M7;A2
DDR2;M8;A0
DDR2;M9;VDD
DDR2;N1;VSS
DDR2;N2;A3
DDR2;N3;A5
DDR2;N7;A6
DDR2;N8;A4
DDR2;P2;A7
DDR2;P3;A9
DDR2;P7;A11
DDR2;P8;A8
DDR2;P9;VSS
DDR2;R1;VDD
DDR2;R2;A12
DDR2;R3;NC
DDR2;R7;NC
DDR2;R8;NC
DDR2;A1;VDD
DDR2;A2;nRDQS/NU
DDR2;A3;VSS
DDR2;A7;VSSQ
DDR2;A8;nDQS
DDR2;A9;VDDQ
DDR2;B1;DQ6
DDR2;B2;VSSQ
DDR2;B3;RDQS/DM
DDR2;B7;DQS
DDR2;B8;VSSQ
DDR2;B9;DQ7
DDR2;C1;VDDQ
DDR2;C2;DQ1
DDR2;C3;VDDQ
DDR2;C7;VDDQ
DDR2;C8;DQ0
DDR2;C9;VDDQ
DDR2;D1;DQ4
DDR2;D2;VSSQ
DDR2;D3;DQ3
DDR2;D7;DQ2
DDR2;D8;VSSQ
DDR2;D9;DQ5
DDR2;E1;VDDL
DDR2;E2;VREF
DDR2;E3;VSS
DDR2;E7;VSSDL
DDR2;E8;CK
DDR2;E9;VDD
DDR2;F2;CKE
DDR2;F3;nWE
DDR2;F7;nRAS
DDR2;F8;nCK
DDR2;F9;ODT
DDR2;G1;NC
DDR2;G2;BA0
DDR2;G3;BA1
DDR2;G7;nCAS
DDR2;G8;nCS
DDR2;H2;A10/AP
DDR2;H3;A1
DDR2;H7;A2
DDR2;H8;A0
DDR2;H9;VDD
DDR2;J1;VSS
DDR2;J2;A3
DDR2;J3;A5
DDR2;J7;A6
DDR2;J8;A4
DDR2;K2;A7
DDR2;K3;A9
DDR2;K7;A11
DDR2;K8;A8
DDR2;K9;VSS
DDR2;L1;VDD
DDR2;L2;A12
DDR2;L3;NC
DDR2;L7;NC
DDR2;L8;A13
24LC64-7GNN;5;WP
24LC64-7GNN;4;VCC
24LC64-7GNN;3;SDA
24LC64-7GNN;2;VSS
24LC64-7GNN;1;SCL
ARM9;C1;XIN32
ARM9;C2;GNDANA
ARM9;C3;WKUP
ARM9;C16;GNDIOM
ARM9;D1;XOUT32
ARM9;D3;GNDBU
ARM9;D4;VDDBU
ARM9;E2;TSADVREF
ARM9;E3;VDDANA
ARM9;E4;JTAGSEL
ARM9;E5;GND/TST
ARM9;E18;VDDCORE
ARM9;F3;nSHDN
ARM9;G9;GNDCORE
ARM9;G12;VDDCORE
ARM9;G13;VDDCORE
ARM9;H3;VDDIOP1
ARM9;H9;GNDCORE
ARM9;H10;GNDIOP
ARM9;H11;VDDCORE
ARM9;H12;GNDIOM
ARM9;H13;GNDIOM
ARM9;J9;GNDCORE
ARM9;J10;GNDCORE
ARM9;J11;GNDIOP
ARM9;J12;GNDIOM
ARM9;J13;GNDIOM
ARM9;K9;VDDIOP0
ARM9;K10;VDDIOP0
ARM9;K11;GNDIOM
ARM9;K12;GNDIOM
ARM9;M10;NRST
ARM9;N10;NTRST
ARM9;P10;TMS
ARM9;P11;VDDPLLA
ARM9;R10;TDI
ARM9;R11;RTCK
ARM9;R17;HHSDMA
ARM9;R18;HFSDMA
ARM9;T11;BMS
ARM9;T17;HHSDPA
ARM9;T18;HFSDPA
ARM9;U10;TCK
ARM9;U11;VDDOSC
ARM9;U12;GNDOSC
ARM9;U15;HHSDPB/DHSDP
ARM9;U16;HHSDMB/DHSDM
ARM9;U17;GNDUTMI
ARM9;U18;VDDUTMIC
ARM9;V10;TDO
ARM9;V11;XOUT
ARM9;V12;XIN
ARM9;V13;VDDPLLUTMI
ARM9;V14;VDDIOP2
ARM9;V15;HFSDPB/DFSDP
ARM9;V16;HFSDMB/DFSDM
ARM9;V17;VDDUTMII
ARM9;V18;VBG
ARM9;P6;PB12/DBGU_RXD
ARM9;R6;PB13/DBGU_TXD
ARM9;K13;VDDIOM0
ARM9;L12;VDDIOM0
ARM9;L13;VDDIOM0
ARM9;M14;VDDIOM0
ARM9;D16;VDDIOM1
ARM9;F6;VDDIOM1
ARM9;G10;VDDIOM1
ARM9;G11;VDDIOM1
ARM9;F4;PE1/LCD_MOD
ARM9;F5;PE3/LCD_VSYNC
ARM9;G3;PE6/LCD_DEN
ARM9;G5;PE2/LCD_CC
ARM9;G6;PE8/LCD_D1/D3
ARM9;G7;PE4/LCD_HSYNC
ARM9;G8;PE11/LCD_D4/D6
ARM9;H4;PE13/LCD_D6/D10
ARM9;H5;PE5/LCD_DOTCK
ARM9;H6;PE7/LCD_D0/D2
ARM9;H7;PE9/LCD_D2/D4
ARM9;H8;PE10/LCD_D3/D5
ARM9;J1;PE19/LCD_D12/D18
ARM9;J2;PE16/LCD_D9/D13
ARM9;J3;PE14/LCD_D7/D11
ARM9;J4;PE15/LCD_D8/D12
ARM9;J5;PE12/LCD_D5/D7
ARM9;J6;PE17/LCD_D10/D14
ARM9;J7;PE18/LCD_D11/D15
ARM9;J8;PE20/LCD_D13/D19
ARM9;K1;PE21/LCD_D14/D20
ARM9;K2;PE23/LCD_D16/D22
ARM9;K3;PE26/LCD_D19
ARM9;K4;PE22/LCD_D15/D21
ARM9;K5;PE24/LCD_D17/D23
ARM9;K6;PE25/LCD_D18
ARM9;K7;PE27/LCD_D20
ARM9;K8;PE28/LCD_D21
ARM9;L2;PE30/LCD_D23
ARM9;L3;PE29/LCD_D22
ARM9;L1;PA0/MCI0_CK
ARM9;L5;PA2/MCI0_DA0
ARM9;L6;PA4/MCI0_DA2
ARM9;M1;PA1/MCI0_CDA
ARM9;M2;PA5/MCI0_DA3
ARM9;N1;PA3/MCI0_DA1
ARM9;P4;PA21/TWCK0
ARM9;P5;PA23/MCI1_DA0
ARM9;R2;PA20/TWD0
ARM9;R3;PA24/MCI1_DA1
ARM9;R4;PA30/ECOL
ARM9;T1;PA22/MCI1_CDA
ARM9;T2;PA25/MCI1_DA2
ARM9;T3;PA26/MCI1_DA3
ARM9;U1;PA27/ETXER
ARM9;U2;PA29/ECRS
ARM9;U3;PA28/ERXCK
ARM9;V1;PA31/MCI1_CK
ARM9;M11;PB11/ISI_D11
ARM9;M12;PB25/ISI_D5
ARM9;M13;PB27/ISI_D7
ARM9;N11;PB9/ISI_D9
ARM9;N12;PB24/ISI_D4
ARM9;N13;PB28/ISI_PCK
ARM9;P12;PB20/ISI_D0
ARM9;P13;PB31/ISI_MCK
ARM9;R12;PB22/ISI_D2
ARM9;R13;PB29/ISI_VSYNC
ARM9;T12;PB8/ISI_D8
ARM9;T13;PB30/ISI_HSYNC
ARM9;T15;PB21/ISI_D1
ARM9;T16;PB23/ISI_D3
ARM9;U13;PB10/ISI_D10
ARM9;U14;PB26/ISI_D6
ARM9;G4;PE0/LCD_PWR/PCK0
ARM9;D2;PD20/TIOA0
ARM9;E1;PD21/TIOA1
ARM9;F1;PD22/TIOA2
ARM9;F2;PD24/PWM0
ARM9;G1;PD25/PWM1
ARM9;G2;PD23/TCLK0
ARM9;H1;PD26/PWM2
ARM9;H2;PD27
ARM9;L7;PA8/ERX2
ARM9;L8;PD2/TD0
ARM9;L9;PD13
ARM9;L10;PD29/TCLK1
ARM9;L11;PD31/TIOB1
ARM9;M3;PA6/ETX2
ARM9;M4;PA7/ETX3
ARM9;M5;PA10/ETX0
ARM9;M6;PA14/ETXEN
ARM9;M7;PB14/SPI1_MISO
ARM9;M8;PD4/RK0
ARM9;M9;PD15
ARM9;N2;PA9/ERX3
ARM9;N3;PA12/ERX0
ARM9;N4;PA15/ERXDV
ARM9;N5;PA16/ERXER
ARM9;N6;PA17/ETXCK
ARM9;N7;PB18/SPI0_NPCS1
ARM9;N8;PD6/AC97RX
ARM9;N9;PD16/RTS1
ARM9;P1;PA11/ETX1
ARM9;P2;PA13/ERX1
ARM9;P3;PA19/EMDIO
ARM9;P7;PB19/SPI0_NPCS2
ARM9;P8;PD8/AC97FS
ARM9;P9;PD28/SPI1_NPCS1
ARM9;R1;PA18/EMDCK
ARM9;R5;PB4/TXD1
ARM9;R7;PD0/TK0
ARM9;R8;PD9/AC97CK
ARM9;T4;PB0/SPI0_MISO
ARM9;T5;PB6/TXD2
ARM9;T6;PB16/SPI1_SPCK
ARM9;T7;PD1/TF0
ARM9;T8;PD11
ARM9;T10;PD30/TIOB0
ARM9;U4;PB3/SPI0_NPCS0
ARM9;U5;PB7/RXD2
ARM9;U6;PB17/SPI1_NPCS0
ARM9;U7;PD7/AC97TX
ARM9;U8;PD10
ARM9;U9;PD14
ARM9;V2;PB1/SPI0_MOSI
ARM9;V3;PB2/SPI0_SPCK
ARM9;V4;PB5/RXD1
ARM9;V5;PB15/SPI1_MOSI
ARM9;V6;PD3/RD0
ARM9;V7;PD5/RF0
ARM9;V9;PD17/CTS1
ARM9;A16;DDR_VREF
ARM9;G14;DDR_DQM0
ARM9;G15;DDR_DQS1
ARM9;G16;DDR_BA1
ARM9;G17;DDR_BA0
ARM9;G18;DDR_DQS0
ARM9;H14;DDR_CS
ARM9;H15;DDR_WE
ARM9;H16;DDR_DQM1
ARM9;H17;DDR_CAS
ARM9;H18;DDR_NCLK
ARM9;J14;DDR_A12
ARM9;J15;DDR_A13
ARM9;J16;DDR_CKE
ARM9;J17;DDR_RAS
ARM9;J18;DDR_CLK
ARM9;K14;DDR_A7
ARM9;K15;DDR_A8
ARM9;K16;DDR_A9
ARM9;K17;DDR_A11
ARM9;K18;DDR_A10
ARM9;L14;DDR_A1
ARM9;L15;DDR_A3
ARM9;L16;DDR_A4
ARM9;L17;DDR_A6
ARM9;L18;DDR_A5
ARM9;M15;DDR_D14
ARM9;M16;DDR_D15
ARM9;M17;DDR_A0
ARM9;M18;DDR_A2
ARM9;N14;DDR_D13
ARM9;N15;DDR_D8
ARM9;N16;DDR_D9
ARM9;N17;DDR_D11
ARM9;N18;DDR_D12
ARM9;P14;DDR_D7
ARM9;P15;DDR_D3
ARM9;P16;DDR_D4
ARM9;P17;DDR_D5
ARM9;P18;DDR_D10
ARM9;R14;DDR_D6
ARM9;R15;DDR_D1
ARM9;R16;DDR_D0
ARM9;T14;DDR_D2
ARM9;A9;NWR3/NBS3
ARM9;A10;NCS0
ARM9;A11;DQS0
ARM9;A12;RAS
ARM9;A13;SDCK
ARM9;A14;NSDCK
ARM9;A15;D7
ARM9;A17;D0
ARM9;A18;A14
ARM9;B9;SDA10
ARM9;B10;A17/BA1
ARM9;B11;DQM0
ARM9;B12;SDCKE
ARM9;B13;D12
ARM9;B14;D8
ARM9;B15;D4
ARM9;B16;D3
ARM9;B17;A15
ARM9;B18;A13
ARM9;C9;NWR0/NWE
ARM9;C10;A16/BA0
ARM9;C11;CAS
ARM9;C12;D15
ARM9;C13;D10
ARM9;C14;D6
ARM9;C15;D2
ARM9;C17;A18
ARM9;C18;A12
ARM9;D9;NWR1/NBS1
ARM9;D10;NAND_OE
ARM9;D11;DQM1
ARM9;D12;D14
ARM9;D13;D9
ARM9;D14;D5
ARM9;D15;D1
ARM9;D17;A11
ARM9;D18;A10
ARM9;E10;NAND_WE
ARM9;E11;DQS1
ARM9;E12;D13
ARM9;E13;D11
ARM9;E14;A4
ARM9;E15;A8
ARM9;E16;A9
ARM9;E17;A7
ARM9;F10;NCS1/SDCS
ARM9;F11;NRD
ARM9;F12;SDWE
ARM9;F13;A0/NBS0
ARM9;F14;A1/NBS2/NWR2
ARM9;F15;A3
ARM9;F16;A6
ARM9;F17;A5
ARM9;F18;A2
ARM9;A1;PC27/D27
ARM9;A2;PC28/D28
ARM9;A3;PC25/D25
ARM9;A4;PC20/D20
ARM9;A5;PC12/A25/CFRNW
ARM9;A6;PC7/A24
ARM9;A7;PC5/A22/NAND_CLE
ARM9;A8;PC0/DQM2
ARM9;B1;PC31/D31
ARM9;B2;PC29/D29
ARM9;B3;PC30/D30
ARM9;B4;PC22/D22
ARM9;B5;PC17/D17
ARM9;B6;PC10/NCS4/CFCS0/TCLK2
ARM9;B7;PC11/NCS5/CFCS1/CTS2
ARM9;B8;PC2/A19
ARM9;C4;PC26/D26
ARM9;C5;PC21/D21
ARM9;C6;PC15/NWAIT
ARM9;C7;PC9/CFCE2/RTS2
ARM9;C8;PC3/A20
ARM9;D5;PC24/D24
ARM9;D6;PC18/D18
ARM9;D7;PC13/NCS2
ARM9;D8;PC6/A23
ARM9;E6;PC23/D23
ARM9;E7;PC16/D16
ARM9;E8;PC8/CFCE1
ARM9;E9;PC1/DQM3
ARM9;F7;PC19/D19
ARM9;F8;PC14/NCS3/NAND_CS
ARM9;F9;PC4/A21/NAND_ALE
ARM9;L4;PE31/PCK1
ARM9;R9;PD18/IRQ
ARM9;T9;PD19/FIQ
ARM9;V8;PD12/PCK0
ARM9;A1;PC27
ARM9;A2;PC28
ARM9;A3;PC25
ARM9;A4;PC20
ARM9;A5;PC12
ARM9;A6;PC7
ARM9;A7;PC5
ARM9;A8;PC0
ARM9;A9;NWR3/NBS3
ARM9;A10;NCS0
ARM9;A11;DQS0
ARM9;A12;RAS
ARM9;A13;SDCK
ARM9;A14;NSDCK
ARM9;A15;D7
ARM9;A16;DDR_VREF
ARM9;A17;D0
ARM9;A18;A14
ARM9;B1;PC31
ARM9;B2;PC29
ARM9;B3;PC30
ARM9;B4;PC22
ARM9;B5;PC17
ARM9;B6;PC10
ARM9;B7;PC11
ARM9;B8;PC2
ARM9;B9;SDA10
ARM9;B10;A17/BA1
ARM9;B11;DQM0
ARM9;B12;SDCKE
ARM9;B13;D12
ARM9;B14;D8
ARM9;B15;D4
ARM9;B16;D3
ARM9;B17;A15
ARM9;B18;A13
ARM9;C1;XIN32
ARM9;C2;GNDANA
ARM9;C3;WKUP
ARM9;C4;PC26
ARM9;C5;PC21
ARM9;C6;PC15
ARM9;C7;PC9
ARM9;C8;PC3
ARM9;C9;NWR0/NWE
ARM9;C10;A16/BA0
ARM9;C11;CAS
ARM9;C12;D15
ARM9;C13;D10
ARM9;C14;D6
ARM9;C15;D2
ARM9;C16;GNDIOM
ARM9;C17;A18
ARM9;C18;A12
ARM9;D1;XOUT32
ARM9;D2;PD20
ARM9;D3;GNDBU
ARM9;D4;VDDBU
ARM9;D5;PC24
ARM9;D6;PC18
ARM9;D7;PC13
ARM9;D8;PC6
ARM9;D9;NWR1/NBS1
ARM9;D10;NANDOE
ARM9;D11;DQM1
ARM9;D12;D14
ARM9;D13;D9
ARM9;D14;D5
ARM9;D15;D1
ARM9;D16;VDDIOM1
ARM9;D17;A11
ARM9;D18;A10
ARM9;E1;PD21
ARM9;E2;TSADVREF
ARM9;E3;VDDANA
ARM9;E4;JTAGSEL
ARM9;E5;TST
ARM9;E6;PC23
ARM9;E7;PC16
ARM9;E8;PC8
ARM9;E9;PC1
ARM9;E10;NANDWE
ARM9;E11;DQS1
ARM9;E12;D13
ARM9;E13;D11
ARM9;E14;A4
ARM9;E15;A8
ARM9;E16;A9
ARM9;E17;A7
ARM9;E18;VDDCORE
ARM9;F1;PD22
ARM9;F2;PD24
ARM9;F3;SHDN
ARM9;F4;PE1
ARM9;F5;PE3
ARM9;F6;VDDIOM1
ARM9;F7;PC19
ARM9;F8;PC14
ARM9;F9;PC4
ARM9;F10;NCS1/SDCS
ARM9;F11;NRD
ARM9;F12;SDWE
ARM9;F13;A0/NBS0
ARM9;F14;A1/NBS2/NWR2
ARM9;F15;A3
ARM9;F16;A6
ARM9;F17;A5
ARM9;F18;A2
ARM9;G1;PD25
ARM9;G2;PD23
ARM9;G3;PE6
ARM9;G4;PE0
ARM9;G5;PE2
ARM9;G6;PE8
ARM9;G7;PE4
ARM9;G8;PE11
ARM9;G9;GNDCORE
ARM9;G10;VDDIOM1
ARM9;G11;VDDIOM1
ARM9;G12;VDDCORE
ARM9;G13;VDDCORE
ARM9;G14;DDR_DQM0
ARM9;G15;DDR_DQS1
ARM9;G16;DDR_BA1
ARM9;G17;DDR_BA0
ARM9;G18;DDR_DQS0
ARM9;H1;PD26
ARM9;H2;PD27
ARM9;H3;VDDIOP1
ARM9;H4;PE13
ARM9;H5;PE5
ARM9;H6;PE7
ARM9;H7;PE9
ARM9;H8;PE10
ARM9;H9;GNDCORE
ARM9;H10;GNDIOP
ARM9;H11;VDDCORE
ARM9;H12;GNDIOM
ARM9;H13;GNDIOM
ARM9;H14;DDR_CS
ARM9;H15;DDR_WE
ARM9;H16;DDR_DQM1
ARM9;H17;DDR_CAS
ARM9;H18;DDR_NCLK
ARM9;J1;PE19
ARM9;J2;PE16
ARM9;J3;PE14
ARM9;J4;PE15
ARM9;J5;PE12
ARM9;J6;PE17
ARM9;J7;PE18
ARM9;J8;PE20
ARM9;J9;GNDCORE
ARM9;J10;GNDCORE
ARM9;J11;GNDIOP
ARM9;J12;GNDIOM
ARM9;J13;GNDIOM
ARM9;J14;DDR_A12
ARM9;J15;DDR_A13
ARM9;J16;DDR_CKE
ARM9;J17;DDR_RAS
ARM9;J18;DDR_CLK
ARM9;K1;PE21
ARM9;K2;PE23
ARM9;K3;PE26
ARM9;K4;PE22
ARM9;K5;PE24
ARM9;K6;PE25
ARM9;K7;PE27
ARM9;K8;PE28
ARM9;K9;VDDIOP0
ARM9;K10;VDDIOP0
ARM9;K11;GNDIOM
ARM9;K12;GNDIOM
ARM9;K13;VDDIOM0
ARM9;K14;DDR_A7
ARM9;K15;DDR_A8
ARM9;K16;DDR_A9
ARM9;K17;DDR_A11
ARM9;K18;DDR_A10
ARM9;L1;PA0
ARM9;L2;PE30
ARM9;L3;PE29
ARM9;L4;PE31
ARM9;L5;PA2
ARM9;L6;PA4
ARM9;L7;PA8
ARM9;L8;PD2
ARM9;L9;PD13
ARM9;L10;PD29
ARM9;L11;PD31
ARM9;L12;VDDIOM0
ARM9;L13;VDDIOM0
ARM9;L14;DDR_A1
ARM9;L15;DDR_A3
ARM9;L16;DDR_A4
ARM9;L17;DDR_A6
ARM9;L18;DDR_A5
ARM9;M1;PA1
ARM9;M2;PA5
ARM9;M3;PA6
ARM9;M4;PA7
ARM9;M5;PA10
ARM9;M6;PA14
ARM9;M7;PB14
ARM9;M8;PD4
ARM9;M9;PD15
ARM9;M10;NRST
ARM9;M11;PB11
ARM9;M12;PB25
ARM9;M13;PB27
ARM9;M14;VDDIOM0
ARM9;M15;DDR_D14
ARM9;M16;DDR_D15
ARM9;M17;DDR_A0
ARM9;M18;DDR_A2
ARM9;N1;PA3
ARM9;N2;PA9
ARM9;N3;PA12
ARM9;N4;PA15
ARM9;N5;PA16
ARM9;N6;PA17
ARM9;N7;PB18
ARM9;N8;PD6
ARM9;N9;PD16
ARM9;N10;NTRST
ARM9;N11;PB9
ARM9;N12;PB24
ARM9;N13;PB28
ARM9;N14;DDR_D13
ARM9;N15;DDR_D8
ARM9;N16;DDR_D9
ARM9;N17;DDR_D11
ARM9;N18;DDR_D12
ARM9;P1;PA11
ARM9;P2;PA13
ARM9;P3;PA19
ARM9;P4;PA21
ARM9;P5;PA23
ARM9;P6;PB12
ARM9;P7;PB19
ARM9;P8;PD8
ARM9;P9;PD28
ARM9;P10;TMS
ARM9;P11;VDDPLLA
ARM9;P12;PB20
ARM9;P13;PB31
ARM9;P14;DDR_D7
ARM9;P15;DDR_D3
ARM9;P16;DDR_D4
ARM9;P17;DDR_D5
ARM9;P18;DDR_D10
ARM9;R1;PA18
ARM9;R2;PA20
ARM9;R3;PA24
ARM9;R4;PA30
ARM9;R5;PB4
ARM9;R6;PB13
ARM9;R7;PD0
ARM9;R8;PD9
ARM9;R9;PD18
ARM9;R10;TDI
ARM9;R11;RTCK
ARM9;R12;PB22
ARM9;R13;PB29
ARM9;R14;DDR_D6
ARM9;R15;DDR_D1
ARM9;R16;DDR_D0
ARM9;R17;HHSDMA
ARM9;R18;HFSDMA
ARM9;T1;PA22
ARM9;T2;PA25
ARM9;T3;PA26
ARM9;T4;PB0
ARM9;T5;PB6
ARM9;T6;PB16
ARM9;T7;PD1
ARM9;T8;PD11
ARM9;T9;PD19
ARM9;T10;PD30
ARM9;T11;BMS
ARM9;T12;PB8
ARM9;T13;PB30
ARM9;T14;DDR_D2
ARM9;T15;PB21
ARM9;T16;PB23
ARM9;T17;HHSDPA
ARM9;T18;HFSDPA
ARM9;U1;PA27
ARM9;U2;PA29
ARM9;U3;PA28
ARM9;U4;PB3
ARM9;U5;PB7
ARM9;U6;PB17
ARM9;U7;PD7
ARM9;U8;PD10
ARM9;U9;PD14
ARM9;U10;TCK
ARM9;U11;VDDOSC
ARM9;U12;GNDOSC
ARM9;U13;PB10
ARM9;U14;PB26
ARM9;U15;HHSDPB/DHSDP
ARM9;U16;HHSDMB/DHSDM
ARM9;U17;GNDUTMI
ARM9;U18;VDDUTMIC
ARM9;V1;PA31
ARM9;V2;PB1
ARM9;V3;PB2
ARM9;V4;PB5
ARM9;V5;PB15
ARM9;V6;PD3
ARM9;V7;PD5
ARM9;V8;PD12
ARM9;V9;PD17
ARM9;V10;TDO
ARM9;V11;XOUT
ARM9;V12;XIN
ARM9;V13;VDDPLLUTMI
ARM9;V14;VDDIOP2
ARM9;V15;HFSDPB/DFSDP
ARM9;V16;HFSDMB/DFSDM
ARM9;V17;VDDUTMI
ARM9;V18;VBG
SI1563EDH;1;1
SI1563EDH;2;2
SI1563EDH;3;3
SI1563EDH;4;4
SI1563EDH;5;5
SI1563EDH;6;6
TI;1;OUTPUT
TI;2;INPUT
TI;3;BOOST
TI;4;GND
TI;6;FB
TI;7;nOFF
TI;1;OUTPUT
TI;2;INPUT
TI;3;BOOST
TI;4;GND
TI;6;FB
TI;7;nOFF
TI;5;SW
TI;4;FB
TI;3;EN
TI;2;GND
TI;1;VIN
TPS650240RHBT;1;VDCDC3
TPS650240RHBT;2;PGND3
TPS650240RHBT;3;L3
TPS650240RHBT;4;VINDCDC3
TPS650240RHBT;5;VINDCDC1
TPS650240RHBT;6;L1
TPS650240RHBT;7;PGND1
TPS650240RHBT;8;VDCDC1
TPS650240RHBT;9;DEFDCDC1
TPS650240RHBT;10;FB_LDO2
TPS650240RHBT;11;FB_LDO1
TPS650240RHBT;12;VDD_ALIVE
TPS650240RHBT;13;AGND2
TPS650240RHBT;14;VLDO2
TPS650240RHBT;15;VINLDO
TPS650240RHBT;16;VLDO1
TPS650240RHBT;17;EN_LDO
TPS650240RHBT;18;EN_DCDC3
TPS650240RHBT;19;EN_DCDC2
TPS650240RHBT;20;EN_DCDC1
TPS650240RHBT;21;PWRFAILn
TPS650240RHBT;22;DEFDCDC2
TPS650240RHBT;23;MODE
TPS650240RHBT;24;EN_VDD_ALIVE
TPS650240RHBT;25;VDCDC2
TPS650240RHBT;26;PGND2
TPS650240RHBT;27;L2
TPS650240RHBT;28;VINDCDC2
TPS650240RHBT;29;VCC
TPS650240RHBT;30;PWRFAIL_SNS
TPS650240RHBT;31;AGND1
TPS650240RHBT;32;DEFDCDC3
TPS650240RHBT;P;AGND
Cowin;1;OUTPUT
Cowin;2;INPUT
Cowin;3;BOOST
Cowin;4;GND
Cowin;6;FB
Cowin;7;nOFF
Cowin;1;OUTPUT
Cowin;2;INPUT
Cowin;3;BOOST
Cowin;4;GND
Cowin;6;FB
Cowin;7;nOFF
Cowin;1;1
Cowin;2;2
Cowin;3;3
Cowin;4;4
Cowin;5;5
Cowin;6;6
Cowin;7;7
Cowin;8;8
Cowin;9;9
Cowin;10;10
Cowin;11;11
Cowin;12;12
Cowin;13;13
Cowin;14;14
Cowin;15;15
Cowin;16;16
Cowin;17;17
Cowin;18;18
Cowin;19;19
Cowin;20;20
Cowin;21;21
Cowin;22;22
Cowin;23;23
Cowin;24;24
Cowin;25;25
Cowin;26;26
Cowin;27;27
Cowin;28;28
Cowin;29;29
Cowin;30;30
Cowin;31;31
Cowin;32;32
Cowin;33;33
Cowin;34;34
Cowin;35;35
Cowin;36;36
Cowin;37;37
Cowin;38;38
Cowin;39;39
Cowin;40;40
Cowin;41;41
Cowin;42;42
Cowin;43;43
Cowin;44;44
Cowin;45;45
Cowin;46;46
Cowin;47;47
Cowin;48;48
Cowin;49;49
Cowin;50;50
Cowin;51;51
Cowin;52;52
Cowin;53;53
Cowin;54;54
Cowin;55;55
Cowin;56;56
Cowin;57;57
Cowin;58;58
Cowin;59;59
Cowin;60;60
Cowin;61;61
Cowin;62;62
Cowin;63;63
Cowin;64;64
Cowin;65;65
Cowin;66;66
Cowin;67;67
Cowin;68;68
Cowin;69;69
Cowin;70;70
Cowin;71;71
Cowin;72;72
Cowin;73;73
Cowin;74;74
Cowin;75;75
Cowin;76;76
Cowin;77;77
Cowin;78;78
Cowin;79;79
Cowin;80;80
Cowin;81;81
Cowin;82;82
Cowin;83;83
Cowin;84;84
Cowin;85;85
Cowin;86;86
Cowin;87;87
Cowin;88;88
Cowin;89;89
Cowin;90;90
Cowin;91;91
Cowin;92;92
Cowin;93;93
Cowin;94;94
Cowin;95;95
Cowin;96;96
Cowin;97;97
Cowin;98;98
Cowin;99;99
Cowin;100;100
Cowin;101;101
Cowin;102;102
Cowin;103;103
Cowin;104;104
Cowin;105;105
Cowin;106;106
Cowin;107;107
Cowin;108;108
Cowin;109;109
Cowin;110;110
Cowin;111;111
Cowin;112;112
Cowin;113;113
Cowin;114;114
Cowin;115;115
Cowin;116;116
Cowin;117;117
Cowin;118;118
Cowin;119;119
Cowin;120;120
Cowin;121;121
Cowin;122;122
Cowin;123;123
Cowin;124;124
Cowin;125;125
Cowin;126;126
Cowin;127;127
Cowin;128;128
Cowin;129;129
Cowin;130;130
Cowin;131;131
Cowin;132;132
Cowin;133;133
Cowin;134;134
Cowin;135;135
Cowin;136;136
Cowin;137;137
Cowin;138;138
Cowin;139;139
Cowin;140;140
Cowin;141;141
Cowin;142;142
Cowin;143;143
Cowin;144;144
Cowin;145;145
Cowin;146;146
Cowin;147;147
Cowin;148;148
Cowin;149;149
Cowin;150;150
Cowin;151;151
Cowin;152;152
Cowin;153;153
Cowin;154;154
Cowin;155;155
Cowin;156;156
Cowin;157;157
Cowin;158;158
Cowin;159;159
Cowin;160;160
Cowin;161;161
Cowin;162;162
Cowin;163;163
Cowin;164;164
Cowin;165;165
Cowin;166;166
Cowin;167;167
Cowin;168;168
Cowin;169;169
Cowin;170;170
Cowin;171;171
Cowin;172;172
Cowin;173;173
Cowin;174;174
Cowin;175;175
Cowin;176;176
Cowin;177;177
Cowin;178;178
Cowin;179;179
Cowin;180;180
Cowin;181;181
Cowin;182;182
Cowin;183;183
Cowin;184;184
Cowin;185;185
Cowin;186;186
Cowin;187;187
Cowin;188;188
Cowin;189;189
Cowin;190;190
Cowin;191;191
Cowin;192;192
Cowin;193;193
Cowin;194;194
Cowin;195;195
Cowin;196;196
Cowin;197;197
Cowin;198;198
Cowin;199;199
Cowin;200;200
Cowin;201;201
Cowin;202;202
Cowin;203;203
Cowin;204;204
