Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7b972d75a2464ef7a3f3ccccee1dab01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_gral_tb_behav xil_defaultlib.reg_gral_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture ffd_arq of entity xil_defaultlib.ffd [ffd_default]
Compiling architecture reg_gral_arq of entity xil_defaultlib.reg_gral [reg_gral_default]
Compiling architecture reg_gral_tb_arq of entity xil_defaultlib.reg_gral_tb
Built simulation snapshot reg_gral_tb_behav
