IDLE 0 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 120 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 121 [(0,1)] D [] [] [] [] [] [] none
MERGE 122 [(0,1),(0,0)] D [] [124,125,126,127] [] [] [((0,0),(0,1))] [] none
DISCARD 123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 124 [(0,1),(0,0)] D [122] [] [] [] [((0,0),(0,1))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(0,1)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(0,0)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(0,1)] 0 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 128 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 129 [(1,0)] D [] [] [] [] [] [] none
MERGE 130 [(1,0),(0,0)] D [] [132,133,134,135] [] [] [((0,0),(1,0))] [] none
DISCARD 131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 132 [(1,0),(0,0)] D [130] [] [] [] [((0,0),(1,0))] [132,133,134,135] CONDITIONAL_S
Y_MEAS 133 [(1,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 134 [(0,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
DISCARD 135 [(1,0)] 0 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 136 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 137 [(0,1)] D [] [] [] [] [] [] none
MERGE 138 [(0,1),(0,0)] D [] [140,141,142,143] [] [] [((0,0),(0,1))] [] none
DISCARD 139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 140 [(0,1),(0,0)] D [138] [] [] [] [((0,0),(0,1))] [140,141,142,143] CONDITIONAL_S
Y_MEAS 141 [(0,1)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 142 [(0,0)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
DISCARD 143 [(0,1)] 0 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 144 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 145 [(1,0)] D [] [] [] [] [] [] none
MERGE 146 [(1,0),(0,0)] D [] [148,149,150,151] [] [] [((0,0),(1,0))] [] none
DISCARD 147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 148 [(1,0),(0,0)] D [146] [] [] [] [((0,0),(1,0))] [148,149,150,151] CONDITIONAL_S
Y_MEAS 149 [(1,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 150 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
DISCARD 151 [(1,0)] 0 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 152 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 153 [(0,1)] D [] [] [] [] [] [] none
MERGE 154 [(0,1),(0,0)] D [] [156,157,158,159] [] [] [((0,0),(0,1))] [] none
DISCARD 155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 156 [(0,1),(0,0)] D [154] [] [] [] [((0,0),(0,1))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(0,1)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(0,0)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(0,1)] 0 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 160 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 161 [(1,0)] D [] [] [] [] [] [] none
MERGE 162 [(1,0),(0,0)] D [] [164,165,166,167] [] [] [((0,0),(1,0))] [] none
DISCARD 163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 164 [(1,0),(0,0)] D [162] [] [] [] [((0,0),(1,0))] [164,165,166,167] CONDITIONAL_S
Y_MEAS 165 [(1,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 166 [(0,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
DISCARD 167 [(1,0)] 0 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 168 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 169 [(0,1)] D [] [] [] [] [] [] none
MERGE 170 [(0,1),(0,0)] D [] [172,173,174,175] [] [] [((0,0),(0,1))] [] none
DISCARD 171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 172 [(0,1),(0,0)] D [170] [] [] [] [((0,0),(0,1))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(0,1)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(0,0)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(0,1)] 0 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 176 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 177 [(1,0)] D [] [] [] [] [] [] none
MERGE 178 [(1,0),(0,0)] D [] [180,181,182,183] [] [] [((0,0),(1,0))] [] none
DISCARD 179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 180 [(1,0),(0,0)] D [178] [] [] [] [((0,0),(1,0))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(1,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(0,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(1,0)] 0 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 184 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 185 [(0,1)] D [] [] [] [] [] [] none
MERGE 186 [(0,1),(0,0)] D [] [188,189,190,191] [] [] [((0,0),(0,1))] [] none
DISCARD 187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 188 [(0,1),(0,0)] D [186] [] [] [] [((0,0),(0,1))] [188,189,190,191] CONDITIONAL_S
Y_MEAS 189 [(0,1)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 190 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
DISCARD 191 [(0,1)] 0 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
INJECT_T 192 [(1,0)] D [] [] [] [] [] [] none
MERGE 193 [(1,0),(0,0)] D [] [195,196,197,198] [] [] [((0,0),(1,0))] [] none
DISCARD 194 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 195 [(1,0),(0,0)] D [193] [] [] [] [((0,0),(1,0))] [195,196,197,198] CONDITIONAL_S
Y_MEAS 196 [(1,0)] HALF_D_PLUS_2 [193] [] [] [] [] [195,196,197,198] CONDITIONAL_S
IDLE 197 [(0,0)] HALF_D_PLUS_2 [193] [] [] [] [] [195,196,197,198] CONDITIONAL_S
DISCARD 198 [(1,0)] 0 [193] [] [] [] [] [195,196,197,198] CONDITIONAL_S
IDLE 199 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 200 [(0,1)] D [] [] [] [] [] [] none
MERGE 201 [(0,1),(0,0)] D [] [203,204,205,206] [] [] [((0,0),(0,1))] [] none
DISCARD 202 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 203 [(0,1),(0,0)] D [201] [] [] [] [((0,0),(0,1))] [203,204,205,206] CONDITIONAL_S
Y_MEAS 204 [(0,1)] HALF_D_PLUS_2 [201] [] [] [] [] [203,204,205,206] CONDITIONAL_S
IDLE 205 [(0,0)] HALF_D_PLUS_2 [201] [] [] [] [] [203,204,205,206] CONDITIONAL_S
DISCARD 206 [(0,1)] 0 [201] [] [] [] [] [203,204,205,206] CONDITIONAL_S
IDLE 207 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 208 [(1,0)] D [] [] [] [] [] [] none
MERGE 209 [(1,0),(0,0)] D [] [211,212,213,214] [] [] [((0,0),(1,0))] [] none
DISCARD 210 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 211 [(1,0),(0,0)] D [209] [] [] [] [((0,0),(1,0))] [211,212,213,214] CONDITIONAL_S
Y_MEAS 212 [(1,0)] HALF_D_PLUS_2 [209] [] [] [] [] [211,212,213,214] CONDITIONAL_S
IDLE 213 [(0,0)] HALF_D_PLUS_2 [209] [] [] [] [] [211,212,213,214] CONDITIONAL_S
DISCARD 214 [(1,0)] 0 [209] [] [] [] [] [211,212,213,214] CONDITIONAL_S
IDLE 215 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 216 [(0,1)] D [] [] [] [] [] [] none
MERGE 217 [(0,1),(0,0)] D [] [219,220,221,222] [] [] [((0,0),(0,1))] [] none
DISCARD 218 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 219 [(0,1),(0,0)] D [217] [] [] [] [((0,0),(0,1))] [219,220,221,222] CONDITIONAL_S
Y_MEAS 220 [(0,1)] HALF_D_PLUS_2 [217] [] [] [] [] [219,220,221,222] CONDITIONAL_S
IDLE 221 [(0,0)] HALF_D_PLUS_2 [217] [] [] [] [] [219,220,221,222] CONDITIONAL_S
DISCARD 222 [(0,1)] 0 [217] [] [] [] [] [219,220,221,222] CONDITIONAL_S
IDLE 223 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 224 [(1,0)] D [] [] [] [] [] [] none
MERGE 225 [(1,0),(0,0)] D [] [227,228,229,230] [] [] [((0,0),(1,0))] [] none
DISCARD 226 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 227 [(1,0),(0,0)] D [225] [] [] [] [((0,0),(1,0))] [227,228,229,230] CONDITIONAL_S
Y_MEAS 228 [(1,0)] HALF_D_PLUS_2 [225] [] [] [] [] [227,228,229,230] CONDITIONAL_S
IDLE 229 [(0,0)] HALF_D_PLUS_2 [225] [] [] [] [] [227,228,229,230] CONDITIONAL_S
DISCARD 230 [(1,0)] 0 [225] [] [] [] [] [227,228,229,230] CONDITIONAL_S
IDLE 231 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 232 [(0,1)] D [] [] [] [] [] [] none
MERGE 233 [(0,1),(0,0)] D [] [235,236,237,238] [] [] [((0,0),(0,1))] [] none
DISCARD 234 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 235 [(0,1),(0,0)] D [233] [] [] [] [((0,0),(0,1))] [235,236,237,238] CONDITIONAL_S
Y_MEAS 236 [(0,1)] HALF_D_PLUS_2 [233] [] [] [] [] [235,236,237,238] CONDITIONAL_S
IDLE 237 [(0,0)] HALF_D_PLUS_2 [233] [] [] [] [] [235,236,237,238] CONDITIONAL_S
DISCARD 238 [(0,1)] 0 [233] [] [] [] [] [235,236,237,238] CONDITIONAL_S
IDLE 239 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 240 [(1,0)] D [] [] [] [] [] [] none
MERGE 241 [(1,0),(0,0)] D [] [243,244,245,246] [] [] [((0,0),(1,0))] [] none
DISCARD 242 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 243 [(1,0),(0,0)] D [241] [] [] [] [((0,0),(1,0))] [243,244,245,246] CONDITIONAL_S
Y_MEAS 244 [(1,0)] HALF_D_PLUS_2 [241] [] [] [] [] [243,244,245,246] CONDITIONAL_S
IDLE 245 [(0,0)] HALF_D_PLUS_2 [241] [] [] [] [] [243,244,245,246] CONDITIONAL_S
DISCARD 246 [(1,0)] 0 [241] [] [] [] [] [243,244,245,246] CONDITIONAL_S
IDLE 247 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 248 [(0,1)] D [] [] [] [] [] [] none
MERGE 249 [(0,1),(0,0)] D [] [251,252,253,254] [] [] [((0,0),(0,1))] [] none
DISCARD 250 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 251 [(0,1),(0,0)] D [249] [] [] [] [((0,0),(0,1))] [251,252,253,254] CONDITIONAL_S
Y_MEAS 252 [(0,1)] HALF_D_PLUS_2 [249] [] [] [] [] [251,252,253,254] CONDITIONAL_S
IDLE 253 [(0,0)] HALF_D_PLUS_2 [249] [] [] [] [] [251,252,253,254] CONDITIONAL_S
DISCARD 254 [(0,1)] 0 [249] [] [] [] [] [251,252,253,254] CONDITIONAL_S
IDLE 255 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 256 [(1,0)] D [] [] [] [] [] [] none
MERGE 257 [(1,0),(0,0)] D [] [259,260,261,262] [] [] [((0,0),(1,0))] [] none
DISCARD 258 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 259 [(1,0),(0,0)] D [257] [] [] [] [((0,0),(1,0))] [259,260,261,262] CONDITIONAL_S
Y_MEAS 260 [(1,0)] HALF_D_PLUS_2 [257] [] [] [] [] [259,260,261,262] CONDITIONAL_S
IDLE 261 [(0,0)] HALF_D_PLUS_2 [257] [] [] [] [] [259,260,261,262] CONDITIONAL_S
DISCARD 262 [(1,0)] 0 [257] [] [] [] [] [259,260,261,262] CONDITIONAL_S
IDLE 263 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 264 [(0,1)] D [] [] [] [] [] [] none
MERGE 265 [(0,1),(0,0)] D [] [267,268,269,270] [] [] [((0,0),(0,1))] [] none
DISCARD 266 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 267 [(0,1),(0,0)] D [265] [] [] [] [((0,0),(0,1))] [267,268,269,270] CONDITIONAL_S
Y_MEAS 268 [(0,1)] HALF_D_PLUS_2 [265] [] [] [] [] [267,268,269,270] CONDITIONAL_S
IDLE 269 [(0,0)] HALF_D_PLUS_2 [265] [] [] [] [] [267,268,269,270] CONDITIONAL_S
DISCARD 270 [(0,1)] 0 [265] [] [] [] [] [267,268,269,270] CONDITIONAL_S
IDLE 271 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 272 [(1,0)] D [] [] [] [] [] [] none
MERGE 273 [(1,0),(0,0)] D [] [275,276,277,278] [] [] [((0,0),(1,0))] [] none
DISCARD 274 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 275 [(1,0),(0,0)] D [273] [] [] [] [((0,0),(1,0))] [275,276,277,278] CONDITIONAL_S
Y_MEAS 276 [(1,0)] HALF_D_PLUS_2 [273] [] [] [] [] [275,276,277,278] CONDITIONAL_S
IDLE 277 [(0,0)] HALF_D_PLUS_2 [273] [] [] [] [] [275,276,277,278] CONDITIONAL_S
DISCARD 278 [(1,0)] 0 [273] [] [] [] [] [275,276,277,278] CONDITIONAL_S
IDLE 279 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 280 [(0,1)] D [] [] [] [] [] [] none
MERGE 281 [(0,1),(0,0)] D [] [283,284,285,286] [] [] [((0,0),(0,1))] [] none
DISCARD 282 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 283 [(0,1),(0,0)] D [281] [] [] [] [((0,0),(0,1))] [283,284,285,286] CONDITIONAL_S
Y_MEAS 284 [(0,1)] HALF_D_PLUS_2 [281] [] [] [] [] [283,284,285,286] CONDITIONAL_S
IDLE 285 [(0,0)] HALF_D_PLUS_2 [281] [] [] [] [] [283,284,285,286] CONDITIONAL_S
DISCARD 286 [(0,1)] 0 [281] [] [] [] [] [283,284,285,286] CONDITIONAL_S
IDLE 287 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 288 [(1,0)] D [] [] [] [] [] [] none
MERGE 289 [(1,0),(0,0)] D [] [291,292,293,294] [] [] [((0,0),(1,0))] [] none
DISCARD 290 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 291 [(1,0),(0,0)] D [289] [] [] [] [((0,0),(1,0))] [291,292,293,294] CONDITIONAL_S
Y_MEAS 292 [(1,0)] HALF_D_PLUS_2 [289] [] [] [] [] [291,292,293,294] CONDITIONAL_S
IDLE 293 [(0,0)] HALF_D_PLUS_2 [289] [] [] [] [] [291,292,293,294] CONDITIONAL_S
DISCARD 294 [(1,0)] 0 [289] [] [] [] [] [291,292,293,294] CONDITIONAL_S
IDLE 295 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 296 [(0,1)] D [] [] [] [] [] [] none
MERGE 297 [(0,1),(0,0)] D [] [299,300,301,302] [] [] [((0,0),(0,1))] [] none
DISCARD 298 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 299 [(0,1),(0,0)] D [297] [] [] [] [((0,0),(0,1))] [299,300,301,302] CONDITIONAL_S
Y_MEAS 300 [(0,1)] HALF_D_PLUS_2 [297] [] [] [] [] [299,300,301,302] CONDITIONAL_S
IDLE 301 [(0,0)] HALF_D_PLUS_2 [297] [] [] [] [] [299,300,301,302] CONDITIONAL_S
DISCARD 302 [(0,1)] 0 [297] [] [] [] [] [299,300,301,302] CONDITIONAL_S
IDLE 303 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 304 [(1,0)] D [] [] [] [] [] [] none
MERGE 305 [(1,0),(0,0)] D [] [307,308,309,310] [] [] [((0,0),(1,0))] [] none
DISCARD 306 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 307 [(1,0),(0,0)] D [305] [] [] [] [((0,0),(1,0))] [307,308,309,310] CONDITIONAL_S
Y_MEAS 308 [(1,0)] HALF_D_PLUS_2 [305] [] [] [] [] [307,308,309,310] CONDITIONAL_S
IDLE 309 [(0,0)] HALF_D_PLUS_2 [305] [] [] [] [] [307,308,309,310] CONDITIONAL_S
DISCARD 310 [(1,0)] 0 [305] [] [] [] [] [307,308,309,310] CONDITIONAL_S
IDLE 311 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 312 [(0,1)] D [] [] [] [] [] [] none
MERGE 313 [(0,1),(0,0)] D [] [315,316,317,318] [] [] [((0,0),(0,1))] [] none
DISCARD 314 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 315 [(0,1),(0,0)] D [313] [] [] [] [((0,0),(0,1))] [315,316,317,318] CONDITIONAL_S
Y_MEAS 316 [(0,1)] HALF_D_PLUS_2 [313] [] [] [] [] [315,316,317,318] CONDITIONAL_S
IDLE 317 [(0,0)] HALF_D_PLUS_2 [313] [] [] [] [] [315,316,317,318] CONDITIONAL_S
DISCARD 318 [(0,1)] 0 [313] [] [] [] [] [315,316,317,318] CONDITIONAL_S
IDLE 319 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 320 [(1,0)] D [] [] [] [] [] [] none
MERGE 321 [(1,0),(0,0)] D [] [323,324,325,326] [] [] [((0,0),(1,0))] [] none
DISCARD 322 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 323 [(1,0),(0,0)] D [321] [] [] [] [((0,0),(1,0))] [323,324,325,326] CONDITIONAL_S
Y_MEAS 324 [(1,0)] HALF_D_PLUS_2 [321] [] [] [] [] [323,324,325,326] CONDITIONAL_S
IDLE 325 [(0,0)] HALF_D_PLUS_2 [321] [] [] [] [] [323,324,325,326] CONDITIONAL_S
DISCARD 326 [(1,0)] 0 [321] [] [] [] [] [323,324,325,326] CONDITIONAL_S
IDLE 327 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 328 [(0,1)] D [] [] [] [] [] [] none
MERGE 329 [(0,1),(0,0)] D [] [331,332,333,334] [] [] [((0,0),(0,1))] [] none
DISCARD 330 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 331 [(0,1),(0,0)] D [329] [] [] [] [((0,0),(0,1))] [331,332,333,334] CONDITIONAL_S
Y_MEAS 332 [(0,1)] HALF_D_PLUS_2 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
IDLE 333 [(0,0)] HALF_D_PLUS_2 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
DISCARD 334 [(0,1)] 0 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
IDLE 335 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 336 [(1,0)] D [] [] [] [] [] [] none
MERGE 337 [(1,0),(0,0)] D [] [339,340,341,342] [] [] [((0,0),(1,0))] [] none
DISCARD 338 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 339 [(1,0),(0,0)] D [337] [] [] [] [((0,0),(1,0))] [339,340,341,342] CONDITIONAL_S
Y_MEAS 340 [(1,0)] HALF_D_PLUS_2 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
IDLE 341 [(0,0)] HALF_D_PLUS_2 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
DISCARD 342 [(1,0)] 0 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
IDLE 343 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 344 [(0,1)] D [] [] [] [] [] [] none
MERGE 345 [(0,1),(0,0)] D [] [347,348,349,350] [] [] [((0,0),(0,1))] [] none
DISCARD 346 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 347 [(0,1),(0,0)] D [345] [] [] [] [((0,0),(0,1))] [347,348,349,350] CONDITIONAL_S
Y_MEAS 348 [(0,1)] HALF_D_PLUS_2 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
IDLE 349 [(0,0)] HALF_D_PLUS_2 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
DISCARD 350 [(0,1)] 0 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
IDLE 351 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 352 [(1,0)] D [] [] [] [] [] [] none
MERGE 353 [(1,0),(0,0)] D [] [355,356,357,358] [] [] [((0,0),(1,0))] [] none
DISCARD 354 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 355 [(1,0),(0,0)] D [353] [] [] [] [((0,0),(1,0))] [355,356,357,358] CONDITIONAL_S
Y_MEAS 356 [(1,0)] HALF_D_PLUS_2 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
IDLE 357 [(0,0)] HALF_D_PLUS_2 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
DISCARD 358 [(1,0)] 0 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
IDLE 359 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 360 [(0,1)] D [] [] [] [] [] [] none
MERGE 361 [(0,1),(0,0)] D [] [363,364,365,366] [] [] [((0,0),(0,1))] [] none
DISCARD 362 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 363 [(0,1),(0,0)] D [361] [] [] [] [((0,0),(0,1))] [363,364,365,366] CONDITIONAL_S
Y_MEAS 364 [(0,1)] HALF_D_PLUS_2 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
IDLE 365 [(0,0)] HALF_D_PLUS_2 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
DISCARD 366 [(0,1)] 0 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
IDLE 367 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 368 [(1,0)] D [] [] [] [] [] [] none
MERGE 369 [(1,0),(0,0)] D [] [371,372,373,374] [] [] [((0,0),(1,0))] [] none
DISCARD 370 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 371 [(1,0),(0,0)] D [369] [] [] [] [((0,0),(1,0))] [371,372,373,374] CONDITIONAL_S
Y_MEAS 372 [(1,0)] HALF_D_PLUS_2 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
IDLE 373 [(0,0)] HALF_D_PLUS_2 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
DISCARD 374 [(1,0)] 0 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
IDLE 375 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 376 [(0,1)] D [] [] [] [] [] [] none
MERGE 377 [(0,1),(0,0)] D [] [379,380,381,382] [] [] [((0,0),(0,1))] [] none
DISCARD 378 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 379 [(0,1),(0,0)] D [377] [] [] [] [((0,0),(0,1))] [379,380,381,382] CONDITIONAL_S
Y_MEAS 380 [(0,1)] HALF_D_PLUS_2 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
IDLE 381 [(0,0)] HALF_D_PLUS_2 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
DISCARD 382 [(0,1)] 0 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
IDLE 383 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 384 [(1,0)] D [] [] [] [] [] [] none
MERGE 385 [(1,0),(0,0)] D [] [387,388,389,390] [] [] [((0,0),(1,0))] [] none
DISCARD 386 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 387 [(1,0),(0,0)] D [385] [] [] [] [((0,0),(1,0))] [387,388,389,390] CONDITIONAL_S
Y_MEAS 388 [(1,0)] HALF_D_PLUS_2 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
IDLE 389 [(0,0)] HALF_D_PLUS_2 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
DISCARD 390 [(1,0)] 0 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
IDLE 391 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 392 [(0,1)] D [] [] [] [] [] [] none
MERGE 393 [(0,1),(0,0)] D [] [395,396,397,398] [] [] [((0,0),(0,1))] [] none
DISCARD 394 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 395 [(0,1),(0,0)] D [393] [] [] [] [((0,0),(0,1))] [395,396,397,398] CONDITIONAL_S
Y_MEAS 396 [(0,1)] HALF_D_PLUS_2 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
IDLE 397 [(0,0)] HALF_D_PLUS_2 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
DISCARD 398 [(0,1)] 0 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
IDLE 399 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 400 [(1,0)] D [] [] [] [] [] [] none
MERGE 401 [(1,0),(0,0)] D [] [403,404,405,406] [] [] [((0,0),(1,0))] [] none
DISCARD 402 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 403 [(1,0),(0,0)] D [401] [] [] [] [((0,0),(1,0))] [403,404,405,406] CONDITIONAL_S
Y_MEAS 404 [(1,0)] HALF_D_PLUS_2 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
IDLE 405 [(0,0)] HALF_D_PLUS_2 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
DISCARD 406 [(1,0)] 0 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
IDLE 407 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 408 [(0,1)] D [] [] [] [] [] [] none
MERGE 409 [(0,1),(0,0)] D [] [411,412,413,414] [] [] [((0,0),(0,1))] [] none
DISCARD 410 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 411 [(0,1),(0,0)] D [409] [] [] [] [((0,0),(0,1))] [411,412,413,414] CONDITIONAL_S
Y_MEAS 412 [(0,1)] HALF_D_PLUS_2 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
IDLE 413 [(0,0)] HALF_D_PLUS_2 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
DISCARD 414 [(0,1)] 0 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
IDLE 415 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 416 [(1,0)] D [] [] [] [] [] [] none
MERGE 417 [(1,0),(0,0)] D [] [419,420,421,422] [] [] [((0,0),(1,0))] [] none
DISCARD 418 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 419 [(1,0),(0,0)] D [417] [] [] [] [((0,0),(1,0))] [419,420,421,422] CONDITIONAL_S
Y_MEAS 420 [(1,0)] HALF_D_PLUS_2 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
IDLE 421 [(0,0)] HALF_D_PLUS_2 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
DISCARD 422 [(1,0)] 0 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
IDLE 423 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 424 [(0,1)] D [] [] [] [] [] [] none
MERGE 425 [(0,1),(0,0)] D [] [427,428,429,430] [] [] [((0,0),(0,1))] [] none
DISCARD 426 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 427 [(0,1),(0,0)] D [425] [] [] [] [((0,0),(0,1))] [427,428,429,430] CONDITIONAL_S
Y_MEAS 428 [(0,1)] HALF_D_PLUS_2 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
IDLE 429 [(0,0)] HALF_D_PLUS_2 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
DISCARD 430 [(0,1)] 0 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
IDLE 431 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 432 [(1,0)] D [] [] [] [] [] [] none
MERGE 433 [(1,0),(0,0)] D [] [435,436,437,438] [] [] [((0,0),(1,0))] [] none
DISCARD 434 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 435 [(1,0),(0,0)] D [433] [] [] [] [((0,0),(1,0))] [435,436,437,438] CONDITIONAL_S
Y_MEAS 436 [(1,0)] HALF_D_PLUS_2 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
IDLE 437 [(0,0)] HALF_D_PLUS_2 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
DISCARD 438 [(1,0)] 0 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
IDLE 439 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 440 [(0,1)] D [] [] [] [] [] [] none
MERGE 441 [(0,1),(0,0)] D [] [443,444,445,446] [] [] [((0,0),(0,1))] [] none
DISCARD 442 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 443 [(0,1),(0,0)] D [441] [] [] [] [((0,0),(0,1))] [443,444,445,446] CONDITIONAL_S
Y_MEAS 444 [(0,1)] HALF_D_PLUS_2 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
IDLE 445 [(0,0)] HALF_D_PLUS_2 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
DISCARD 446 [(0,1)] 0 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
IDLE 447 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 448 [(1,0)] D [] [] [] [] [] [] none
MERGE 449 [(1,0),(0,0)] D [] [451,452,453,454] [] [] [((0,0),(1,0))] [] none
DISCARD 450 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 451 [(1,0),(0,0)] D [449] [] [] [] [((0,0),(1,0))] [451,452,453,454] CONDITIONAL_S
Y_MEAS 452 [(1,0)] HALF_D_PLUS_2 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
IDLE 453 [(0,0)] HALF_D_PLUS_2 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
DISCARD 454 [(1,0)] 0 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
IDLE 455 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 456 [(0,1)] D [] [] [] [] [] [] none
MERGE 457 [(0,1),(0,0)] D [] [459,460,461,462] [] [] [((0,0),(0,1))] [] none
DISCARD 458 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 459 [(0,1),(0,0)] D [457] [] [] [] [((0,0),(0,1))] [459,460,461,462] CONDITIONAL_S
Y_MEAS 460 [(0,1)] HALF_D_PLUS_2 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
IDLE 461 [(0,0)] HALF_D_PLUS_2 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
DISCARD 462 [(0,1)] 0 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
IDLE 463 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 464 [(1,0)] D [] [] [] [] [] [] none
MERGE 465 [(1,0),(0,0)] D [] [467,468,469,470] [] [] [((0,0),(1,0))] [] none
DISCARD 466 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 467 [(1,0),(0,0)] D [465] [] [] [] [((0,0),(1,0))] [467,468,469,470] CONDITIONAL_S
Y_MEAS 468 [(1,0)] HALF_D_PLUS_2 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
IDLE 469 [(0,0)] HALF_D_PLUS_2 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
DISCARD 470 [(1,0)] 0 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
IDLE 471 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 472 [(0,1)] D [] [] [] [] [] [] none
MERGE 473 [(0,1),(0,0)] D [] [475,476,477,478] [] [] [((0,0),(0,1))] [] none
DISCARD 474 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 475 [(0,1),(0,0)] D [473] [] [] [] [((0,0),(0,1))] [475,476,477,478] CONDITIONAL_S
Y_MEAS 476 [(0,1)] HALF_D_PLUS_2 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
IDLE 477 [(0,0)] HALF_D_PLUS_2 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
DISCARD 478 [(0,1)] 0 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
IDLE 479 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 480 [(1,0)] D [] [] [] [] [] [] none
MERGE 481 [(1,0),(0,0)] D [] [483,484,485,486] [] [] [((0,0),(1,0))] [] none
DISCARD 482 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 483 [(1,0),(0,0)] D [481] [] [] [] [((0,0),(1,0))] [483,484,485,486] CONDITIONAL_S
Y_MEAS 484 [(1,0)] HALF_D_PLUS_2 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
IDLE 485 [(0,0)] HALF_D_PLUS_2 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
DISCARD 486 [(1,0)] 0 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
IDLE 487 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 488 [(0,1)] D [] [] [] [] [] [] none
MERGE 489 [(0,1),(0,0)] D [] [491,492,493,494] [] [] [((0,0),(0,1))] [] none
DISCARD 490 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 491 [(0,1),(0,0)] D [489] [] [] [] [((0,0),(0,1))] [491,492,493,494] CONDITIONAL_S
Y_MEAS 492 [(0,1)] HALF_D_PLUS_2 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
IDLE 493 [(0,0)] HALF_D_PLUS_2 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
DISCARD 494 [(0,1)] 0 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
IDLE 495 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 496 [(1,0)] D [] [] [] [] [] [] none
MERGE 497 [(1,0),(0,0)] D [] [499,500,501,502] [] [] [((0,0),(1,0))] [] none
DISCARD 498 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 499 [(1,0),(0,0)] D [497] [] [] [] [((0,0),(1,0))] [499,500,501,502] CONDITIONAL_S
Y_MEAS 500 [(1,0)] HALF_D_PLUS_2 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
IDLE 501 [(0,0)] HALF_D_PLUS_2 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
DISCARD 502 [(1,0)] 0 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
IDLE 503 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 504 [(0,1)] D [] [] [] [] [] [] none
MERGE 505 [(0,1),(0,0)] D [] [507,508,509,510] [] [] [((0,0),(0,1))] [] none
DISCARD 506 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 507 [(0,1),(0,0)] D [505] [] [] [] [((0,0),(0,1))] [507,508,509,510] CONDITIONAL_S
Y_MEAS 508 [(0,1)] HALF_D_PLUS_2 [505] [] [] [] [] [507,508,509,510] CONDITIONAL_S
IDLE 509 [(0,0)] HALF_D_PLUS_2 [505] [] [] [] [] [507,508,509,510] CONDITIONAL_S
DISCARD 510 [(0,1)] 0 [505] [] [] [] [] [507,508,509,510] CONDITIONAL_S
IDLE 511 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 512 [(1,0)] D [] [] [] [] [] [] none
MERGE 513 [(1,0),(0,0)] D [] [515,516,517,518] [] [] [((0,0),(1,0))] [] none
DISCARD 514 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 515 [(1,0),(0,0)] D [513] [] [] [] [((0,0),(1,0))] [515,516,517,518] CONDITIONAL_S
Y_MEAS 516 [(1,0)] HALF_D_PLUS_2 [513] [] [] [] [] [515,516,517,518] CONDITIONAL_S
IDLE 517 [(0,0)] HALF_D_PLUS_2 [513] [] [] [] [] [515,516,517,518] CONDITIONAL_S
DISCARD 518 [(1,0)] 0 [513] [] [] [] [] [515,516,517,518] CONDITIONAL_S
IDLE 519 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 520 [(0,1)] D [] [] [] [] [] [] none
MERGE 521 [(0,1),(0,0)] D [] [523,524,525,526] [] [] [((0,0),(0,1))] [] none
DISCARD 522 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 523 [(0,1),(0,0)] D [521] [] [] [] [((0,0),(0,1))] [523,524,525,526] CONDITIONAL_S
Y_MEAS 524 [(0,1)] HALF_D_PLUS_2 [521] [] [] [] [] [523,524,525,526] CONDITIONAL_S
IDLE 525 [(0,0)] HALF_D_PLUS_2 [521] [] [] [] [] [523,524,525,526] CONDITIONAL_S
DISCARD 526 [(0,1)] 0 [521] [] [] [] [] [523,524,525,526] CONDITIONAL_S
IDLE 527 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 528 [(1,0)] D [] [] [] [] [] [] none
MERGE 529 [(1,0),(0,0)] D [] [531,532,533,534] [] [] [((0,0),(1,0))] [] none
DISCARD 530 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 531 [(1,0),(0,0)] D [529] [] [] [] [((0,0),(1,0))] [531,532,533,534] CONDITIONAL_S
Y_MEAS 532 [(1,0)] HALF_D_PLUS_2 [529] [] [] [] [] [531,532,533,534] CONDITIONAL_S
IDLE 533 [(0,0)] HALF_D_PLUS_2 [529] [] [] [] [] [531,532,533,534] CONDITIONAL_S
DISCARD 534 [(1,0)] 0 [529] [] [] [] [] [531,532,533,534] CONDITIONAL_S
IDLE 535 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 536 [(0,1)] D [] [] [] [] [] [] none
MERGE 537 [(0,1),(0,0)] D [] [539,540,541,542] [] [] [((0,0),(0,1))] [] none
DISCARD 538 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 539 [(0,1),(0,0)] D [537] [] [] [] [((0,0),(0,1))] [539,540,541,542] CONDITIONAL_S
Y_MEAS 540 [(0,1)] HALF_D_PLUS_2 [537] [] [] [] [] [539,540,541,542] CONDITIONAL_S
IDLE 541 [(0,0)] HALF_D_PLUS_2 [537] [] [] [] [] [539,540,541,542] CONDITIONAL_S
DISCARD 542 [(0,1)] 0 [537] [] [] [] [] [539,540,541,542] CONDITIONAL_S
IDLE 543 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 544 [(1,0)] D [] [] [] [] [] [] none
MERGE 545 [(1,0),(0,0)] D [] [547,548,549,550] [] [] [((0,0),(1,0))] [] none
DISCARD 546 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 547 [(1,0),(0,0)] D [545] [] [] [] [((0,0),(1,0))] [547,548,549,550] CONDITIONAL_S
Y_MEAS 548 [(1,0)] HALF_D_PLUS_2 [545] [] [] [] [] [547,548,549,550] CONDITIONAL_S
IDLE 549 [(0,0)] HALF_D_PLUS_2 [545] [] [] [] [] [547,548,549,550] CONDITIONAL_S
DISCARD 550 [(1,0)] 0 [545] [] [] [] [] [547,548,549,550] CONDITIONAL_S
IDLE 551 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 552 [(0,1)] D [] [] [] [] [] [] none
MERGE 553 [(0,1),(0,0)] D [] [555,556,557,558] [] [] [((0,0),(0,1))] [] none
DISCARD 554 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 555 [(0,1),(0,0)] D [553] [] [] [] [((0,0),(0,1))] [555,556,557,558] CONDITIONAL_S
Y_MEAS 556 [(0,1)] HALF_D_PLUS_2 [553] [] [] [] [] [555,556,557,558] CONDITIONAL_S
IDLE 557 [(0,0)] HALF_D_PLUS_2 [553] [] [] [] [] [555,556,557,558] CONDITIONAL_S
DISCARD 558 [(0,1)] 0 [553] [] [] [] [] [555,556,557,558] CONDITIONAL_S
IDLE 559 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 560 [(1,0)] D [] [] [] [] [] [] none
MERGE 561 [(1,0),(0,0)] D [] [563,564,565,566] [] [] [((0,0),(1,0))] [] none
DISCARD 562 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 563 [(1,0),(0,0)] D [561] [] [] [] [((0,0),(1,0))] [563,564,565,566] CONDITIONAL_S
Y_MEAS 564 [(1,0)] HALF_D_PLUS_2 [561] [] [] [] [] [563,564,565,566] CONDITIONAL_S
IDLE 565 [(0,0)] HALF_D_PLUS_2 [561] [] [] [] [] [563,564,565,566] CONDITIONAL_S
DISCARD 566 [(1,0)] 0 [561] [] [] [] [] [563,564,565,566] CONDITIONAL_S
IDLE 567 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 568 [(0,1)] D [] [] [] [] [] [] none
MERGE 569 [(0,1),(0,0)] D [] [571,572,573,574] [] [] [((0,0),(0,1))] [] none
DISCARD 570 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 571 [(0,1),(0,0)] D [569] [] [] [] [((0,0),(0,1))] [571,572,573,574] CONDITIONAL_S
Y_MEAS 572 [(0,1)] HALF_D_PLUS_2 [569] [] [] [] [] [571,572,573,574] CONDITIONAL_S
IDLE 573 [(0,0)] HALF_D_PLUS_2 [569] [] [] [] [] [571,572,573,574] CONDITIONAL_S
DISCARD 574 [(0,1)] 0 [569] [] [] [] [] [571,572,573,574] CONDITIONAL_S
IDLE 575 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 576 [(1,0)] D [] [] [] [] [] [] none
MERGE 577 [(1,0),(0,0)] D [] [579,580,581,582] [] [] [((0,0),(1,0))] [] none
DISCARD 578 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 579 [(1,0),(0,0)] D [577] [] [] [] [((0,0),(1,0))] [579,580,581,582] CONDITIONAL_S
Y_MEAS 580 [(1,0)] HALF_D_PLUS_2 [577] [] [] [] [] [579,580,581,582] CONDITIONAL_S
IDLE 581 [(0,0)] HALF_D_PLUS_2 [577] [] [] [] [] [579,580,581,582] CONDITIONAL_S
DISCARD 582 [(1,0)] 0 [577] [] [] [] [] [579,580,581,582] CONDITIONAL_S
IDLE 583 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 584 [(0,1)] D [] [] [] [] [] [] none
MERGE 585 [(0,1),(0,0)] D [] [587,588,589,590] [] [] [((0,0),(0,1))] [] none
DISCARD 586 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 587 [(0,1),(0,0)] D [585] [] [] [] [((0,0),(0,1))] [587,588,589,590] CONDITIONAL_S
Y_MEAS 588 [(0,1)] HALF_D_PLUS_2 [585] [] [] [] [] [587,588,589,590] CONDITIONAL_S
IDLE 589 [(0,0)] HALF_D_PLUS_2 [585] [] [] [] [] [587,588,589,590] CONDITIONAL_S
DISCARD 590 [(0,1)] 0 [585] [] [] [] [] [587,588,589,590] CONDITIONAL_S
IDLE 591 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 592 [(1,0)] D [] [] [] [] [] [] none
MERGE 593 [(1,0),(0,0)] D [] [595,596,597,598] [] [] [((0,0),(1,0))] [] none
DISCARD 594 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 595 [(1,0),(0,0)] D [593] [] [] [] [((0,0),(1,0))] [595,596,597,598] CONDITIONAL_S
Y_MEAS 596 [(1,0)] HALF_D_PLUS_2 [593] [] [] [] [] [595,596,597,598] CONDITIONAL_S
IDLE 597 [(0,0)] HALF_D_PLUS_2 [593] [] [] [] [] [595,596,597,598] CONDITIONAL_S
DISCARD 598 [(1,0)] 0 [593] [] [] [] [] [595,596,597,598] CONDITIONAL_S
IDLE 599 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 600 [(0,1)] D [] [] [] [] [] [] none
MERGE 601 [(0,1),(0,0)] D [] [603,604,605,606] [] [] [((0,0),(0,1))] [] none
DISCARD 602 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 603 [(0,1),(0,0)] D [601] [] [] [] [((0,0),(0,1))] [603,604,605,606] CONDITIONAL_S
Y_MEAS 604 [(0,1)] HALF_D_PLUS_2 [601] [] [] [] [] [603,604,605,606] CONDITIONAL_S
IDLE 605 [(0,0)] HALF_D_PLUS_2 [601] [] [] [] [] [603,604,605,606] CONDITIONAL_S
DISCARD 606 [(0,1)] 0 [601] [] [] [] [] [603,604,605,606] CONDITIONAL_S
IDLE 607 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 608 [(1,0)] D [] [] [] [] [] [] none
MERGE 609 [(1,0),(0,0)] D [] [611,612,613,614] [] [] [((0,0),(1,0))] [] none
DISCARD 610 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 611 [(1,0),(0,0)] D [609] [] [] [] [((0,0),(1,0))] [611,612,613,614] CONDITIONAL_S
Y_MEAS 612 [(1,0)] HALF_D_PLUS_2 [609] [] [] [] [] [611,612,613,614] CONDITIONAL_S
IDLE 613 [(0,0)] HALF_D_PLUS_2 [609] [] [] [] [] [611,612,613,614] CONDITIONAL_S
DISCARD 614 [(1,0)] 0 [609] [] [] [] [] [611,612,613,614] CONDITIONAL_S
IDLE 615 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 616 [(0,1)] D [] [] [] [] [] [] none
MERGE 617 [(0,1),(0,0)] D [] [619,620,621,622] [] [] [((0,0),(0,1))] [] none
DISCARD 618 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 619 [(0,1),(0,0)] D [617] [] [] [] [((0,0),(0,1))] [619,620,621,622] CONDITIONAL_S
Y_MEAS 620 [(0,1)] HALF_D_PLUS_2 [617] [] [] [] [] [619,620,621,622] CONDITIONAL_S
IDLE 621 [(0,0)] HALF_D_PLUS_2 [617] [] [] [] [] [619,620,621,622] CONDITIONAL_S
DISCARD 622 [(0,1)] 0 [617] [] [] [] [] [619,620,621,622] CONDITIONAL_S
IDLE 623 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 624 [(1,0)] D [] [] [] [] [] [] none
MERGE 625 [(1,0),(0,0)] D [] [627,628,629,630] [] [] [((0,0),(1,0))] [] none
DISCARD 626 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 627 [(1,0),(0,0)] D [625] [] [] [] [((0,0),(1,0))] [627,628,629,630] CONDITIONAL_S
Y_MEAS 628 [(1,0)] HALF_D_PLUS_2 [625] [] [] [] [] [627,628,629,630] CONDITIONAL_S
IDLE 629 [(0,0)] HALF_D_PLUS_2 [625] [] [] [] [] [627,628,629,630] CONDITIONAL_S
DISCARD 630 [(1,0)] 0 [625] [] [] [] [] [627,628,629,630] CONDITIONAL_S
IDLE 631 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 632 [(0,1)] D [] [] [] [] [] [] none
MERGE 633 [(0,1),(0,0)] D [] [635,636,637,638] [] [] [((0,0),(0,1))] [] none
DISCARD 634 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 635 [(0,1),(0,0)] D [633] [] [] [] [((0,0),(0,1))] [635,636,637,638] CONDITIONAL_S
Y_MEAS 636 [(0,1)] HALF_D_PLUS_2 [633] [] [] [] [] [635,636,637,638] CONDITIONAL_S
IDLE 637 [(0,0)] HALF_D_PLUS_2 [633] [] [] [] [] [635,636,637,638] CONDITIONAL_S
DISCARD 638 [(0,1)] 0 [633] [] [] [] [] [635,636,637,638] CONDITIONAL_S
IDLE 639 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 640 [(1,0)] D [] [] [] [] [] [] none
MERGE 641 [(1,0),(0,0)] D [] [643,644,645,646] [] [] [((0,0),(1,0))] [] none
DISCARD 642 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 643 [(1,0),(0,0)] D [641] [] [] [] [((0,0),(1,0))] [643,644,645,646] CONDITIONAL_S
Y_MEAS 644 [(1,0)] HALF_D_PLUS_2 [641] [] [] [] [] [643,644,645,646] CONDITIONAL_S
IDLE 645 [(0,0)] HALF_D_PLUS_2 [641] [] [] [] [] [643,644,645,646] CONDITIONAL_S
DISCARD 646 [(1,0)] 0 [641] [] [] [] [] [643,644,645,646] CONDITIONAL_S
IDLE 647 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 648 [(0,1)] D [] [] [] [] [] [] none
MERGE 649 [(0,1),(0,0)] D [] [651,652,653,654] [] [] [((0,0),(0,1))] [] none
DISCARD 650 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 651 [(0,1),(0,0)] D [649] [] [] [] [((0,0),(0,1))] [651,652,653,654] CONDITIONAL_S
Y_MEAS 652 [(0,1)] HALF_D_PLUS_2 [649] [] [] [] [] [651,652,653,654] CONDITIONAL_S
IDLE 653 [(0,0)] HALF_D_PLUS_2 [649] [] [] [] [] [651,652,653,654] CONDITIONAL_S
DISCARD 654 [(0,1)] 0 [649] [] [] [] [] [651,652,653,654] CONDITIONAL_S
IDLE 655 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 656 [(1,0)] D [] [] [] [] [] [] none
MERGE 657 [(1,0),(0,0)] D [] [659,660,661,662] [] [] [((0,0),(1,0))] [] none
DISCARD 658 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 659 [(1,0),(0,0)] D [657] [] [] [] [((0,0),(1,0))] [659,660,661,662] CONDITIONAL_S
Y_MEAS 660 [(1,0)] HALF_D_PLUS_2 [657] [] [] [] [] [659,660,661,662] CONDITIONAL_S
IDLE 661 [(0,0)] HALF_D_PLUS_2 [657] [] [] [] [] [659,660,661,662] CONDITIONAL_S
DISCARD 662 [(1,0)] 0 [657] [] [] [] [] [659,660,661,662] CONDITIONAL_S
IDLE 663 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 664 [(0,1)] D [] [] [] [] [] [] none
MERGE 665 [(0,1),(0,0)] D [] [667,668,669,670] [] [] [((0,0),(0,1))] [] none
DISCARD 666 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 667 [(0,1),(0,0)] D [665] [] [] [] [((0,0),(0,1))] [667,668,669,670] CONDITIONAL_S
Y_MEAS 668 [(0,1)] HALF_D_PLUS_2 [665] [] [] [] [] [667,668,669,670] CONDITIONAL_S
IDLE 669 [(0,0)] HALF_D_PLUS_2 [665] [] [] [] [] [667,668,669,670] CONDITIONAL_S
DISCARD 670 [(0,1)] 0 [665] [] [] [] [] [667,668,669,670] CONDITIONAL_S
IDLE 671 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 672 [(1,0)] D [] [] [] [] [] [] none
MERGE 673 [(1,0),(0,0)] D [] [675,676,677,678] [] [] [((0,0),(1,0))] [] none
DISCARD 674 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 675 [(1,0),(0,0)] D [673] [] [] [] [((0,0),(1,0))] [675,676,677,678] CONDITIONAL_S
Y_MEAS 676 [(1,0)] HALF_D_PLUS_2 [673] [] [] [] [] [675,676,677,678] CONDITIONAL_S
IDLE 677 [(0,0)] HALF_D_PLUS_2 [673] [] [] [] [] [675,676,677,678] CONDITIONAL_S
DISCARD 678 [(1,0)] 0 [673] [] [] [] [] [675,676,677,678] CONDITIONAL_S
IDLE 679 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 680 [(0,1)] D [] [] [] [] [] [] none
MERGE 681 [(0,1),(0,0)] D [] [683,684,685,686] [] [] [((0,0),(0,1))] [] none
DISCARD 682 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 683 [(0,1),(0,0)] D [681] [] [] [] [((0,0),(0,1))] [683,684,685,686] CONDITIONAL_S
Y_MEAS 684 [(0,1)] HALF_D_PLUS_2 [681] [] [] [] [] [683,684,685,686] CONDITIONAL_S
IDLE 685 [(0,0)] HALF_D_PLUS_2 [681] [] [] [] [] [683,684,685,686] CONDITIONAL_S
DISCARD 686 [(0,1)] 0 [681] [] [] [] [] [683,684,685,686] CONDITIONAL_S
IDLE 687 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 688 [(1,0)] D [] [] [] [] [] [] none
MERGE 689 [(1,0),(0,0)] D [] [691,692,693,694] [] [] [((0,0),(1,0))] [] none
DISCARD 690 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 691 [(1,0),(0,0)] D [689] [] [] [] [((0,0),(1,0))] [691,692,693,694] CONDITIONAL_S
Y_MEAS 692 [(1,0)] HALF_D_PLUS_2 [689] [] [] [] [] [691,692,693,694] CONDITIONAL_S
IDLE 693 [(0,0)] HALF_D_PLUS_2 [689] [] [] [] [] [691,692,693,694] CONDITIONAL_S
DISCARD 694 [(1,0)] 0 [689] [] [] [] [] [691,692,693,694] CONDITIONAL_S
IDLE 695 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 696 [(0,1)] D [] [] [] [] [] [] none
MERGE 697 [(0,1),(0,0)] D [] [699,700,701,702] [] [] [((0,0),(0,1))] [] none
DISCARD 698 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 699 [(0,1),(0,0)] D [697] [] [] [] [((0,0),(0,1))] [699,700,701,702] CONDITIONAL_S
Y_MEAS 700 [(0,1)] HALF_D_PLUS_2 [697] [] [] [] [] [699,700,701,702] CONDITIONAL_S
IDLE 701 [(0,0)] HALF_D_PLUS_2 [697] [] [] [] [] [699,700,701,702] CONDITIONAL_S
DISCARD 702 [(0,1)] 0 [697] [] [] [] [] [699,700,701,702] CONDITIONAL_S
IDLE 703 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 704 [(1,0)] D [] [] [] [] [] [] none
MERGE 705 [(1,0),(0,0)] D [] [707,708,709,710] [] [] [((0,0),(1,0))] [] none
DISCARD 706 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 707 [(1,0),(0,0)] D [705] [] [] [] [((0,0),(1,0))] [707,708,709,710] CONDITIONAL_S
Y_MEAS 708 [(1,0)] HALF_D_PLUS_2 [705] [] [] [] [] [707,708,709,710] CONDITIONAL_S
IDLE 709 [(0,0)] HALF_D_PLUS_2 [705] [] [] [] [] [707,708,709,710] CONDITIONAL_S
DISCARD 710 [(1,0)] 0 [705] [] [] [] [] [707,708,709,710] CONDITIONAL_S
IDLE 711 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 712 [(0,1)] D [] [] [] [] [] [] none
MERGE 713 [(0,1),(0,0)] D [] [715,716,717,718] [] [] [((0,0),(0,1))] [] none
DISCARD 714 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 715 [(0,1),(0,0)] D [713] [] [] [] [((0,0),(0,1))] [715,716,717,718] CONDITIONAL_S
Y_MEAS 716 [(0,1)] HALF_D_PLUS_2 [713] [] [] [] [] [715,716,717,718] CONDITIONAL_S
IDLE 717 [(0,0)] HALF_D_PLUS_2 [713] [] [] [] [] [715,716,717,718] CONDITIONAL_S
DISCARD 718 [(0,1)] 0 [713] [] [] [] [] [715,716,717,718] CONDITIONAL_S
IDLE 719 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 720 [(1,0)] D [] [] [] [] [] [] none
MERGE 721 [(1,0),(0,0)] D [] [723,724,725,726] [] [] [((0,0),(1,0))] [] none
DISCARD 722 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 723 [(1,0),(0,0)] D [721] [] [] [] [((0,0),(1,0))] [723,724,725,726] CONDITIONAL_S
Y_MEAS 724 [(1,0)] HALF_D_PLUS_2 [721] [] [] [] [] [723,724,725,726] CONDITIONAL_S
IDLE 725 [(0,0)] HALF_D_PLUS_2 [721] [] [] [] [] [723,724,725,726] CONDITIONAL_S
DISCARD 726 [(1,0)] 0 [721] [] [] [] [] [723,724,725,726] CONDITIONAL_S
IDLE 727 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 728 [(0,1)] D [] [] [] [] [] [] none
MERGE 729 [(0,1),(0,0)] D [] [731,732,733,734] [] [] [((0,0),(0,1))] [] none
DISCARD 730 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 731 [(0,1),(0,0)] D [729] [] [] [] [((0,0),(0,1))] [731,732,733,734] CONDITIONAL_S
Y_MEAS 732 [(0,1)] HALF_D_PLUS_2 [729] [] [] [] [] [731,732,733,734] CONDITIONAL_S
IDLE 733 [(0,0)] HALF_D_PLUS_2 [729] [] [] [] [] [731,732,733,734] CONDITIONAL_S
DISCARD 734 [(0,1)] 0 [729] [] [] [] [] [731,732,733,734] CONDITIONAL_S
IDLE 735 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 736 [(1,0)] D [] [] [] [] [] [] none
MERGE 737 [(1,0),(0,0)] D [] [739,740,741,742] [] [] [((0,0),(1,0))] [] none
DISCARD 738 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 739 [(1,0),(0,0)] D [737] [] [] [] [((0,0),(1,0))] [739,740,741,742] CONDITIONAL_S
Y_MEAS 740 [(1,0)] HALF_D_PLUS_2 [737] [] [] [] [] [739,740,741,742] CONDITIONAL_S
IDLE 741 [(0,0)] HALF_D_PLUS_2 [737] [] [] [] [] [739,740,741,742] CONDITIONAL_S
DISCARD 742 [(1,0)] 0 [737] [] [] [] [] [739,740,741,742] CONDITIONAL_S
IDLE 743 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 744 [(0,1)] D [] [] [] [] [] [] none
MERGE 745 [(0,1),(0,0)] D [] [747,748,749,750] [] [] [((0,0),(0,1))] [] none
DISCARD 746 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 747 [(0,1),(0,0)] D [745] [] [] [] [((0,0),(0,1))] [747,748,749,750] CONDITIONAL_S
Y_MEAS 748 [(0,1)] HALF_D_PLUS_2 [745] [] [] [] [] [747,748,749,750] CONDITIONAL_S
IDLE 749 [(0,0)] HALF_D_PLUS_2 [745] [] [] [] [] [747,748,749,750] CONDITIONAL_S
DISCARD 750 [(0,1)] 0 [745] [] [] [] [] [747,748,749,750] CONDITIONAL_S
IDLE 751 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 752 [(1,0)] D [] [] [] [] [] [] none
MERGE 753 [(1,0),(0,0)] D [] [755,756,757,758] [] [] [((0,0),(1,0))] [] none
DISCARD 754 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 755 [(1,0),(0,0)] D [753] [] [] [] [((0,0),(1,0))] [755,756,757,758] CONDITIONAL_S
Y_MEAS 756 [(1,0)] HALF_D_PLUS_2 [753] [] [] [] [] [755,756,757,758] CONDITIONAL_S
IDLE 757 [(0,0)] HALF_D_PLUS_2 [753] [] [] [] [] [755,756,757,758] CONDITIONAL_S
DISCARD 758 [(1,0)] 0 [753] [] [] [] [] [755,756,757,758] CONDITIONAL_S
IDLE 759 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 760 [(0,1)] D [] [] [] [] [] [] none
MERGE 761 [(0,1),(0,0)] D [] [763,764,765,766] [] [] [((0,0),(0,1))] [] none
DISCARD 762 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 763 [(0,1),(0,0)] D [761] [] [] [] [((0,0),(0,1))] [763,764,765,766] CONDITIONAL_S
Y_MEAS 764 [(0,1)] HALF_D_PLUS_2 [761] [] [] [] [] [763,764,765,766] CONDITIONAL_S
IDLE 765 [(0,0)] HALF_D_PLUS_2 [761] [] [] [] [] [763,764,765,766] CONDITIONAL_S
DISCARD 766 [(0,1)] 0 [761] [] [] [] [] [763,764,765,766] CONDITIONAL_S
IDLE 767 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 768 [(1,0)] D [] [] [] [] [] [] none
MERGE 769 [(1,0),(0,0)] D [] [771,772,773,774] [] [] [((0,0),(1,0))] [] none
DISCARD 770 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 771 [(1,0),(0,0)] D [769] [] [] [] [((0,0),(1,0))] [771,772,773,774] CONDITIONAL_S
Y_MEAS 772 [(1,0)] HALF_D_PLUS_2 [769] [] [] [] [] [771,772,773,774] CONDITIONAL_S
IDLE 773 [(0,0)] HALF_D_PLUS_2 [769] [] [] [] [] [771,772,773,774] CONDITIONAL_S
DISCARD 774 [(1,0)] 0 [769] [] [] [] [] [771,772,773,774] CONDITIONAL_S
IDLE 775 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 776 [(0,1)] D [] [] [] [] [] [] none
MERGE 777 [(0,1),(0,0)] D [] [779,780,781,782] [] [] [((0,0),(0,1))] [] none
DISCARD 778 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 779 [(0,1),(0,0)] D [777] [] [] [] [((0,0),(0,1))] [779,780,781,782] CONDITIONAL_S
Y_MEAS 780 [(0,1)] HALF_D_PLUS_2 [777] [] [] [] [] [779,780,781,782] CONDITIONAL_S
IDLE 781 [(0,0)] HALF_D_PLUS_2 [777] [] [] [] [] [779,780,781,782] CONDITIONAL_S
DISCARD 782 [(0,1)] 0 [777] [] [] [] [] [779,780,781,782] CONDITIONAL_S
IDLE 783 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 784 [(1,0)] D [] [] [] [] [] [] none
MERGE 785 [(1,0),(0,0)] D [] [787,788,789,790] [] [] [((0,0),(1,0))] [] none
DISCARD 786 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 787 [(1,0),(0,0)] D [785] [] [] [] [((0,0),(1,0))] [787,788,789,790] CONDITIONAL_S
Y_MEAS 788 [(1,0)] HALF_D_PLUS_2 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
IDLE 789 [(0,0)] HALF_D_PLUS_2 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
DISCARD 790 [(1,0)] 0 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
IDLE 791 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 792 [(0,1)] D [] [] [] [] [] [] none
MERGE 793 [(0,1),(0,0)] D [] [795,796,797,798] [] [] [((0,0),(0,1))] [] none
DISCARD 794 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 795 [(0,1),(0,0)] D [793] [] [] [] [((0,0),(0,1))] [795,796,797,798] CONDITIONAL_S
Y_MEAS 796 [(0,1)] HALF_D_PLUS_2 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
IDLE 797 [(0,0)] HALF_D_PLUS_2 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
DISCARD 798 [(0,1)] 0 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
IDLE 799 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 800 [(1,0)] D [] [] [] [] [] [] none
MERGE 801 [(1,0),(0,0)] D [] [803,804,805,806] [] [] [((0,0),(1,0))] [] none
DISCARD 802 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 803 [(1,0),(0,0)] D [801] [] [] [] [((0,0),(1,0))] [803,804,805,806] CONDITIONAL_S
Y_MEAS 804 [(1,0)] HALF_D_PLUS_2 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
IDLE 805 [(0,0)] HALF_D_PLUS_2 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
DISCARD 806 [(1,0)] 0 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
IDLE 807 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 808 [(0,1)] D [] [] [] [] [] [] none
MERGE 809 [(0,1),(0,0)] D [] [811,812,813,814] [] [] [((0,0),(0,1))] [] none
DISCARD 810 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 811 [(0,1),(0,0)] D [809] [] [] [] [((0,0),(0,1))] [811,812,813,814] CONDITIONAL_S
Y_MEAS 812 [(0,1)] HALF_D_PLUS_2 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
IDLE 813 [(0,0)] HALF_D_PLUS_2 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
DISCARD 814 [(0,1)] 0 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
IDLE 815 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 816 [(1,0)] D [] [] [] [] [] [] none
MERGE 817 [(1,0),(0,0)] D [] [819,820,821,822] [] [] [((0,0),(1,0))] [] none
DISCARD 818 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 819 [(1,0),(0,0)] D [817] [] [] [] [((0,0),(1,0))] [819,820,821,822] CONDITIONAL_S
Y_MEAS 820 [(1,0)] HALF_D_PLUS_2 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
IDLE 821 [(0,0)] HALF_D_PLUS_2 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
DISCARD 822 [(1,0)] 0 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
IDLE 823 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 824 [(0,1)] D [] [] [] [] [] [] none
MERGE 825 [(0,1),(0,0)] D [] [827,828,829,830] [] [] [((0,0),(0,1))] [] none
DISCARD 826 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 827 [(0,1),(0,0)] D [825] [] [] [] [((0,0),(0,1))] [827,828,829,830] CONDITIONAL_S
Y_MEAS 828 [(0,1)] HALF_D_PLUS_2 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
IDLE 829 [(0,0)] HALF_D_PLUS_2 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
DISCARD 830 [(0,1)] 0 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
IDLE 831 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 832 [(1,0)] D [] [] [] [] [] [] none
MERGE 833 [(1,0),(0,0)] D [] [835,836,837,838] [] [] [((0,0),(1,0))] [] none
DISCARD 834 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 835 [(1,0),(0,0)] D [833] [] [] [] [((0,0),(1,0))] [835,836,837,838] CONDITIONAL_S
Y_MEAS 836 [(1,0)] HALF_D_PLUS_2 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
IDLE 837 [(0,0)] HALF_D_PLUS_2 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
DISCARD 838 [(1,0)] 0 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
IDLE 839 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 840 [(0,1)] D [] [] [] [] [] [] none
MERGE 841 [(0,1),(0,0)] D [] [843,844,845,846] [] [] [((0,0),(0,1))] [] none
DISCARD 842 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 843 [(0,1),(0,0)] D [841] [] [] [] [((0,0),(0,1))] [843,844,845,846] CONDITIONAL_S
Y_MEAS 844 [(0,1)] HALF_D_PLUS_2 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
IDLE 845 [(0,0)] HALF_D_PLUS_2 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
DISCARD 846 [(0,1)] 0 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
IDLE 847 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 848 [(1,0)] D [] [] [] [] [] [] none
MERGE 849 [(1,0),(0,0)] D [] [851,852,853,854] [] [] [((0,0),(1,0))] [] none
DISCARD 850 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 851 [(1,0),(0,0)] D [849] [] [] [] [((0,0),(1,0))] [851,852,853,854] CONDITIONAL_S
Y_MEAS 852 [(1,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 853 [(0,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
DISCARD 854 [(1,0)] 0 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 855 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 856 [(0,1)] D [] [] [] [] [] [] none
MERGE 857 [(0,1),(0,0)] D [] [859,860,861,862] [] [] [((0,0),(0,1))] [] none
DISCARD 858 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 859 [(0,1),(0,0)] D [857] [] [] [] [((0,0),(0,1))] [859,860,861,862] CONDITIONAL_S
Y_MEAS 860 [(0,1)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 861 [(0,0)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
DISCARD 862 [(0,1)] 0 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 863 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 864 [(1,0)] D [] [] [] [] [] [] none
MERGE 865 [(1,0),(0,0)] D [] [867,868,869,870] [] [] [((0,0),(1,0))] [] none
DISCARD 866 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 867 [(1,0),(0,0)] D [865] [] [] [] [((0,0),(1,0))] [867,868,869,870] CONDITIONAL_S
Y_MEAS 868 [(1,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 869 [(0,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
DISCARD 870 [(1,0)] 0 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 871 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 872 [(0,1)] D [] [] [] [] [] [] none
MERGE 873 [(0,1),(0,0)] D [] [875,876,877,878] [] [] [((0,0),(0,1))] [] none
DISCARD 874 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 875 [(0,1),(0,0)] D [873] [] [] [] [((0,0),(0,1))] [875,876,877,878] CONDITIONAL_S
Y_MEAS 876 [(0,1)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 877 [(0,0)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
DISCARD 878 [(0,1)] 0 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 879 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 880 [(1,0)] D [] [] [] [] [] [] none
MERGE 881 [(1,0),(0,0)] D [] [883,884,885,886] [] [] [((0,0),(1,0))] [] none
DISCARD 882 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 883 [(1,0),(0,0)] D [881] [] [] [] [((0,0),(1,0))] [883,884,885,886] CONDITIONAL_S
Y_MEAS 884 [(1,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 885 [(0,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
DISCARD 886 [(1,0)] 0 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 887 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 888 [(0,1)] D [] [] [] [] [] [] none
MERGE 889 [(0,1),(0,0)] D [] [891,892,893,894] [] [] [((0,0),(0,1))] [] none
DISCARD 890 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 891 [(0,1),(0,0)] D [889] [] [] [] [((0,0),(0,1))] [891,892,893,894] CONDITIONAL_S
Y_MEAS 892 [(0,1)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 893 [(0,0)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
DISCARD 894 [(0,1)] 0 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 895 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 896 [(1,0)] D [] [] [] [] [] [] none
MERGE 897 [(1,0),(0,0)] D [] [899,900,901,902] [] [] [((0,0),(1,0))] [] none
DISCARD 898 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 899 [(1,0),(0,0)] D [897] [] [] [] [((0,0),(1,0))] [899,900,901,902] CONDITIONAL_S
Y_MEAS 900 [(1,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 901 [(0,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
DISCARD 902 [(1,0)] 0 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 903 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 904 [(0,1)] D [] [] [] [] [] [] none
MERGE 905 [(0,1),(0,0)] D [] [907,908,909,910] [] [] [((0,0),(0,1))] [] none
DISCARD 906 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 907 [(0,1),(0,0)] D [905] [] [] [] [((0,0),(0,1))] [907,908,909,910] CONDITIONAL_S
Y_MEAS 908 [(0,1)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 909 [(0,0)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
DISCARD 910 [(0,1)] 0 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 911 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 912 [(1,0)] D [] [] [] [] [] [] none
MERGE 913 [(1,0),(0,0)] D [] [915,916,917,918] [] [] [((0,0),(1,0))] [] none
DISCARD 914 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 915 [(1,0),(0,0)] D [913] [] [] [] [((0,0),(1,0))] [915,916,917,918] CONDITIONAL_S
Y_MEAS 916 [(1,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 917 [(0,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
DISCARD 918 [(1,0)] 0 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 919 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 920 [(0,1)] D [] [] [] [] [] [] none
MERGE 921 [(0,1),(0,0)] D [] [923,924,925,926] [] [] [((0,0),(0,1))] [] none
DISCARD 922 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 923 [(0,1),(0,0)] D [921] [] [] [] [((0,0),(0,1))] [923,924,925,926] CONDITIONAL_S
Y_MEAS 924 [(0,1)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 925 [(0,0)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
DISCARD 926 [(0,1)] 0 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 927 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 928 [(1,0)] D [] [] [] [] [] [] none
MERGE 929 [(1,0),(0,0)] D [] [931,932,933,934] [] [] [((0,0),(1,0))] [] none
DISCARD 930 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 931 [(1,0),(0,0)] D [929] [] [] [] [((0,0),(1,0))] [931,932,933,934] CONDITIONAL_S
Y_MEAS 932 [(1,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 933 [(0,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
DISCARD 934 [(1,0)] 0 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 935 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 936 [(0,1)] D [] [] [] [] [] [] none
MERGE 937 [(0,1),(0,0)] D [] [939,940,941,942] [] [] [((0,0),(0,1))] [] none
DISCARD 938 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 939 [(0,1),(0,0)] D [937] [] [] [] [((0,0),(0,1))] [939,940,941,942] CONDITIONAL_S
Y_MEAS 940 [(0,1)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 941 [(0,0)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
DISCARD 942 [(0,1)] 0 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 943 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 944 [(1,0)] D [] [] [] [] [] [] none
MERGE 945 [(1,0),(0,0)] D [] [947,948,949,950] [] [] [((0,0),(1,0))] [] none
DISCARD 946 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 947 [(1,0),(0,0)] D [945] [] [] [] [((0,0),(1,0))] [947,948,949,950] CONDITIONAL_S
Y_MEAS 948 [(1,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 949 [(0,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
DISCARD 950 [(1,0)] 0 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 951 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 952 [(0,1)] D [] [] [] [] [] [] none
MERGE 953 [(0,1),(0,0)] D [] [955,956,957,958] [] [] [((0,0),(0,1))] [] none
DISCARD 954 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 955 [(0,1),(0,0)] D [953] [] [] [] [((0,0),(0,1))] [955,956,957,958] CONDITIONAL_S
Y_MEAS 956 [(0,1)] HALF_D_PLUS_2 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
IDLE 957 [(0,0)] HALF_D_PLUS_2 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
DISCARD 958 [(0,1)] 0 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
IDLE 959 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 960 [(1,0)] D [] [] [] [] [] [] none
MERGE 961 [(1,0),(0,0)] D [] [963,964,965,966] [] [] [((0,0),(1,0))] [] none
DISCARD 962 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 963 [(1,0),(0,0)] D [961] [] [] [] [((0,0),(1,0))] [963,964,965,966] CONDITIONAL_S
Y_MEAS 964 [(1,0)] HALF_D_PLUS_2 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
IDLE 965 [(0,0)] HALF_D_PLUS_2 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
DISCARD 966 [(1,0)] 0 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
IDLE 967 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 968 [(0,1)] D [] [] [] [] [] [] none
MERGE 969 [(0,1),(0,0)] D [] [971,972,973,974] [] [] [((0,0),(0,1))] [] none
DISCARD 970 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 971 [(0,1),(0,0)] D [969] [] [] [] [((0,0),(0,1))] [971,972,973,974] CONDITIONAL_S
Y_MEAS 972 [(0,1)] HALF_D_PLUS_2 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
IDLE 973 [(0,0)] HALF_D_PLUS_2 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
DISCARD 974 [(0,1)] 0 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
IDLE 975 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 976 [(1,0)] D [] [] [] [] [] [] none
MERGE 977 [(1,0),(0,0)] D [] [979,980,981,982] [] [] [((0,0),(1,0))] [] none
DISCARD 978 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 979 [(1,0),(0,0)] D [977] [] [] [] [((0,0),(1,0))] [979,980,981,982] CONDITIONAL_S
Y_MEAS 980 [(1,0)] HALF_D_PLUS_2 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
IDLE 981 [(0,0)] HALF_D_PLUS_2 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
DISCARD 982 [(1,0)] 0 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
IDLE 983 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 984 [(0,1)] D [] [] [] [] [] [] none
MERGE 985 [(0,1),(0,0)] D [] [987,988,989,990] [] [] [((0,0),(0,1))] [] none
DISCARD 986 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 987 [(0,1),(0,0)] D [985] [] [] [] [((0,0),(0,1))] [987,988,989,990] CONDITIONAL_S
Y_MEAS 988 [(0,1)] HALF_D_PLUS_2 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
IDLE 989 [(0,0)] HALF_D_PLUS_2 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
DISCARD 990 [(0,1)] 0 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
IDLE 991 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 992 [(1,0)] D [] [] [] [] [] [] none
MERGE 993 [(1,0),(0,0)] D [] [995,996,997,998] [] [] [((0,0),(1,0))] [] none
DISCARD 994 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 995 [(1,0),(0,0)] D [993] [] [] [] [((0,0),(1,0))] [995,996,997,998] CONDITIONAL_S
Y_MEAS 996 [(1,0)] HALF_D_PLUS_2 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
IDLE 997 [(0,0)] HALF_D_PLUS_2 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
DISCARD 998 [(1,0)] 0 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
IDLE 999 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 1000 [(0,1)] D [] [] [] [] [] [] none
MERGE 1001 [(0,1),(0,0)] D [] [1003,1004,1005,1006] [] [] [((0,0),(0,1))] [] none
DISCARD 1002 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1003 [(0,1),(0,0)] D [1001] [] [] [] [((0,0),(0,1))] [1003,1004,1005,1006] CONDITIONAL_S
Y_MEAS 1004 [(0,1)] HALF_D_PLUS_2 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
IDLE 1005 [(0,0)] HALF_D_PLUS_2 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
DISCARD 1006 [(0,1)] 0 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
IDLE 1007 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 1008 [(1,0)] D [] [] [] [] [] [] none
MERGE 1009 [(1,0),(0,0)] D [] [1011,1012,1013,1014] [] [] [((0,0),(1,0))] [] none
DISCARD 1010 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1011 [(1,0),(0,0)] D [1009] [] [] [] [((0,0),(1,0))] [1011,1012,1013,1014] CONDITIONAL_S
Y_MEAS 1012 [(1,0)] HALF_D_PLUS_2 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
IDLE 1013 [(0,0)] HALF_D_PLUS_2 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
DISCARD 1014 [(1,0)] 0 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
IDLE 1015 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 1016 [(0,1)] D [] [] [] [] [] [] none
MERGE 1017 [(0,1),(0,0)] D [] [1019,1020,1021,1022] [] [] [((0,0),(0,1))] [] none
DISCARD 1018 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1019 [(0,1),(0,0)] D [1017] [] [] [] [((0,0),(0,1))] [1019,1020,1021,1022] CONDITIONAL_S
Y_MEAS 1020 [(0,1)] HALF_D_PLUS_2 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
IDLE 1021 [(0,0)] HALF_D_PLUS_2 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
DISCARD 1022 [(0,1)] 0 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
IDLE 1023 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 1024 [(1,0)] D [] [] [] [] [] [] none
MERGE 1025 [(1,0),(0,0)] D [] [1027,1028,1029,1030] [] [] [((0,0),(1,0))] [] none
DISCARD 1026 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1027 [(1,0),(0,0)] D [1025] [] [] [] [((0,0),(1,0))] [1027,1028,1029,1030] CONDITIONAL_S
Y_MEAS 1028 [(1,0)] HALF_D_PLUS_2 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
IDLE 1029 [(0,0)] HALF_D_PLUS_2 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
DISCARD 1030 [(1,0)] 0 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
IDLE 1031 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 1032 [(0,1)] D [] [] [] [] [] [] none
MERGE 1033 [(0,1),(0,0)] D [] [1035,1036,1037,1038] [] [] [((0,0),(0,1))] [] none
DISCARD 1034 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1035 [(0,1),(0,0)] D [1033] [] [] [] [((0,0),(0,1))] [1035,1036,1037,1038] CONDITIONAL_S
Y_MEAS 1036 [(0,1)] HALF_D_PLUS_2 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
IDLE 1037 [(0,0)] HALF_D_PLUS_2 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
DISCARD 1038 [(0,1)] 0 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
IDLE 1039 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 1040 [(1,0)] D [] [] [] [] [] [] none
MERGE 1041 [(1,0),(0,0)] D [] [1043,1044,1045,1046] [] [] [((0,0),(1,0))] [] none
DISCARD 1042 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1043 [(1,0),(0,0)] D [1041] [] [] [] [((0,0),(1,0))] [1043,1044,1045,1046] CONDITIONAL_S
Y_MEAS 1044 [(1,0)] HALF_D_PLUS_2 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
IDLE 1045 [(0,0)] HALF_D_PLUS_2 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
DISCARD 1046 [(1,0)] 0 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
IDLE 1047 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1048 [(0,1)] D [] [] [] [] [] [] none
MERGE 1049 [(0,1),(0,0)] D [] [1051,1052,1053,1054] [] [] [((0,0),(0,1))] [] none
DISCARD 1050 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1051 [(0,1),(0,0)] D [1049] [] [] [] [((0,0),(0,1))] [1051,1052,1053,1054] CONDITIONAL_S
Y_MEAS 1052 [(0,1)] HALF_D_PLUS_2 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
IDLE 1053 [(0,0)] HALF_D_PLUS_2 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
DISCARD 1054 [(0,1)] 0 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
IDLE 1055 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 1056 [(1,0)] D [] [] [] [] [] [] none
MERGE 1057 [(1,0),(0,0)] D [] [1059,1060,1061,1062] [] [] [((0,0),(1,0))] [] none
DISCARD 1058 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1059 [(1,0),(0,0)] D [1057] [] [] [] [((0,0),(1,0))] [1059,1060,1061,1062] CONDITIONAL_S
Y_MEAS 1060 [(1,0)] HALF_D_PLUS_2 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
IDLE 1061 [(0,0)] HALF_D_PLUS_2 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
DISCARD 1062 [(1,0)] 0 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
IDLE 1063 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 1064 [(0,1)] D [] [] [] [] [] [] none
MERGE 1065 [(0,1),(0,0)] D [] [1067,1068,1069,1070] [] [] [((0,0),(0,1))] [] none
DISCARD 1066 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1067 [(0,1),(0,0)] D [1065] [] [] [] [((0,0),(0,1))] [1067,1068,1069,1070] CONDITIONAL_S
Y_MEAS 1068 [(0,1)] HALF_D_PLUS_2 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
IDLE 1069 [(0,0)] HALF_D_PLUS_2 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
DISCARD 1070 [(0,1)] 0 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
IDLE 1071 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 1072 [(1,0)] D [] [] [] [] [] [] none
MERGE 1073 [(1,0),(0,0)] D [] [1075,1076,1077,1078] [] [] [((0,0),(1,0))] [] none
DISCARD 1074 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1075 [(1,0),(0,0)] D [1073] [] [] [] [((0,0),(1,0))] [1075,1076,1077,1078] CONDITIONAL_S
Y_MEAS 1076 [(1,0)] HALF_D_PLUS_2 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
IDLE 1077 [(0,0)] HALF_D_PLUS_2 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
DISCARD 1078 [(1,0)] 0 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
IDLE 1079 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 1080 [(0,1)] D [] [] [] [] [] [] none
MERGE 1081 [(0,1),(0,0)] D [] [1083,1084,1085,1086] [] [] [((0,0),(0,1))] [] none
DISCARD 1082 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1083 [(0,1),(0,0)] D [1081] [] [] [] [((0,0),(0,1))] [1083,1084,1085,1086] CONDITIONAL_S
Y_MEAS 1084 [(0,1)] HALF_D_PLUS_2 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
IDLE 1085 [(0,0)] HALF_D_PLUS_2 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
DISCARD 1086 [(0,1)] 0 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
IDLE 1087 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 1088 [(1,0)] D [] [] [] [] [] [] none
MERGE 1089 [(1,0),(0,0)] D [] [1091,1092,1093,1094] [] [] [((0,0),(1,0))] [] none
DISCARD 1090 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1091 [(1,0),(0,0)] D [1089] [] [] [] [((0,0),(1,0))] [1091,1092,1093,1094] CONDITIONAL_S
Y_MEAS 1092 [(1,0)] HALF_D_PLUS_2 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1093 [(0,0)] HALF_D_PLUS_2 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
DISCARD 1094 [(1,0)] 0 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1095 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1096 [(0,1)] D [] [] [] [] [] [] none
MERGE 1097 [(0,1),(0,0)] D [] [1099,1100,1101,1102] [] [] [((0,0),(0,1))] [] none
DISCARD 1098 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1099 [(0,1),(0,0)] D [1097] [] [] [] [((0,0),(0,1))] [1099,1100,1101,1102] CONDITIONAL_S
Y_MEAS 1100 [(0,1)] HALF_D_PLUS_2 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
IDLE 1101 [(0,0)] HALF_D_PLUS_2 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
DISCARD 1102 [(0,1)] 0 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
IDLE 1103 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1104 [(1,0)] D [] [] [] [] [] [] none
MERGE 1105 [(1,0),(0,0)] D [] [1107,1108,1109,1110] [] [] [((0,0),(1,0))] [] none
DISCARD 1106 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1107 [(1,0),(0,0)] D [1105] [] [] [] [((0,0),(1,0))] [1107,1108,1109,1110] CONDITIONAL_S
Y_MEAS 1108 [(1,0)] HALF_D_PLUS_2 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
IDLE 1109 [(0,0)] HALF_D_PLUS_2 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
DISCARD 1110 [(1,0)] 0 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
IDLE 1111 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 1112 [(0,1)] D [] [] [] [] [] [] none
MERGE 1113 [(0,1),(0,0)] D [] [1115,1116,1117,1118] [] [] [((0,0),(0,1))] [] none
DISCARD 1114 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1115 [(0,1),(0,0)] D [1113] [] [] [] [((0,0),(0,1))] [1115,1116,1117,1118] CONDITIONAL_S
Y_MEAS 1116 [(0,1)] HALF_D_PLUS_2 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
IDLE 1117 [(0,0)] HALF_D_PLUS_2 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
DISCARD 1118 [(0,1)] 0 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
IDLE 1119 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 1120 [(1,0)] D [] [] [] [] [] [] none
MERGE 1121 [(1,0),(0,0)] D [] [1123,1124,1125,1126] [] [] [((0,0),(1,0))] [] none
DISCARD 1122 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1123 [(1,0),(0,0)] D [1121] [] [] [] [((0,0),(1,0))] [1123,1124,1125,1126] CONDITIONAL_S
Y_MEAS 1124 [(1,0)] HALF_D_PLUS_2 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1125 [(0,0)] HALF_D_PLUS_2 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
DISCARD 1126 [(1,0)] 0 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1127 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 1128 [(0,1)] D [] [] [] [] [] [] none
MERGE 1129 [(0,1),(0,0)] D [] [1131,1132,1133,1134] [] [] [((0,0),(0,1))] [] none
DISCARD 1130 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1131 [(0,1),(0,0)] D [1129] [] [] [] [((0,0),(0,1))] [1131,1132,1133,1134] CONDITIONAL_S
Y_MEAS 1132 [(0,1)] HALF_D_PLUS_2 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1133 [(0,0)] HALF_D_PLUS_2 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
DISCARD 1134 [(0,1)] 0 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1135 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 1136 [(1,0)] D [] [] [] [] [] [] none
MERGE 1137 [(1,0),(0,0)] D [] [1139,1140,1141,1142] [] [] [((0,0),(1,0))] [] none
DISCARD 1138 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1139 [(1,0),(0,0)] D [1137] [] [] [] [((0,0),(1,0))] [1139,1140,1141,1142] CONDITIONAL_S
Y_MEAS 1140 [(1,0)] HALF_D_PLUS_2 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
IDLE 1141 [(0,0)] HALF_D_PLUS_2 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
DISCARD 1142 [(1,0)] 0 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
IDLE 1143 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 1144 [(0,1)] D [] [] [] [] [] [] none
MERGE 1145 [(0,1),(0,0)] D [] [1147,1148,1149,1150] [] [] [((0,0),(0,1))] [] none
DISCARD 1146 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1147 [(0,1),(0,0)] D [1145] [] [] [] [((0,0),(0,1))] [1147,1148,1149,1150] CONDITIONAL_S
Y_MEAS 1148 [(0,1)] HALF_D_PLUS_2 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1149 [(0,0)] HALF_D_PLUS_2 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
DISCARD 1150 [(0,1)] 0 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1151 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 1152 [(1,0)] D [] [] [] [] [] [] none
MERGE 1153 [(1,0),(0,0)] D [] [1155,1156,1157,1158] [] [] [((0,0),(1,0))] [] none
DISCARD 1154 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1155 [(1,0),(0,0)] D [1153] [] [] [] [((0,0),(1,0))] [1155,1156,1157,1158] CONDITIONAL_S
Y_MEAS 1156 [(1,0)] HALF_D_PLUS_2 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
IDLE 1157 [(0,0)] HALF_D_PLUS_2 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
DISCARD 1158 [(1,0)] 0 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
INJECT_T 1159 [(0,1)] D [] [] [] [] [] [] none
MERGE 1160 [(0,1),(0,0)] D [] [1162,1163,1164,1165] [] [] [((0,0),(0,1))] [] none
DISCARD 1161 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1162 [(0,1),(0,0)] D [1160] [] [] [] [((0,0),(0,1))] [1162,1163,1164,1165] CONDITIONAL_S
Y_MEAS 1163 [(0,1)] HALF_D_PLUS_2 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
IDLE 1164 [(0,0)] HALF_D_PLUS_2 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
DISCARD 1165 [(0,1)] 0 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
IDLE 1166 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 1167 [(1,0)] D [] [] [] [] [] [] none
MERGE 1168 [(1,0),(0,0)] D [] [1170,1171,1172,1173] [] [] [((0,0),(1,0))] [] none
DISCARD 1169 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1170 [(1,0),(0,0)] D [1168] [] [] [] [((0,0),(1,0))] [1170,1171,1172,1173] CONDITIONAL_S
Y_MEAS 1171 [(1,0)] HALF_D_PLUS_2 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
IDLE 1172 [(0,0)] HALF_D_PLUS_2 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
DISCARD 1173 [(1,0)] 0 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
IDLE 1174 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 1175 [(0,1)] D [] [] [] [] [] [] none
MERGE 1176 [(0,1),(0,0)] D [] [1178,1179,1180,1181] [] [] [((0,0),(0,1))] [] none
DISCARD 1177 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1178 [(0,1),(0,0)] D [1176] [] [] [] [((0,0),(0,1))] [1178,1179,1180,1181] CONDITIONAL_S
Y_MEAS 1179 [(0,1)] HALF_D_PLUS_2 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
IDLE 1180 [(0,0)] HALF_D_PLUS_2 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
DISCARD 1181 [(0,1)] 0 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
IDLE 1182 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 1183 [(1,0)] D [] [] [] [] [] [] none
MERGE 1184 [(1,0),(0,0)] D [] [1186,1187,1188,1189] [] [] [((0,0),(1,0))] [] none
DISCARD 1185 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1186 [(1,0),(0,0)] D [1184] [] [] [] [((0,0),(1,0))] [1186,1187,1188,1189] CONDITIONAL_S
Y_MEAS 1187 [(1,0)] HALF_D_PLUS_2 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
IDLE 1188 [(0,0)] HALF_D_PLUS_2 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
DISCARD 1189 [(1,0)] 0 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
IDLE 1190 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 1191 [(0,1)] D [] [] [] [] [] [] none
MERGE 1192 [(0,1),(0,0)] D [] [1194,1195,1196,1197] [] [] [((0,0),(0,1))] [] none
DISCARD 1193 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1194 [(0,1),(0,0)] D [1192] [] [] [] [((0,0),(0,1))] [1194,1195,1196,1197] CONDITIONAL_S
Y_MEAS 1195 [(0,1)] HALF_D_PLUS_2 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
IDLE 1196 [(0,0)] HALF_D_PLUS_2 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
DISCARD 1197 [(0,1)] 0 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
IDLE 1198 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 1199 [(1,0)] D [] [] [] [] [] [] none
MERGE 1200 [(1,0),(0,0)] D [] [1202,1203,1204,1205] [] [] [((0,0),(1,0))] [] none
DISCARD 1201 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1202 [(1,0),(0,0)] D [1200] [] [] [] [((0,0),(1,0))] [1202,1203,1204,1205] CONDITIONAL_S
Y_MEAS 1203 [(1,0)] HALF_D_PLUS_2 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
IDLE 1204 [(0,0)] HALF_D_PLUS_2 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
DISCARD 1205 [(1,0)] 0 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
IDLE 1206 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1207 [(0,1)] D [] [] [] [] [] [] none
MERGE 1208 [(0,1),(0,0)] D [] [1210,1211,1212,1213] [] [] [((0,0),(0,1))] [] none
DISCARD 1209 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1210 [(0,1),(0,0)] D [1208] [] [] [] [((0,0),(0,1))] [1210,1211,1212,1213] CONDITIONAL_S
Y_MEAS 1211 [(0,1)] HALF_D_PLUS_2 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
IDLE 1212 [(0,0)] HALF_D_PLUS_2 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
DISCARD 1213 [(0,1)] 0 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
IDLE 1214 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 1215 [(1,0)] D [] [] [] [] [] [] none
MERGE 1216 [(1,0),(0,0)] D [] [1218,1219,1220,1221] [] [] [((0,0),(1,0))] [] none
DISCARD 1217 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1218 [(1,0),(0,0)] D [1216] [] [] [] [((0,0),(1,0))] [1218,1219,1220,1221] CONDITIONAL_S
Y_MEAS 1219 [(1,0)] HALF_D_PLUS_2 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
IDLE 1220 [(0,0)] HALF_D_PLUS_2 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
DISCARD 1221 [(1,0)] 0 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
IDLE 1222 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 1223 [(0,1)] D [] [] [] [] [] [] none
MERGE 1224 [(0,1),(0,0)] D [] [1226,1227,1228,1229] [] [] [((0,0),(0,1))] [] none
DISCARD 1225 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1226 [(0,1),(0,0)] D [1224] [] [] [] [((0,0),(0,1))] [1226,1227,1228,1229] CONDITIONAL_S
Y_MEAS 1227 [(0,1)] HALF_D_PLUS_2 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
IDLE 1228 [(0,0)] HALF_D_PLUS_2 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
DISCARD 1229 [(0,1)] 0 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
IDLE 1230 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 1231 [(1,0)] D [] [] [] [] [] [] none
MERGE 1232 [(1,0),(0,0)] D [] [1234,1235,1236,1237] [] [] [((0,0),(1,0))] [] none
DISCARD 1233 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1234 [(1,0),(0,0)] D [1232] [] [] [] [((0,0),(1,0))] [1234,1235,1236,1237] CONDITIONAL_S
Y_MEAS 1235 [(1,0)] HALF_D_PLUS_2 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
IDLE 1236 [(0,0)] HALF_D_PLUS_2 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
DISCARD 1237 [(1,0)] 0 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
IDLE 1238 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 1239 [(0,1)] D [] [] [] [] [] [] none
MERGE 1240 [(0,1),(0,0)] D [] [1242,1243,1244,1245] [] [] [((0,0),(0,1))] [] none
DISCARD 1241 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1242 [(0,1),(0,0)] D [1240] [] [] [] [((0,0),(0,1))] [1242,1243,1244,1245] CONDITIONAL_S
Y_MEAS 1243 [(0,1)] HALF_D_PLUS_2 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
IDLE 1244 [(0,0)] HALF_D_PLUS_2 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
DISCARD 1245 [(0,1)] 0 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
IDLE 1246 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 1247 [(1,0)] D [] [] [] [] [] [] none
MERGE 1248 [(1,0),(0,0)] D [] [1250,1251,1252,1253] [] [] [((0,0),(1,0))] [] none
DISCARD 1249 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1250 [(1,0),(0,0)] D [1248] [] [] [] [((0,0),(1,0))] [1250,1251,1252,1253] CONDITIONAL_S
Y_MEAS 1251 [(1,0)] HALF_D_PLUS_2 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
IDLE 1252 [(0,0)] HALF_D_PLUS_2 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
DISCARD 1253 [(1,0)] 0 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
IDLE 1254 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 1255 [(0,1)] D [] [] [] [] [] [] none
MERGE 1256 [(0,1),(0,0)] D [] [1258,1259,1260,1261] [] [] [((0,0),(0,1))] [] none
DISCARD 1257 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1258 [(0,1),(0,0)] D [1256] [] [] [] [((0,0),(0,1))] [1258,1259,1260,1261] CONDITIONAL_S
Y_MEAS 1259 [(0,1)] HALF_D_PLUS_2 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
IDLE 1260 [(0,0)] HALF_D_PLUS_2 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
DISCARD 1261 [(0,1)] 0 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
IDLE 1262 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 1263 [(1,0)] D [] [] [] [] [] [] none
MERGE 1264 [(1,0),(0,0)] D [] [1266,1267,1268,1269] [] [] [((0,0),(1,0))] [] none
DISCARD 1265 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1266 [(1,0),(0,0)] D [1264] [] [] [] [((0,0),(1,0))] [1266,1267,1268,1269] CONDITIONAL_S
Y_MEAS 1267 [(1,0)] HALF_D_PLUS_2 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
IDLE 1268 [(0,0)] HALF_D_PLUS_2 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
DISCARD 1269 [(1,0)] 0 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
IDLE 1270 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 1271 [(0,1)] D [] [] [] [] [] [] none
MERGE 1272 [(0,1),(0,0)] D [] [1274,1275,1276,1277] [] [] [((0,0),(0,1))] [] none
DISCARD 1273 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1274 [(0,1),(0,0)] D [1272] [] [] [] [((0,0),(0,1))] [1274,1275,1276,1277] CONDITIONAL_S
Y_MEAS 1275 [(0,1)] HALF_D_PLUS_2 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
IDLE 1276 [(0,0)] HALF_D_PLUS_2 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
DISCARD 1277 [(0,1)] 0 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
IDLE 1278 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 1279 [(1,0)] D [] [] [] [] [] [] none
MERGE 1280 [(1,0),(0,0)] D [] [1282,1283,1284,1285] [] [] [((0,0),(1,0))] [] none
DISCARD 1281 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1282 [(1,0),(0,0)] D [1280] [] [] [] [((0,0),(1,0))] [1282,1283,1284,1285] CONDITIONAL_S
Y_MEAS 1283 [(1,0)] HALF_D_PLUS_2 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
IDLE 1284 [(0,0)] HALF_D_PLUS_2 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
DISCARD 1285 [(1,0)] 0 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
IDLE 1286 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 1287 [(0,1)] D [] [] [] [] [] [] none
MERGE 1288 [(0,1),(0,0)] D [] [1290,1291,1292,1293] [] [] [((0,0),(0,1))] [] none
DISCARD 1289 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1290 [(0,1),(0,0)] D [1288] [] [] [] [((0,0),(0,1))] [1290,1291,1292,1293] CONDITIONAL_S
Y_MEAS 1291 [(0,1)] HALF_D_PLUS_2 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
IDLE 1292 [(0,0)] HALF_D_PLUS_2 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
DISCARD 1293 [(0,1)] 0 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
IDLE 1294 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 1295 [(1,0)] D [] [] [] [] [] [] none
MERGE 1296 [(1,0),(0,0)] D [] [1298,1299,1300,1301] [] [] [((0,0),(1,0))] [] none
DISCARD 1297 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1298 [(1,0),(0,0)] D [1296] [] [] [] [((0,0),(1,0))] [1298,1299,1300,1301] CONDITIONAL_S
Y_MEAS 1299 [(1,0)] HALF_D_PLUS_2 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
IDLE 1300 [(0,0)] HALF_D_PLUS_2 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
DISCARD 1301 [(1,0)] 0 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
IDLE 1302 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 1303 [(0,1)] D [] [] [] [] [] [] none
MERGE 1304 [(0,1),(0,0)] D [] [1306,1307,1308,1309] [] [] [((0,0),(0,1))] [] none
DISCARD 1305 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1306 [(0,1),(0,0)] D [1304] [] [] [] [((0,0),(0,1))] [1306,1307,1308,1309] CONDITIONAL_S
Y_MEAS 1307 [(0,1)] HALF_D_PLUS_2 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
IDLE 1308 [(0,0)] HALF_D_PLUS_2 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
DISCARD 1309 [(0,1)] 0 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
IDLE 1310 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 1311 [(1,0)] D [] [] [] [] [] [] none
MERGE 1312 [(1,0),(0,0)] D [] [1314,1315,1316,1317] [] [] [((0,0),(1,0))] [] none
DISCARD 1313 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1314 [(1,0),(0,0)] D [1312] [] [] [] [((0,0),(1,0))] [1314,1315,1316,1317] CONDITIONAL_S
Y_MEAS 1315 [(1,0)] HALF_D_PLUS_2 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
IDLE 1316 [(0,0)] HALF_D_PLUS_2 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
DISCARD 1317 [(1,0)] 0 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
IDLE 1318 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 1319 [(0,1)] D [] [] [] [] [] [] none
MERGE 1320 [(0,1),(0,0)] D [] [1322,1323,1324,1325] [] [] [((0,0),(0,1))] [] none
DISCARD 1321 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1322 [(0,1),(0,0)] D [1320] [] [] [] [((0,0),(0,1))] [1322,1323,1324,1325] CONDITIONAL_S
Y_MEAS 1323 [(0,1)] HALF_D_PLUS_2 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
IDLE 1324 [(0,0)] HALF_D_PLUS_2 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
DISCARD 1325 [(0,1)] 0 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
IDLE 1326 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 1327 [(1,0)] D [] [] [] [] [] [] none
MERGE 1328 [(1,0),(0,0)] D [] [1330,1331,1332,1333] [] [] [((0,0),(1,0))] [] none
DISCARD 1329 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1330 [(1,0),(0,0)] D [1328] [] [] [] [((0,0),(1,0))] [1330,1331,1332,1333] CONDITIONAL_S
Y_MEAS 1331 [(1,0)] HALF_D_PLUS_2 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
IDLE 1332 [(0,0)] HALF_D_PLUS_2 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
DISCARD 1333 [(1,0)] 0 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
IDLE 1334 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 1335 [(0,1)] D [] [] [] [] [] [] none
MERGE 1336 [(0,1),(0,0)] D [] [1338,1339,1340,1341] [] [] [((0,0),(0,1))] [] none
DISCARD 1337 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1338 [(0,1),(0,0)] D [1336] [] [] [] [((0,0),(0,1))] [1338,1339,1340,1341] CONDITIONAL_S
Y_MEAS 1339 [(0,1)] HALF_D_PLUS_2 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
IDLE 1340 [(0,0)] HALF_D_PLUS_2 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
DISCARD 1341 [(0,1)] 0 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
IDLE 1342 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 1343 [(1,0)] D [] [] [] [] [] [] none
MERGE 1344 [(1,0),(0,0)] D [] [1346,1347,1348,1349] [] [] [((0,0),(1,0))] [] none
DISCARD 1345 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1346 [(1,0),(0,0)] D [1344] [] [] [] [((0,0),(1,0))] [1346,1347,1348,1349] CONDITIONAL_S
Y_MEAS 1347 [(1,0)] HALF_D_PLUS_2 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
IDLE 1348 [(0,0)] HALF_D_PLUS_2 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
DISCARD 1349 [(1,0)] 0 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
IDLE 1350 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 1351 [(0,1)] D [] [] [] [] [] [] none
MERGE 1352 [(0,1),(0,0)] D [] [1354,1355,1356,1357] [] [] [((0,0),(0,1))] [] none
DISCARD 1353 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1354 [(0,1),(0,0)] D [1352] [] [] [] [((0,0),(0,1))] [1354,1355,1356,1357] CONDITIONAL_S
Y_MEAS 1355 [(0,1)] HALF_D_PLUS_2 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
IDLE 1356 [(0,0)] HALF_D_PLUS_2 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
DISCARD 1357 [(0,1)] 0 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
IDLE 1358 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 1359 [(1,0)] D [] [] [] [] [] [] none
MERGE 1360 [(1,0),(0,0)] D [] [1362,1363,1364,1365] [] [] [((0,0),(1,0))] [] none
DISCARD 1361 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1362 [(1,0),(0,0)] D [1360] [] [] [] [((0,0),(1,0))] [1362,1363,1364,1365] CONDITIONAL_S
Y_MEAS 1363 [(1,0)] HALF_D_PLUS_2 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
IDLE 1364 [(0,0)] HALF_D_PLUS_2 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
DISCARD 1365 [(1,0)] 0 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
IDLE 1366 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 1367 [(0,1)] D [] [] [] [] [] [] none
MERGE 1368 [(0,1),(0,0)] D [] [1370,1371,1372,1373] [] [] [((0,0),(0,1))] [] none
DISCARD 1369 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1370 [(0,1),(0,0)] D [1368] [] [] [] [((0,0),(0,1))] [1370,1371,1372,1373] CONDITIONAL_S
Y_MEAS 1371 [(0,1)] HALF_D_PLUS_2 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
IDLE 1372 [(0,0)] HALF_D_PLUS_2 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
DISCARD 1373 [(0,1)] 0 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
IDLE 1374 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 1375 [(1,0)] D [] [] [] [] [] [] none
MERGE 1376 [(1,0),(0,0)] D [] [1378,1379,1380,1381] [] [] [((0,0),(1,0))] [] none
DISCARD 1377 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1378 [(1,0),(0,0)] D [1376] [] [] [] [((0,0),(1,0))] [1378,1379,1380,1381] CONDITIONAL_S
Y_MEAS 1379 [(1,0)] HALF_D_PLUS_2 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
IDLE 1380 [(0,0)] HALF_D_PLUS_2 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
DISCARD 1381 [(1,0)] 0 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
IDLE 1382 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 1383 [(0,1)] D [] [] [] [] [] [] none
MERGE 1384 [(0,1),(0,0)] D [] [1386,1387,1388,1389] [] [] [((0,0),(0,1))] [] none
DISCARD 1385 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1386 [(0,1),(0,0)] D [1384] [] [] [] [((0,0),(0,1))] [1386,1387,1388,1389] CONDITIONAL_S
Y_MEAS 1387 [(0,1)] HALF_D_PLUS_2 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
IDLE 1388 [(0,0)] HALF_D_PLUS_2 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
DISCARD 1389 [(0,1)] 0 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
IDLE 1390 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 1391 [(1,0)] D [] [] [] [] [] [] none
MERGE 1392 [(1,0),(0,0)] D [] [1394,1395,1396,1397] [] [] [((0,0),(1,0))] [] none
DISCARD 1393 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1394 [(1,0),(0,0)] D [1392] [] [] [] [((0,0),(1,0))] [1394,1395,1396,1397] CONDITIONAL_S
Y_MEAS 1395 [(1,0)] HALF_D_PLUS_2 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
IDLE 1396 [(0,0)] HALF_D_PLUS_2 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
DISCARD 1397 [(1,0)] 0 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
IDLE 1398 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 1399 [(0,1)] D [] [] [] [] [] [] none
MERGE 1400 [(0,1),(0,0)] D [] [1402,1403,1404,1405] [] [] [((0,0),(0,1))] [] none
DISCARD 1401 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1402 [(0,1),(0,0)] D [1400] [] [] [] [((0,0),(0,1))] [1402,1403,1404,1405] CONDITIONAL_S
Y_MEAS 1403 [(0,1)] HALF_D_PLUS_2 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
IDLE 1404 [(0,0)] HALF_D_PLUS_2 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
DISCARD 1405 [(0,1)] 0 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
IDLE 1406 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 1407 [(1,0)] D [] [] [] [] [] [] none
MERGE 1408 [(1,0),(0,0)] D [] [1410,1411,1412,1413] [] [] [((0,0),(1,0))] [] none
DISCARD 1409 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1410 [(1,0),(0,0)] D [1408] [] [] [] [((0,0),(1,0))] [1410,1411,1412,1413] CONDITIONAL_S
Y_MEAS 1411 [(1,0)] HALF_D_PLUS_2 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
IDLE 1412 [(0,0)] HALF_D_PLUS_2 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
DISCARD 1413 [(1,0)] 0 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
IDLE 1414 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 1415 [(0,1)] D [] [] [] [] [] [] none
MERGE 1416 [(0,1),(0,0)] D [] [1418,1419,1420,1421] [] [] [((0,0),(0,1))] [] none
DISCARD 1417 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1418 [(0,1),(0,0)] D [1416] [] [] [] [((0,0),(0,1))] [1418,1419,1420,1421] CONDITIONAL_S
Y_MEAS 1419 [(0,1)] HALF_D_PLUS_2 [1416] [] [] [] [] [1418,1419,1420,1421] CONDITIONAL_S
IDLE 1420 [(0,0)] HALF_D_PLUS_2 [1416] [] [] [] [] [1418,1419,1420,1421] CONDITIONAL_S
DISCARD 1421 [(0,1)] 0 [1416] [] [] [] [] [1418,1419,1420,1421] CONDITIONAL_S
IDLE 1422 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 1423 [(1,0)] D [] [] [] [] [] [] none
MERGE 1424 [(1,0),(0,0)] D [] [1426,1427,1428,1429] [] [] [((0,0),(1,0))] [] none
DISCARD 1425 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1426 [(1,0),(0,0)] D [1424] [] [] [] [((0,0),(1,0))] [1426,1427,1428,1429] CONDITIONAL_S
Y_MEAS 1427 [(1,0)] HALF_D_PLUS_2 [1424] [] [] [] [] [1426,1427,1428,1429] CONDITIONAL_S
IDLE 1428 [(0,0)] HALF_D_PLUS_2 [1424] [] [] [] [] [1426,1427,1428,1429] CONDITIONAL_S
DISCARD 1429 [(1,0)] 0 [1424] [] [] [] [] [1426,1427,1428,1429] CONDITIONAL_S
IDLE 1430 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 1431 [(0,1)] D [] [] [] [] [] [] none
MERGE 1432 [(0,1),(0,0)] D [] [1434,1435,1436,1437] [] [] [((0,0),(0,1))] [] none
DISCARD 1433 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1434 [(0,1),(0,0)] D [1432] [] [] [] [((0,0),(0,1))] [1434,1435,1436,1437] CONDITIONAL_S
Y_MEAS 1435 [(0,1)] HALF_D_PLUS_2 [1432] [] [] [] [] [1434,1435,1436,1437] CONDITIONAL_S
IDLE 1436 [(0,0)] HALF_D_PLUS_2 [1432] [] [] [] [] [1434,1435,1436,1437] CONDITIONAL_S
DISCARD 1437 [(0,1)] 0 [1432] [] [] [] [] [1434,1435,1436,1437] CONDITIONAL_S
IDLE 1438 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 1439 [(1,0)] D [] [] [] [] [] [] none
MERGE 1440 [(1,0),(0,0)] D [] [1442,1443,1444,1445] [] [] [((0,0),(1,0))] [] none
DISCARD 1441 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1442 [(1,0),(0,0)] D [1440] [] [] [] [((0,0),(1,0))] [1442,1443,1444,1445] CONDITIONAL_S
Y_MEAS 1443 [(1,0)] HALF_D_PLUS_2 [1440] [] [] [] [] [1442,1443,1444,1445] CONDITIONAL_S
IDLE 1444 [(0,0)] HALF_D_PLUS_2 [1440] [] [] [] [] [1442,1443,1444,1445] CONDITIONAL_S
DISCARD 1445 [(1,0)] 0 [1440] [] [] [] [] [1442,1443,1444,1445] CONDITIONAL_S
IDLE 1446 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 1447 [(0,1)] D [] [] [] [] [] [] none
MERGE 1448 [(0,1),(0,0)] D [] [1450,1451,1452,1453] [] [] [((0,0),(0,1))] [] none
DISCARD 1449 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1450 [(0,1),(0,0)] D [1448] [] [] [] [((0,0),(0,1))] [1450,1451,1452,1453] CONDITIONAL_S
Y_MEAS 1451 [(0,1)] HALF_D_PLUS_2 [1448] [] [] [] [] [1450,1451,1452,1453] CONDITIONAL_S
IDLE 1452 [(0,0)] HALF_D_PLUS_2 [1448] [] [] [] [] [1450,1451,1452,1453] CONDITIONAL_S
DISCARD 1453 [(0,1)] 0 [1448] [] [] [] [] [1450,1451,1452,1453] CONDITIONAL_S
IDLE 1454 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 1455 [(1,0)] D [] [] [] [] [] [] none
MERGE 1456 [(1,0),(0,0)] D [] [1458,1459,1460,1461] [] [] [((0,0),(1,0))] [] none
DISCARD 1457 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1458 [(1,0),(0,0)] D [1456] [] [] [] [((0,0),(1,0))] [1458,1459,1460,1461] CONDITIONAL_S
Y_MEAS 1459 [(1,0)] HALF_D_PLUS_2 [1456] [] [] [] [] [1458,1459,1460,1461] CONDITIONAL_S
IDLE 1460 [(0,0)] HALF_D_PLUS_2 [1456] [] [] [] [] [1458,1459,1460,1461] CONDITIONAL_S
DISCARD 1461 [(1,0)] 0 [1456] [] [] [] [] [1458,1459,1460,1461] CONDITIONAL_S
IDLE 1462 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 1463 [(0,1)] D [] [] [] [] [] [] none
MERGE 1464 [(0,1),(0,0)] D [] [1466,1467,1468,1469] [] [] [((0,0),(0,1))] [] none
DISCARD 1465 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1466 [(0,1),(0,0)] D [1464] [] [] [] [((0,0),(0,1))] [1466,1467,1468,1469] CONDITIONAL_S
Y_MEAS 1467 [(0,1)] HALF_D_PLUS_2 [1464] [] [] [] [] [1466,1467,1468,1469] CONDITIONAL_S
IDLE 1468 [(0,0)] HALF_D_PLUS_2 [1464] [] [] [] [] [1466,1467,1468,1469] CONDITIONAL_S
DISCARD 1469 [(0,1)] 0 [1464] [] [] [] [] [1466,1467,1468,1469] CONDITIONAL_S
IDLE 1470 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 1471 [(1,0)] D [] [] [] [] [] [] none
MERGE 1472 [(1,0),(0,0)] D [] [1474,1475,1476,1477] [] [] [((0,0),(1,0))] [] none
DISCARD 1473 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1474 [(1,0),(0,0)] D [1472] [] [] [] [((0,0),(1,0))] [1474,1475,1476,1477] CONDITIONAL_S
Y_MEAS 1475 [(1,0)] HALF_D_PLUS_2 [1472] [] [] [] [] [1474,1475,1476,1477] CONDITIONAL_S
IDLE 1476 [(0,0)] HALF_D_PLUS_2 [1472] [] [] [] [] [1474,1475,1476,1477] CONDITIONAL_S
DISCARD 1477 [(1,0)] 0 [1472] [] [] [] [] [1474,1475,1476,1477] CONDITIONAL_S
IDLE 1478 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1479 [(0,1)] D [] [] [] [] [] [] none
MERGE 1480 [(0,1),(0,0)] D [] [1482,1483,1484,1485] [] [] [((0,0),(0,1))] [] none
DISCARD 1481 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1482 [(0,1),(0,0)] D [1480] [] [] [] [((0,0),(0,1))] [1482,1483,1484,1485] CONDITIONAL_S
Y_MEAS 1483 [(0,1)] HALF_D_PLUS_2 [1480] [] [] [] [] [1482,1483,1484,1485] CONDITIONAL_S
IDLE 1484 [(0,0)] HALF_D_PLUS_2 [1480] [] [] [] [] [1482,1483,1484,1485] CONDITIONAL_S
DISCARD 1485 [(0,1)] 0 [1480] [] [] [] [] [1482,1483,1484,1485] CONDITIONAL_S
IDLE 1486 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 1487 [(1,0)] D [] [] [] [] [] [] none
MERGE 1488 [(1,0),(0,0)] D [] [1490,1491,1492,1493] [] [] [((0,0),(1,0))] [] none
DISCARD 1489 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1490 [(1,0),(0,0)] D [1488] [] [] [] [((0,0),(1,0))] [1490,1491,1492,1493] CONDITIONAL_S
Y_MEAS 1491 [(1,0)] HALF_D_PLUS_2 [1488] [] [] [] [] [1490,1491,1492,1493] CONDITIONAL_S
IDLE 1492 [(0,0)] HALF_D_PLUS_2 [1488] [] [] [] [] [1490,1491,1492,1493] CONDITIONAL_S
DISCARD 1493 [(1,0)] 0 [1488] [] [] [] [] [1490,1491,1492,1493] CONDITIONAL_S
IDLE 1494 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 1495 [(0,1)] D [] [] [] [] [] [] none
MERGE 1496 [(0,1),(0,0)] D [] [1498,1499,1500,1501] [] [] [((0,0),(0,1))] [] none
DISCARD 1497 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1498 [(0,1),(0,0)] D [1496] [] [] [] [((0,0),(0,1))] [1498,1499,1500,1501] CONDITIONAL_S
Y_MEAS 1499 [(0,1)] HALF_D_PLUS_2 [1496] [] [] [] [] [1498,1499,1500,1501] CONDITIONAL_S
IDLE 1500 [(0,0)] HALF_D_PLUS_2 [1496] [] [] [] [] [1498,1499,1500,1501] CONDITIONAL_S
DISCARD 1501 [(0,1)] 0 [1496] [] [] [] [] [1498,1499,1500,1501] CONDITIONAL_S
IDLE 1502 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 1503 [(1,0)] D [] [] [] [] [] [] none
MERGE 1504 [(1,0),(0,0)] D [] [1506,1507,1508,1509] [] [] [((0,0),(1,0))] [] none
DISCARD 1505 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1506 [(1,0),(0,0)] D [1504] [] [] [] [((0,0),(1,0))] [1506,1507,1508,1509] CONDITIONAL_S
Y_MEAS 1507 [(1,0)] HALF_D_PLUS_2 [1504] [] [] [] [] [1506,1507,1508,1509] CONDITIONAL_S
IDLE 1508 [(0,0)] HALF_D_PLUS_2 [1504] [] [] [] [] [1506,1507,1508,1509] CONDITIONAL_S
DISCARD 1509 [(1,0)] 0 [1504] [] [] [] [] [1506,1507,1508,1509] CONDITIONAL_S
IDLE 1510 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 1511 [(0,1)] D [] [] [] [] [] [] none
MERGE 1512 [(0,1),(0,0)] D [] [1514,1515,1516,1517] [] [] [((0,0),(0,1))] [] none
DISCARD 1513 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1514 [(0,1),(0,0)] D [1512] [] [] [] [((0,0),(0,1))] [1514,1515,1516,1517] CONDITIONAL_S
Y_MEAS 1515 [(0,1)] HALF_D_PLUS_2 [1512] [] [] [] [] [1514,1515,1516,1517] CONDITIONAL_S
IDLE 1516 [(0,0)] HALF_D_PLUS_2 [1512] [] [] [] [] [1514,1515,1516,1517] CONDITIONAL_S
DISCARD 1517 [(0,1)] 0 [1512] [] [] [] [] [1514,1515,1516,1517] CONDITIONAL_S
IDLE 1518 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 1519 [(1,0)] D [] [] [] [] [] [] none
MERGE 1520 [(1,0),(0,0)] D [] [1522,1523,1524,1525] [] [] [((0,0),(1,0))] [] none
DISCARD 1521 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1522 [(1,0),(0,0)] D [1520] [] [] [] [((0,0),(1,0))] [1522,1523,1524,1525] CONDITIONAL_S
Y_MEAS 1523 [(1,0)] HALF_D_PLUS_2 [1520] [] [] [] [] [1522,1523,1524,1525] CONDITIONAL_S
IDLE 1524 [(0,0)] HALF_D_PLUS_2 [1520] [] [] [] [] [1522,1523,1524,1525] CONDITIONAL_S
DISCARD 1525 [(1,0)] 0 [1520] [] [] [] [] [1522,1523,1524,1525] CONDITIONAL_S
IDLE 1526 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1527 [(0,1)] D [] [] [] [] [] [] none
MERGE 1528 [(0,1),(0,0)] D [] [1530,1531,1532,1533] [] [] [((0,0),(0,1))] [] none
DISCARD 1529 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1530 [(0,1),(0,0)] D [1528] [] [] [] [((0,0),(0,1))] [1530,1531,1532,1533] CONDITIONAL_S
Y_MEAS 1531 [(0,1)] HALF_D_PLUS_2 [1528] [] [] [] [] [1530,1531,1532,1533] CONDITIONAL_S
IDLE 1532 [(0,0)] HALF_D_PLUS_2 [1528] [] [] [] [] [1530,1531,1532,1533] CONDITIONAL_S
DISCARD 1533 [(0,1)] 0 [1528] [] [] [] [] [1530,1531,1532,1533] CONDITIONAL_S
IDLE 1534 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1535 [(1,0)] D [] [] [] [] [] [] none
MERGE 1536 [(1,0),(0,0)] D [] [1538,1539,1540,1541] [] [] [((0,0),(1,0))] [] none
DISCARD 1537 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1538 [(1,0),(0,0)] D [1536] [] [] [] [((0,0),(1,0))] [1538,1539,1540,1541] CONDITIONAL_S
Y_MEAS 1539 [(1,0)] HALF_D_PLUS_2 [1536] [] [] [] [] [1538,1539,1540,1541] CONDITIONAL_S
IDLE 1540 [(0,0)] HALF_D_PLUS_2 [1536] [] [] [] [] [1538,1539,1540,1541] CONDITIONAL_S
DISCARD 1541 [(1,0)] 0 [1536] [] [] [] [] [1538,1539,1540,1541] CONDITIONAL_S
IDLE 1542 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1543 [(0,1)] D [] [] [] [] [] [] none
MERGE 1544 [(0,1),(0,0)] D [] [1546,1547,1548,1549] [] [] [((0,0),(0,1))] [] none
DISCARD 1545 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1546 [(0,1),(0,0)] D [1544] [] [] [] [((0,0),(0,1))] [1546,1547,1548,1549] CONDITIONAL_S
Y_MEAS 1547 [(0,1)] HALF_D_PLUS_2 [1544] [] [] [] [] [1546,1547,1548,1549] CONDITIONAL_S
IDLE 1548 [(0,0)] HALF_D_PLUS_2 [1544] [] [] [] [] [1546,1547,1548,1549] CONDITIONAL_S
DISCARD 1549 [(0,1)] 0 [1544] [] [] [] [] [1546,1547,1548,1549] CONDITIONAL_S
IDLE 1550 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 1551 [(1,0)] D [] [] [] [] [] [] none
MERGE 1552 [(1,0),(0,0)] D [] [1554,1555,1556,1557] [] [] [((0,0),(1,0))] [] none
DISCARD 1553 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1554 [(1,0),(0,0)] D [1552] [] [] [] [((0,0),(1,0))] [1554,1555,1556,1557] CONDITIONAL_S
Y_MEAS 1555 [(1,0)] HALF_D_PLUS_2 [1552] [] [] [] [] [1554,1555,1556,1557] CONDITIONAL_S
IDLE 1556 [(0,0)] HALF_D_PLUS_2 [1552] [] [] [] [] [1554,1555,1556,1557] CONDITIONAL_S
DISCARD 1557 [(1,0)] 0 [1552] [] [] [] [] [1554,1555,1556,1557] CONDITIONAL_S
IDLE 1558 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1559 [(0,1)] D [] [] [] [] [] [] none
MERGE 1560 [(0,1),(0,0)] D [] [1562,1563,1564,1565] [] [] [((0,0),(0,1))] [] none
DISCARD 1561 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1562 [(0,1),(0,0)] D [1560] [] [] [] [((0,0),(0,1))] [1562,1563,1564,1565] CONDITIONAL_S
Y_MEAS 1563 [(0,1)] HALF_D_PLUS_2 [1560] [] [] [] [] [1562,1563,1564,1565] CONDITIONAL_S
IDLE 1564 [(0,0)] HALF_D_PLUS_2 [1560] [] [] [] [] [1562,1563,1564,1565] CONDITIONAL_S
DISCARD 1565 [(0,1)] 0 [1560] [] [] [] [] [1562,1563,1564,1565] CONDITIONAL_S
IDLE 1566 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 1567 [(1,0)] D [] [] [] [] [] [] none
MERGE 1568 [(1,0),(0,0)] D [] [1570,1571,1572,1573] [] [] [((0,0),(1,0))] [] none
DISCARD 1569 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1570 [(1,0),(0,0)] D [1568] [] [] [] [((0,0),(1,0))] [1570,1571,1572,1573] CONDITIONAL_S
Y_MEAS 1571 [(1,0)] HALF_D_PLUS_2 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
IDLE 1572 [(0,0)] HALF_D_PLUS_2 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
DISCARD 1573 [(1,0)] 0 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
IDLE 1574 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1575 [(0,1)] D [] [] [] [] [] [] none
MERGE 1576 [(0,1),(0,0)] D [] [1578,1579,1580,1581] [] [] [((0,0),(0,1))] [] none
DISCARD 1577 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1578 [(0,1),(0,0)] D [1576] [] [] [] [((0,0),(0,1))] [1578,1579,1580,1581] CONDITIONAL_S
Y_MEAS 1579 [(0,1)] HALF_D_PLUS_2 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
IDLE 1580 [(0,0)] HALF_D_PLUS_2 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
DISCARD 1581 [(0,1)] 0 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
IDLE 1582 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 1583 [(1,0)] D [] [] [] [] [] [] none
MERGE 1584 [(1,0),(0,0)] D [] [1586,1587,1588,1589] [] [] [((0,0),(1,0))] [] none
DISCARD 1585 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1586 [(1,0),(0,0)] D [1584] [] [] [] [((0,0),(1,0))] [1586,1587,1588,1589] CONDITIONAL_S
Y_MEAS 1587 [(1,0)] HALF_D_PLUS_2 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
IDLE 1588 [(0,0)] HALF_D_PLUS_2 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
DISCARD 1589 [(1,0)] 0 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
IDLE 1590 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 1591 [(0,1)] D [] [] [] [] [] [] none
MERGE 1592 [(0,1),(0,0)] D [] [1594,1595,1596,1597] [] [] [((0,0),(0,1))] [] none
DISCARD 1593 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1594 [(0,1),(0,0)] D [1592] [] [] [] [((0,0),(0,1))] [1594,1595,1596,1597] CONDITIONAL_S
Y_MEAS 1595 [(0,1)] HALF_D_PLUS_2 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
IDLE 1596 [(0,0)] HALF_D_PLUS_2 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
DISCARD 1597 [(0,1)] 0 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
IDLE 1598 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 1599 [(1,0)] D [] [] [] [] [] [] none
MERGE 1600 [(1,0),(0,0)] D [] [1602,1603,1604,1605] [] [] [((0,0),(1,0))] [] none
DISCARD 1601 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1602 [(1,0),(0,0)] D [1600] [] [] [] [((0,0),(1,0))] [1602,1603,1604,1605] CONDITIONAL_S
Y_MEAS 1603 [(1,0)] HALF_D_PLUS_2 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
IDLE 1604 [(0,0)] HALF_D_PLUS_2 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
DISCARD 1605 [(1,0)] 0 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
IDLE 1606 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 1607 [(0,1)] D [] [] [] [] [] [] none
MERGE 1608 [(0,1),(0,0)] D [] [1610,1611,1612,1613] [] [] [((0,0),(0,1))] [] none
DISCARD 1609 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1610 [(0,1),(0,0)] D [1608] [] [] [] [((0,0),(0,1))] [1610,1611,1612,1613] CONDITIONAL_S
Y_MEAS 1611 [(0,1)] HALF_D_PLUS_2 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
IDLE 1612 [(0,0)] HALF_D_PLUS_2 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
DISCARD 1613 [(0,1)] 0 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
IDLE 1614 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 1615 [(1,0)] D [] [] [] [] [] [] none
MERGE 1616 [(1,0),(0,0)] D [] [1618,1619,1620,1621] [] [] [((0,0),(1,0))] [] none
DISCARD 1617 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1618 [(1,0),(0,0)] D [1616] [] [] [] [((0,0),(1,0))] [1618,1619,1620,1621] CONDITIONAL_S
Y_MEAS 1619 [(1,0)] HALF_D_PLUS_2 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
IDLE 1620 [(0,0)] HALF_D_PLUS_2 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
DISCARD 1621 [(1,0)] 0 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
IDLE 1622 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 1623 [(0,1)] D [] [] [] [] [] [] none
MERGE 1624 [(0,1),(0,0)] D [] [1626,1627,1628,1629] [] [] [((0,0),(0,1))] [] none
DISCARD 1625 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1626 [(0,1),(0,0)] D [1624] [] [] [] [((0,0),(0,1))] [1626,1627,1628,1629] CONDITIONAL_S
Y_MEAS 1627 [(0,1)] HALF_D_PLUS_2 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
IDLE 1628 [(0,0)] HALF_D_PLUS_2 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
DISCARD 1629 [(0,1)] 0 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
IDLE 1630 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 1631 [(1,0)] D [] [] [] [] [] [] none
MERGE 1632 [(1,0),(0,0)] D [] [1634,1635,1636,1637] [] [] [((0,0),(1,0))] [] none
DISCARD 1633 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1634 [(1,0),(0,0)] D [1632] [] [] [] [((0,0),(1,0))] [1634,1635,1636,1637] CONDITIONAL_S
Y_MEAS 1635 [(1,0)] HALF_D_PLUS_2 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
IDLE 1636 [(0,0)] HALF_D_PLUS_2 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
DISCARD 1637 [(1,0)] 0 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
IDLE 1638 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 1639 [(0,1)] D [] [] [] [] [] [] none
MERGE 1640 [(0,1),(0,0)] D [] [1642,1643,1644,1645] [] [] [((0,0),(0,1))] [] none
DISCARD 1641 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1642 [(0,1),(0,0)] D [1640] [] [] [] [((0,0),(0,1))] [1642,1643,1644,1645] CONDITIONAL_S
Y_MEAS 1643 [(0,1)] HALF_D_PLUS_2 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
IDLE 1644 [(0,0)] HALF_D_PLUS_2 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
DISCARD 1645 [(0,1)] 0 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
IDLE 1646 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 1647 [(1,0)] D [] [] [] [] [] [] none
MERGE 1648 [(1,0),(0,0)] D [] [1650,1651,1652,1653] [] [] [((0,0),(1,0))] [] none
DISCARD 1649 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1650 [(1,0),(0,0)] D [1648] [] [] [] [((0,0),(1,0))] [1650,1651,1652,1653] CONDITIONAL_S
Y_MEAS 1651 [(1,0)] HALF_D_PLUS_2 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
IDLE 1652 [(0,0)] HALF_D_PLUS_2 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
DISCARD 1653 [(1,0)] 0 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
IDLE 1654 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 1655 [(0,1)] D [] [] [] [] [] [] none
MERGE 1656 [(0,1),(0,0)] D [] [1658,1659,1660,1661] [] [] [((0,0),(0,1))] [] none
DISCARD 1657 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1658 [(0,1),(0,0)] D [1656] [] [] [] [((0,0),(0,1))] [1658,1659,1660,1661] CONDITIONAL_S
Y_MEAS 1659 [(0,1)] HALF_D_PLUS_2 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
IDLE 1660 [(0,0)] HALF_D_PLUS_2 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
DISCARD 1661 [(0,1)] 0 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
IDLE 1662 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 1663 [(1,0)] D [] [] [] [] [] [] none
MERGE 1664 [(1,0),(0,0)] D [] [1666,1667,1668,1669] [] [] [((0,0),(1,0))] [] none
DISCARD 1665 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1666 [(1,0),(0,0)] D [1664] [] [] [] [((0,0),(1,0))] [1666,1667,1668,1669] CONDITIONAL_S
Y_MEAS 1667 [(1,0)] HALF_D_PLUS_2 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
IDLE 1668 [(0,0)] HALF_D_PLUS_2 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
DISCARD 1669 [(1,0)] 0 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
IDLE 1670 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 1671 [(0,1)] D [] [] [] [] [] [] none
MERGE 1672 [(0,1),(0,0)] D [] [1674,1675,1676,1677] [] [] [((0,0),(0,1))] [] none
DISCARD 1673 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1674 [(0,1),(0,0)] D [1672] [] [] [] [((0,0),(0,1))] [1674,1675,1676,1677] CONDITIONAL_S
Y_MEAS 1675 [(0,1)] HALF_D_PLUS_2 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
IDLE 1676 [(0,0)] HALF_D_PLUS_2 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
DISCARD 1677 [(0,1)] 0 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
IDLE 1678 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 1679 [(1,0)] D [] [] [] [] [] [] none
MERGE 1680 [(1,0),(0,0)] D [] [1682,1683,1684,1685] [] [] [((0,0),(1,0))] [] none
DISCARD 1681 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1682 [(1,0),(0,0)] D [1680] [] [] [] [((0,0),(1,0))] [1682,1683,1684,1685] CONDITIONAL_S
Y_MEAS 1683 [(1,0)] HALF_D_PLUS_2 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
IDLE 1684 [(0,0)] HALF_D_PLUS_2 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
DISCARD 1685 [(1,0)] 0 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
IDLE 1686 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1687 [(0,1)] D [] [] [] [] [] [] none
MERGE 1688 [(0,1),(0,0)] D [] [1690,1691,1692,1693] [] [] [((0,0),(0,1))] [] none
DISCARD 1689 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1690 [(0,1),(0,0)] D [1688] [] [] [] [((0,0),(0,1))] [1690,1691,1692,1693] CONDITIONAL_S
Y_MEAS 1691 [(0,1)] HALF_D_PLUS_2 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
IDLE 1692 [(0,0)] HALF_D_PLUS_2 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
DISCARD 1693 [(0,1)] 0 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
IDLE 1694 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 1695 [(1,0)] D [] [] [] [] [] [] none
MERGE 1696 [(1,0),(0,0)] D [] [1698,1699,1700,1701] [] [] [((0,0),(1,0))] [] none
DISCARD 1697 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1698 [(1,0),(0,0)] D [1696] [] [] [] [((0,0),(1,0))] [1698,1699,1700,1701] CONDITIONAL_S
Y_MEAS 1699 [(1,0)] HALF_D_PLUS_2 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
IDLE 1700 [(0,0)] HALF_D_PLUS_2 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
DISCARD 1701 [(1,0)] 0 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
IDLE 1702 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 1703 [(0,1)] D [] [] [] [] [] [] none
MERGE 1704 [(0,1),(0,0)] D [] [1706,1707,1708,1709] [] [] [((0,0),(0,1))] [] none
DISCARD 1705 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1706 [(0,1),(0,0)] D [1704] [] [] [] [((0,0),(0,1))] [1706,1707,1708,1709] CONDITIONAL_S
Y_MEAS 1707 [(0,1)] HALF_D_PLUS_2 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
IDLE 1708 [(0,0)] HALF_D_PLUS_2 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
DISCARD 1709 [(0,1)] 0 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
IDLE 1710 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 1711 [(1,0)] D [] [] [] [] [] [] none
MERGE 1712 [(1,0),(0,0)] D [] [1714,1715,1716,1717] [] [] [((0,0),(1,0))] [] none
DISCARD 1713 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1714 [(1,0),(0,0)] D [1712] [] [] [] [((0,0),(1,0))] [1714,1715,1716,1717] CONDITIONAL_S
Y_MEAS 1715 [(1,0)] HALF_D_PLUS_2 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
IDLE 1716 [(0,0)] HALF_D_PLUS_2 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
DISCARD 1717 [(1,0)] 0 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
IDLE 1718 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1719 [(0,1)] D [] [] [] [] [] [] none
MERGE 1720 [(0,1),(0,0)] D [] [1722,1723,1724,1725] [] [] [((0,0),(0,1))] [] none
DISCARD 1721 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1722 [(0,1),(0,0)] D [1720] [] [] [] [((0,0),(0,1))] [1722,1723,1724,1725] CONDITIONAL_S
Y_MEAS 1723 [(0,1)] HALF_D_PLUS_2 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
IDLE 1724 [(0,0)] HALF_D_PLUS_2 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
DISCARD 1725 [(0,1)] 0 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
IDLE 1726 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1727 [(1,0)] D [] [] [] [] [] [] none
MERGE 1728 [(1,0),(0,0)] D [] [1730,1731,1732,1733] [] [] [((0,0),(1,0))] [] none
DISCARD 1729 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1730 [(1,0),(0,0)] D [1728] [] [] [] [((0,0),(1,0))] [1730,1731,1732,1733] CONDITIONAL_S
Y_MEAS 1731 [(1,0)] HALF_D_PLUS_2 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
IDLE 1732 [(0,0)] HALF_D_PLUS_2 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
DISCARD 1733 [(1,0)] 0 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
IDLE 1734 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 1735 [(0,1)] D [] [] [] [] [] [] none
MERGE 1736 [(0,1),(0,0)] D [] [1738,1739,1740,1741] [] [] [((0,0),(0,1))] [] none
DISCARD 1737 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1738 [(0,1),(0,0)] D [1736] [] [] [] [((0,0),(0,1))] [1738,1739,1740,1741] CONDITIONAL_S
Y_MEAS 1739 [(0,1)] HALF_D_PLUS_2 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
IDLE 1740 [(0,0)] HALF_D_PLUS_2 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
DISCARD 1741 [(0,1)] 0 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
IDLE 1742 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1743 [(1,0)] D [] [] [] [] [] [] none
MERGE 1744 [(1,0),(0,0)] D [] [1746,1747,1748,1749] [] [] [((0,0),(1,0))] [] none
DISCARD 1745 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1746 [(1,0),(0,0)] D [1744] [] [] [] [((0,0),(1,0))] [1746,1747,1748,1749] CONDITIONAL_S
Y_MEAS 1747 [(1,0)] HALF_D_PLUS_2 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
IDLE 1748 [(0,0)] HALF_D_PLUS_2 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
DISCARD 1749 [(1,0)] 0 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
IDLE 1750 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1751 [(0,1)] D [] [] [] [] [] [] none
MERGE 1752 [(0,1),(0,0)] D [] [1754,1755,1756,1757] [] [] [((0,0),(0,1))] [] none
DISCARD 1753 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1754 [(0,1),(0,0)] D [1752] [] [] [] [((0,0),(0,1))] [1754,1755,1756,1757] CONDITIONAL_S
Y_MEAS 1755 [(0,1)] HALF_D_PLUS_2 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
IDLE 1756 [(0,0)] HALF_D_PLUS_2 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
DISCARD 1757 [(0,1)] 0 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
IDLE 1758 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 1759 [(1,0)] D [] [] [] [] [] [] none
MERGE 1760 [(1,0),(0,0)] D [] [1762,1763,1764,1765] [] [] [((0,0),(1,0))] [] none
DISCARD 1761 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1762 [(1,0),(0,0)] D [1760] [] [] [] [((0,0),(1,0))] [1762,1763,1764,1765] CONDITIONAL_S
Y_MEAS 1763 [(1,0)] HALF_D_PLUS_2 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
IDLE 1764 [(0,0)] HALF_D_PLUS_2 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
DISCARD 1765 [(1,0)] 0 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
IDLE 1766 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 1767 [(0,1)] D [] [] [] [] [] [] none
MERGE 1768 [(0,1),(0,0)] D [] [1770,1771,1772,1773] [] [] [((0,0),(0,1))] [] none
DISCARD 1769 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1770 [(0,1),(0,0)] D [1768] [] [] [] [((0,0),(0,1))] [1770,1771,1772,1773] CONDITIONAL_S
Y_MEAS 1771 [(0,1)] HALF_D_PLUS_2 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
IDLE 1772 [(0,0)] HALF_D_PLUS_2 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
DISCARD 1773 [(0,1)] 0 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
IDLE 1774 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 1775 [(1,0)] D [] [] [] [] [] [] none
MERGE 1776 [(1,0),(0,0)] D [] [1778,1779,1780,1781] [] [] [((0,0),(1,0))] [] none
DISCARD 1777 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1778 [(1,0),(0,0)] D [1776] [] [] [] [((0,0),(1,0))] [1778,1779,1780,1781] CONDITIONAL_S
Y_MEAS 1779 [(1,0)] HALF_D_PLUS_2 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
IDLE 1780 [(0,0)] HALF_D_PLUS_2 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
DISCARD 1781 [(1,0)] 0 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
IDLE 1782 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 1783 [(0,1)] D [] [] [] [] [] [] none
MERGE 1784 [(0,1),(0,0)] D [] [1786,1787,1788,1789] [] [] [((0,0),(0,1))] [] none
DISCARD 1785 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1786 [(0,1),(0,0)] D [1784] [] [] [] [((0,0),(0,1))] [1786,1787,1788,1789] CONDITIONAL_S
Y_MEAS 1787 [(0,1)] HALF_D_PLUS_2 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
IDLE 1788 [(0,0)] HALF_D_PLUS_2 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
DISCARD 1789 [(0,1)] 0 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
IDLE 1790 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1791 [(1,0)] D [] [] [] [] [] [] none
MERGE 1792 [(1,0),(0,0)] D [] [1794,1795,1796,1797] [] [] [((0,0),(1,0))] [] none
DISCARD 1793 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1794 [(1,0),(0,0)] D [1792] [] [] [] [((0,0),(1,0))] [1794,1795,1796,1797] CONDITIONAL_S
Y_MEAS 1795 [(1,0)] HALF_D_PLUS_2 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
IDLE 1796 [(0,0)] HALF_D_PLUS_2 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
DISCARD 1797 [(1,0)] 0 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
IDLE 1798 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 1799 [(0,1)] D [] [] [] [] [] [] none
MERGE 1800 [(0,1),(0,0)] D [] [1802,1803,1804,1805] [] [] [((0,0),(0,1))] [] none
DISCARD 1801 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1802 [(0,1),(0,0)] D [1800] [] [] [] [((0,0),(0,1))] [1802,1803,1804,1805] CONDITIONAL_S
Y_MEAS 1803 [(0,1)] HALF_D_PLUS_2 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
IDLE 1804 [(0,0)] HALF_D_PLUS_2 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
DISCARD 1805 [(0,1)] 0 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
IDLE 1806 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 1807 [(1,0)] D [] [] [] [] [] [] none
MERGE 1808 [(1,0),(0,0)] D [] [1810,1811,1812,1813] [] [] [((0,0),(1,0))] [] none
DISCARD 1809 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1810 [(1,0),(0,0)] D [1808] [] [] [] [((0,0),(1,0))] [1810,1811,1812,1813] CONDITIONAL_S
Y_MEAS 1811 [(1,0)] HALF_D_PLUS_2 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
IDLE 1812 [(0,0)] HALF_D_PLUS_2 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
DISCARD 1813 [(1,0)] 0 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
IDLE 1814 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 1815 [(0,1)] D [] [] [] [] [] [] none
MERGE 1816 [(0,1),(0,0)] D [] [1818,1819,1820,1821] [] [] [((0,0),(0,1))] [] none
DISCARD 1817 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1818 [(0,1),(0,0)] D [1816] [] [] [] [((0,0),(0,1))] [1818,1819,1820,1821] CONDITIONAL_S
Y_MEAS 1819 [(0,1)] HALF_D_PLUS_2 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
IDLE 1820 [(0,0)] HALF_D_PLUS_2 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
DISCARD 1821 [(0,1)] 0 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
IDLE 1822 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 1823 [(1,0)] D [] [] [] [] [] [] none
MERGE 1824 [(1,0),(0,0)] D [] [1826,1827,1828,1829] [] [] [((0,0),(1,0))] [] none
DISCARD 1825 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1826 [(1,0),(0,0)] D [1824] [] [] [] [((0,0),(1,0))] [1826,1827,1828,1829] CONDITIONAL_S
Y_MEAS 1827 [(1,0)] HALF_D_PLUS_2 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
IDLE 1828 [(0,0)] HALF_D_PLUS_2 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
DISCARD 1829 [(1,0)] 0 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
IDLE 1830 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 1831 [(0,1)] D [] [] [] [] [] [] none
MERGE 1832 [(0,1),(0,0)] D [] [1834,1835,1836,1837] [] [] [((0,0),(0,1))] [] none
DISCARD 1833 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1834 [(0,1),(0,0)] D [1832] [] [] [] [((0,0),(0,1))] [1834,1835,1836,1837] CONDITIONAL_S
Y_MEAS 1835 [(0,1)] HALF_D_PLUS_2 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
IDLE 1836 [(0,0)] HALF_D_PLUS_2 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
DISCARD 1837 [(0,1)] 0 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
IDLE 1838 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 1839 [(1,0)] D [] [] [] [] [] [] none
MERGE 1840 [(1,0),(0,0)] D [] [1842,1843,1844,1845] [] [] [((0,0),(1,0))] [] none
DISCARD 1841 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1842 [(1,0),(0,0)] D [1840] [] [] [] [((0,0),(1,0))] [1842,1843,1844,1845] CONDITIONAL_S
Y_MEAS 1843 [(1,0)] HALF_D_PLUS_2 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
IDLE 1844 [(0,0)] HALF_D_PLUS_2 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
DISCARD 1845 [(1,0)] 0 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
IDLE 1846 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 1847 [(0,1)] D [] [] [] [] [] [] none
MERGE 1848 [(0,1),(0,0)] D [] [1850,1851,1852,1853] [] [] [((0,0),(0,1))] [] none
DISCARD 1849 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1850 [(0,1),(0,0)] D [1848] [] [] [] [((0,0),(0,1))] [1850,1851,1852,1853] CONDITIONAL_S
Y_MEAS 1851 [(0,1)] HALF_D_PLUS_2 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
IDLE 1852 [(0,0)] HALF_D_PLUS_2 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
DISCARD 1853 [(0,1)] 0 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
IDLE 1854 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1855 [(1,0)] D [] [] [] [] [] [] none
MERGE 1856 [(1,0),(0,0)] D [] [1858,1859,1860,1861] [] [] [((0,0),(1,0))] [] none
DISCARD 1857 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1858 [(1,0),(0,0)] D [1856] [] [] [] [((0,0),(1,0))] [1858,1859,1860,1861] CONDITIONAL_S
Y_MEAS 1859 [(1,0)] HALF_D_PLUS_2 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
IDLE 1860 [(0,0)] HALF_D_PLUS_2 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
DISCARD 1861 [(1,0)] 0 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
IDLE 1862 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 1863 [(0,1)] D [] [] [] [] [] [] none
MERGE 1864 [(0,1),(0,0)] D [] [1866,1867,1868,1869] [] [] [((0,0),(0,1))] [] none
DISCARD 1865 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1866 [(0,1),(0,0)] D [1864] [] [] [] [((0,0),(0,1))] [1866,1867,1868,1869] CONDITIONAL_S
Y_MEAS 1867 [(0,1)] HALF_D_PLUS_2 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
IDLE 1868 [(0,0)] HALF_D_PLUS_2 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
DISCARD 1869 [(0,1)] 0 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
IDLE 1870 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 1871 [(1,0)] D [] [] [] [] [] [] none
MERGE 1872 [(1,0),(0,0)] D [] [1874,1875,1876,1877] [] [] [((0,0),(1,0))] [] none
DISCARD 1873 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1874 [(1,0),(0,0)] D [1872] [] [] [] [((0,0),(1,0))] [1874,1875,1876,1877] CONDITIONAL_S
Y_MEAS 1875 [(1,0)] HALF_D_PLUS_2 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
IDLE 1876 [(0,0)] HALF_D_PLUS_2 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
DISCARD 1877 [(1,0)] 0 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
IDLE 1878 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 1879 [(0,1)] D [] [] [] [] [] [] none
MERGE 1880 [(0,1),(0,0)] D [] [1882,1883,1884,1885] [] [] [((0,0),(0,1))] [] none
DISCARD 1881 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1882 [(0,1),(0,0)] D [1880] [] [] [] [((0,0),(0,1))] [1882,1883,1884,1885] CONDITIONAL_S
Y_MEAS 1883 [(0,1)] HALF_D_PLUS_2 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
IDLE 1884 [(0,0)] HALF_D_PLUS_2 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
DISCARD 1885 [(0,1)] 0 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
IDLE 1886 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 1887 [(1,0)] D [] [] [] [] [] [] none
MERGE 1888 [(1,0),(0,0)] D [] [1890,1891,1892,1893] [] [] [((0,0),(1,0))] [] none
DISCARD 1889 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1890 [(1,0),(0,0)] D [1888] [] [] [] [((0,0),(1,0))] [1890,1891,1892,1893] CONDITIONAL_S
Y_MEAS 1891 [(1,0)] HALF_D_PLUS_2 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
IDLE 1892 [(0,0)] HALF_D_PLUS_2 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
DISCARD 1893 [(1,0)] 0 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
IDLE 1894 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 1895 [(0,1)] D [] [] [] [] [] [] none
MERGE 1896 [(0,1),(0,0)] D [] [1898,1899,1900,1901] [] [] [((0,0),(0,1))] [] none
DISCARD 1897 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1898 [(0,1),(0,0)] D [1896] [] [] [] [((0,0),(0,1))] [1898,1899,1900,1901] CONDITIONAL_S
Y_MEAS 1899 [(0,1)] HALF_D_PLUS_2 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
IDLE 1900 [(0,0)] HALF_D_PLUS_2 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
DISCARD 1901 [(0,1)] 0 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
IDLE 1902 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1903 [(1,0)] D [] [] [] [] [] [] none
MERGE 1904 [(1,0),(0,0)] D [] [1906,1907,1908,1909] [] [] [((0,0),(1,0))] [] none
DISCARD 1905 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1906 [(1,0),(0,0)] D [1904] [] [] [] [((0,0),(1,0))] [1906,1907,1908,1909] CONDITIONAL_S
Y_MEAS 1907 [(1,0)] HALF_D_PLUS_2 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
IDLE 1908 [(0,0)] HALF_D_PLUS_2 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
DISCARD 1909 [(1,0)] 0 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
IDLE 1910 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 1911 [(0,1)] D [] [] [] [] [] [] none
MERGE 1912 [(0,1),(0,0)] D [] [1914,1915,1916,1917] [] [] [((0,0),(0,1))] [] none
DISCARD 1913 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1914 [(0,1),(0,0)] D [1912] [] [] [] [((0,0),(0,1))] [1914,1915,1916,1917] CONDITIONAL_S
Y_MEAS 1915 [(0,1)] HALF_D_PLUS_2 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
IDLE 1916 [(0,0)] HALF_D_PLUS_2 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
DISCARD 1917 [(0,1)] 0 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
IDLE 1918 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 1919 [(1,0)] D [] [] [] [] [] [] none
MERGE 1920 [(1,0),(0,0)] D [] [1922,1923,1924,1925] [] [] [((0,0),(1,0))] [] none
DISCARD 1921 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1922 [(1,0),(0,0)] D [1920] [] [] [] [((0,0),(1,0))] [1922,1923,1924,1925] CONDITIONAL_S
Y_MEAS 1923 [(1,0)] HALF_D_PLUS_2 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
IDLE 1924 [(0,0)] HALF_D_PLUS_2 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
DISCARD 1925 [(1,0)] 0 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
IDLE 1926 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 1927 [(0,1)] D [] [] [] [] [] [] none
MERGE 1928 [(0,1),(0,0)] D [] [1930,1931,1932,1933] [] [] [((0,0),(0,1))] [] none
DISCARD 1929 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1930 [(0,1),(0,0)] D [1928] [] [] [] [((0,0),(0,1))] [1930,1931,1932,1933] CONDITIONAL_S
Y_MEAS 1931 [(0,1)] HALF_D_PLUS_2 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
IDLE 1932 [(0,0)] HALF_D_PLUS_2 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
DISCARD 1933 [(0,1)] 0 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
IDLE 1934 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 1935 [(1,0)] D [] [] [] [] [] [] none
MERGE 1936 [(1,0),(0,0)] D [] [1938,1939,1940,1941] [] [] [((0,0),(1,0))] [] none
DISCARD 1937 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1938 [(1,0),(0,0)] D [1936] [] [] [] [((0,0),(1,0))] [1938,1939,1940,1941] CONDITIONAL_S
Y_MEAS 1939 [(1,0)] HALF_D_PLUS_2 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
IDLE 1940 [(0,0)] HALF_D_PLUS_2 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
DISCARD 1941 [(1,0)] 0 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
IDLE 1942 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 1943 [(0,1)] D [] [] [] [] [] [] none
MERGE 1944 [(0,1),(0,0)] D [] [1946,1947,1948,1949] [] [] [((0,0),(0,1))] [] none
DISCARD 1945 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1946 [(0,1),(0,0)] D [1944] [] [] [] [((0,0),(0,1))] [1946,1947,1948,1949] CONDITIONAL_S
Y_MEAS 1947 [(0,1)] HALF_D_PLUS_2 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
IDLE 1948 [(0,0)] HALF_D_PLUS_2 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
DISCARD 1949 [(0,1)] 0 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
IDLE 1950 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 1951 [(1,0)] D [] [] [] [] [] [] none
MERGE 1952 [(1,0),(0,0)] D [] [1954,1955,1956,1957] [] [] [((0,0),(1,0))] [] none
DISCARD 1953 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1954 [(1,0),(0,0)] D [1952] [] [] [] [((0,0),(1,0))] [1954,1955,1956,1957] CONDITIONAL_S
Y_MEAS 1955 [(1,0)] HALF_D_PLUS_2 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
IDLE 1956 [(0,0)] HALF_D_PLUS_2 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
DISCARD 1957 [(1,0)] 0 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
IDLE 1958 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 1959 [(0,1)] D [] [] [] [] [] [] none
MERGE 1960 [(0,1),(0,0)] D [] [1962,1963,1964,1965] [] [] [((0,0),(0,1))] [] none
DISCARD 1961 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1962 [(0,1),(0,0)] D [1960] [] [] [] [((0,0),(0,1))] [1962,1963,1964,1965] CONDITIONAL_S
Y_MEAS 1963 [(0,1)] HALF_D_PLUS_2 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
IDLE 1964 [(0,0)] HALF_D_PLUS_2 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
DISCARD 1965 [(0,1)] 0 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
IDLE 1966 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 1967 [(1,0)] D [] [] [] [] [] [] none
MERGE 1968 [(1,0),(0,0)] D [] [1970,1971,1972,1973] [] [] [((0,0),(1,0))] [] none
DISCARD 1969 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1970 [(1,0),(0,0)] D [1968] [] [] [] [((0,0),(1,0))] [1970,1971,1972,1973] CONDITIONAL_S
Y_MEAS 1971 [(1,0)] HALF_D_PLUS_2 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
IDLE 1972 [(0,0)] HALF_D_PLUS_2 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
DISCARD 1973 [(1,0)] 0 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
IDLE 1974 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 1975 [(0,1)] D [] [] [] [] [] [] none
MERGE 1976 [(0,1),(0,0)] D [] [1978,1979,1980,1981] [] [] [((0,0),(0,1))] [] none
DISCARD 1977 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1978 [(0,1),(0,0)] D [1976] [] [] [] [((0,0),(0,1))] [1978,1979,1980,1981] CONDITIONAL_S
Y_MEAS 1979 [(0,1)] HALF_D_PLUS_2 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
IDLE 1980 [(0,0)] HALF_D_PLUS_2 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
DISCARD 1981 [(0,1)] 0 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
IDLE 1982 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 1983 [(1,0)] D [] [] [] [] [] [] none
MERGE 1984 [(1,0),(0,0)] D [] [1986,1987,1988,1989] [] [] [((0,0),(1,0))] [] none
DISCARD 1985 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1986 [(1,0),(0,0)] D [1984] [] [] [] [((0,0),(1,0))] [1986,1987,1988,1989] CONDITIONAL_S
Y_MEAS 1987 [(1,0)] HALF_D_PLUS_2 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
IDLE 1988 [(0,0)] HALF_D_PLUS_2 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
DISCARD 1989 [(1,0)] 0 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
IDLE 1990 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 1991 [(0,1)] D [] [] [] [] [] [] none
MERGE 1992 [(0,1),(0,0)] D [] [1994,1995,1996,1997] [] [] [((0,0),(0,1))] [] none
DISCARD 1993 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1994 [(0,1),(0,0)] D [1992] [] [] [] [((0,0),(0,1))] [1994,1995,1996,1997] CONDITIONAL_S
Y_MEAS 1995 [(0,1)] HALF_D_PLUS_2 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
IDLE 1996 [(0,0)] HALF_D_PLUS_2 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
DISCARD 1997 [(0,1)] 0 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
IDLE 1998 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 1999 [(1,0)] D [] [] [] [] [] [] none
MERGE 2000 [(1,0),(0,0)] D [] [2002,2003,2004,2005] [] [] [((0,0),(1,0))] [] none
DISCARD 2001 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2002 [(1,0),(0,0)] D [2000] [] [] [] [((0,0),(1,0))] [2002,2003,2004,2005] CONDITIONAL_S
Y_MEAS 2003 [(1,0)] HALF_D_PLUS_2 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
IDLE 2004 [(0,0)] HALF_D_PLUS_2 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
DISCARD 2005 [(1,0)] 0 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
IDLE 2006 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 2007 [(0,1)] D [] [] [] [] [] [] none
MERGE 2008 [(0,1),(0,0)] D [] [2010,2011,2012,2013] [] [] [((0,0),(0,1))] [] none
DISCARD 2009 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2010 [(0,1),(0,0)] D [2008] [] [] [] [((0,0),(0,1))] [2010,2011,2012,2013] CONDITIONAL_S
Y_MEAS 2011 [(0,1)] HALF_D_PLUS_2 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2012 [(0,0)] HALF_D_PLUS_2 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
DISCARD 2013 [(0,1)] 0 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2014 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 2015 [(1,0)] D [] [] [] [] [] [] none
MERGE 2016 [(1,0),(0,0)] D [] [2018,2019,2020,2021] [] [] [((0,0),(1,0))] [] none
DISCARD 2017 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2018 [(1,0),(0,0)] D [2016] [] [] [] [((0,0),(1,0))] [2018,2019,2020,2021] CONDITIONAL_S
Y_MEAS 2019 [(1,0)] HALF_D_PLUS_2 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
IDLE 2020 [(0,0)] HALF_D_PLUS_2 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
DISCARD 2021 [(1,0)] 0 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
IDLE 2022 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 2023 [(0,1)] D [] [] [] [] [] [] none
MERGE 2024 [(0,1),(0,0)] D [] [2026,2027,2028,2029] [] [] [((0,0),(0,1))] [] none
DISCARD 2025 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2026 [(0,1),(0,0)] D [2024] [] [] [] [((0,0),(0,1))] [2026,2027,2028,2029] CONDITIONAL_S
Y_MEAS 2027 [(0,1)] HALF_D_PLUS_2 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2028 [(0,0)] HALF_D_PLUS_2 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
DISCARD 2029 [(0,1)] 0 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2030 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 2031 [(1,0)] D [] [] [] [] [] [] none
MERGE 2032 [(1,0),(0,0)] D [] [2034,2035,2036,2037] [] [] [((0,0),(1,0))] [] none
DISCARD 2033 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2034 [(1,0),(0,0)] D [2032] [] [] [] [((0,0),(1,0))] [2034,2035,2036,2037] CONDITIONAL_S
Y_MEAS 2035 [(1,0)] HALF_D_PLUS_2 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
IDLE 2036 [(0,0)] HALF_D_PLUS_2 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
DISCARD 2037 [(1,0)] 0 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
INJECT_T 2038 [(0,1)] D [] [] [] [] [] [] none
MERGE 2039 [(0,1),(0,0)] D [] [2041,2042,2043,2044] [] [] [((0,0),(0,1))] [] none
DISCARD 2040 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2041 [(0,1),(0,0)] D [2039] [] [] [] [((0,0),(0,1))] [2041,2042,2043,2044] CONDITIONAL_S
Y_MEAS 2042 [(0,1)] HALF_D_PLUS_2 [2039] [] [] [] [] [2041,2042,2043,2044] CONDITIONAL_S
IDLE 2043 [(0,0)] HALF_D_PLUS_2 [2039] [] [] [] [] [2041,2042,2043,2044] CONDITIONAL_S
DISCARD 2044 [(0,1)] 0 [2039] [] [] [] [] [2041,2042,2043,2044] CONDITIONAL_S
IDLE 2045 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 2046 [(1,0)] D [] [] [] [] [] [] none
MERGE 2047 [(1,0),(0,0)] D [] [2049,2050,2051,2052] [] [] [((0,0),(1,0))] [] none
DISCARD 2048 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2049 [(1,0),(0,0)] D [2047] [] [] [] [((0,0),(1,0))] [2049,2050,2051,2052] CONDITIONAL_S
Y_MEAS 2050 [(1,0)] HALF_D_PLUS_2 [2047] [] [] [] [] [2049,2050,2051,2052] CONDITIONAL_S
IDLE 2051 [(0,0)] HALF_D_PLUS_2 [2047] [] [] [] [] [2049,2050,2051,2052] CONDITIONAL_S
DISCARD 2052 [(1,0)] 0 [2047] [] [] [] [] [2049,2050,2051,2052] CONDITIONAL_S
IDLE 2053 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 2054 [(0,1)] D [] [] [] [] [] [] none
MERGE 2055 [(0,1),(0,0)] D [] [2057,2058,2059,2060] [] [] [((0,0),(0,1))] [] none
DISCARD 2056 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2057 [(0,1),(0,0)] D [2055] [] [] [] [((0,0),(0,1))] [2057,2058,2059,2060] CONDITIONAL_S
Y_MEAS 2058 [(0,1)] HALF_D_PLUS_2 [2055] [] [] [] [] [2057,2058,2059,2060] CONDITIONAL_S
IDLE 2059 [(0,0)] HALF_D_PLUS_2 [2055] [] [] [] [] [2057,2058,2059,2060] CONDITIONAL_S
DISCARD 2060 [(0,1)] 0 [2055] [] [] [] [] [2057,2058,2059,2060] CONDITIONAL_S
IDLE 2061 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 2062 [(1,0)] D [] [] [] [] [] [] none
MERGE 2063 [(1,0),(0,0)] D [] [2065,2066,2067,2068] [] [] [((0,0),(1,0))] [] none
DISCARD 2064 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2065 [(1,0),(0,0)] D [2063] [] [] [] [((0,0),(1,0))] [2065,2066,2067,2068] CONDITIONAL_S
Y_MEAS 2066 [(1,0)] HALF_D_PLUS_2 [2063] [] [] [] [] [2065,2066,2067,2068] CONDITIONAL_S
IDLE 2067 [(0,0)] HALF_D_PLUS_2 [2063] [] [] [] [] [2065,2066,2067,2068] CONDITIONAL_S
DISCARD 2068 [(1,0)] 0 [2063] [] [] [] [] [2065,2066,2067,2068] CONDITIONAL_S
IDLE 2069 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2070 [(0,1)] D [] [] [] [] [] [] none
MERGE 2071 [(0,1),(0,0)] D [] [2073,2074,2075,2076] [] [] [((0,0),(0,1))] [] none
DISCARD 2072 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2073 [(0,1),(0,0)] D [2071] [] [] [] [((0,0),(0,1))] [2073,2074,2075,2076] CONDITIONAL_S
Y_MEAS 2074 [(0,1)] HALF_D_PLUS_2 [2071] [] [] [] [] [2073,2074,2075,2076] CONDITIONAL_S
IDLE 2075 [(0,0)] HALF_D_PLUS_2 [2071] [] [] [] [] [2073,2074,2075,2076] CONDITIONAL_S
DISCARD 2076 [(0,1)] 0 [2071] [] [] [] [] [2073,2074,2075,2076] CONDITIONAL_S
IDLE 2077 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 2078 [(1,0)] D [] [] [] [] [] [] none
MERGE 2079 [(1,0),(0,0)] D [] [2081,2082,2083,2084] [] [] [((0,0),(1,0))] [] none
DISCARD 2080 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2081 [(1,0),(0,0)] D [2079] [] [] [] [((0,0),(1,0))] [2081,2082,2083,2084] CONDITIONAL_S
Y_MEAS 2082 [(1,0)] HALF_D_PLUS_2 [2079] [] [] [] [] [2081,2082,2083,2084] CONDITIONAL_S
IDLE 2083 [(0,0)] HALF_D_PLUS_2 [2079] [] [] [] [] [2081,2082,2083,2084] CONDITIONAL_S
DISCARD 2084 [(1,0)] 0 [2079] [] [] [] [] [2081,2082,2083,2084] CONDITIONAL_S
IDLE 2085 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 2086 [(0,1)] D [] [] [] [] [] [] none
MERGE 2087 [(0,1),(0,0)] D [] [2089,2090,2091,2092] [] [] [((0,0),(0,1))] [] none
DISCARD 2088 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2089 [(0,1),(0,0)] D [2087] [] [] [] [((0,0),(0,1))] [2089,2090,2091,2092] CONDITIONAL_S
Y_MEAS 2090 [(0,1)] HALF_D_PLUS_2 [2087] [] [] [] [] [2089,2090,2091,2092] CONDITIONAL_S
IDLE 2091 [(0,0)] HALF_D_PLUS_2 [2087] [] [] [] [] [2089,2090,2091,2092] CONDITIONAL_S
DISCARD 2092 [(0,1)] 0 [2087] [] [] [] [] [2089,2090,2091,2092] CONDITIONAL_S
IDLE 2093 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 2094 [(1,0)] D [] [] [] [] [] [] none
MERGE 2095 [(1,0),(0,0)] D [] [2097,2098,2099,2100] [] [] [((0,0),(1,0))] [] none
DISCARD 2096 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2097 [(1,0),(0,0)] D [2095] [] [] [] [((0,0),(1,0))] [2097,2098,2099,2100] CONDITIONAL_S
Y_MEAS 2098 [(1,0)] HALF_D_PLUS_2 [2095] [] [] [] [] [2097,2098,2099,2100] CONDITIONAL_S
IDLE 2099 [(0,0)] HALF_D_PLUS_2 [2095] [] [] [] [] [2097,2098,2099,2100] CONDITIONAL_S
DISCARD 2100 [(1,0)] 0 [2095] [] [] [] [] [2097,2098,2099,2100] CONDITIONAL_S
IDLE 2101 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 2102 [(0,1)] D [] [] [] [] [] [] none
MERGE 2103 [(0,1),(0,0)] D [] [2105,2106,2107,2108] [] [] [((0,0),(0,1))] [] none
DISCARD 2104 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2105 [(0,1),(0,0)] D [2103] [] [] [] [((0,0),(0,1))] [2105,2106,2107,2108] CONDITIONAL_S
Y_MEAS 2106 [(0,1)] HALF_D_PLUS_2 [2103] [] [] [] [] [2105,2106,2107,2108] CONDITIONAL_S
IDLE 2107 [(0,0)] HALF_D_PLUS_2 [2103] [] [] [] [] [2105,2106,2107,2108] CONDITIONAL_S
DISCARD 2108 [(0,1)] 0 [2103] [] [] [] [] [2105,2106,2107,2108] CONDITIONAL_S
IDLE 2109 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 2110 [(1,0)] D [] [] [] [] [] [] none
MERGE 2111 [(1,0),(0,0)] D [] [2113,2114,2115,2116] [] [] [((0,0),(1,0))] [] none
DISCARD 2112 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2113 [(1,0),(0,0)] D [2111] [] [] [] [((0,0),(1,0))] [2113,2114,2115,2116] CONDITIONAL_S
Y_MEAS 2114 [(1,0)] HALF_D_PLUS_2 [2111] [] [] [] [] [2113,2114,2115,2116] CONDITIONAL_S
IDLE 2115 [(0,0)] HALF_D_PLUS_2 [2111] [] [] [] [] [2113,2114,2115,2116] CONDITIONAL_S
DISCARD 2116 [(1,0)] 0 [2111] [] [] [] [] [2113,2114,2115,2116] CONDITIONAL_S
IDLE 2117 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 2118 [(0,1)] D [] [] [] [] [] [] none
MERGE 2119 [(0,1),(0,0)] D [] [2121,2122,2123,2124] [] [] [((0,0),(0,1))] [] none
DISCARD 2120 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2121 [(0,1),(0,0)] D [2119] [] [] [] [((0,0),(0,1))] [2121,2122,2123,2124] CONDITIONAL_S
Y_MEAS 2122 [(0,1)] HALF_D_PLUS_2 [2119] [] [] [] [] [2121,2122,2123,2124] CONDITIONAL_S
IDLE 2123 [(0,0)] HALF_D_PLUS_2 [2119] [] [] [] [] [2121,2122,2123,2124] CONDITIONAL_S
DISCARD 2124 [(0,1)] 0 [2119] [] [] [] [] [2121,2122,2123,2124] CONDITIONAL_S
IDLE 2125 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 2126 [(1,0)] D [] [] [] [] [] [] none
MERGE 2127 [(1,0),(0,0)] D [] [2129,2130,2131,2132] [] [] [((0,0),(1,0))] [] none
DISCARD 2128 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2129 [(1,0),(0,0)] D [2127] [] [] [] [((0,0),(1,0))] [2129,2130,2131,2132] CONDITIONAL_S
Y_MEAS 2130 [(1,0)] HALF_D_PLUS_2 [2127] [] [] [] [] [2129,2130,2131,2132] CONDITIONAL_S
IDLE 2131 [(0,0)] HALF_D_PLUS_2 [2127] [] [] [] [] [2129,2130,2131,2132] CONDITIONAL_S
DISCARD 2132 [(1,0)] 0 [2127] [] [] [] [] [2129,2130,2131,2132] CONDITIONAL_S
IDLE 2133 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 2134 [(0,1)] D [] [] [] [] [] [] none
MERGE 2135 [(0,1),(0,0)] D [] [2137,2138,2139,2140] [] [] [((0,0),(0,1))] [] none
DISCARD 2136 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2137 [(0,1),(0,0)] D [2135] [] [] [] [((0,0),(0,1))] [2137,2138,2139,2140] CONDITIONAL_S
Y_MEAS 2138 [(0,1)] HALF_D_PLUS_2 [2135] [] [] [] [] [2137,2138,2139,2140] CONDITIONAL_S
IDLE 2139 [(0,0)] HALF_D_PLUS_2 [2135] [] [] [] [] [2137,2138,2139,2140] CONDITIONAL_S
DISCARD 2140 [(0,1)] 0 [2135] [] [] [] [] [2137,2138,2139,2140] CONDITIONAL_S
IDLE 2141 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 2142 [(1,0)] D [] [] [] [] [] [] none
MERGE 2143 [(1,0),(0,0)] D [] [2145,2146,2147,2148] [] [] [((0,0),(1,0))] [] none
DISCARD 2144 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2145 [(1,0),(0,0)] D [2143] [] [] [] [((0,0),(1,0))] [2145,2146,2147,2148] CONDITIONAL_S
Y_MEAS 2146 [(1,0)] HALF_D_PLUS_2 [2143] [] [] [] [] [2145,2146,2147,2148] CONDITIONAL_S
IDLE 2147 [(0,0)] HALF_D_PLUS_2 [2143] [] [] [] [] [2145,2146,2147,2148] CONDITIONAL_S
DISCARD 2148 [(1,0)] 0 [2143] [] [] [] [] [2145,2146,2147,2148] CONDITIONAL_S
IDLE 2149 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 2150 [(0,1)] D [] [] [] [] [] [] none
MERGE 2151 [(0,1),(0,0)] D [] [2153,2154,2155,2156] [] [] [((0,0),(0,1))] [] none
DISCARD 2152 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2153 [(0,1),(0,0)] D [2151] [] [] [] [((0,0),(0,1))] [2153,2154,2155,2156] CONDITIONAL_S
Y_MEAS 2154 [(0,1)] HALF_D_PLUS_2 [2151] [] [] [] [] [2153,2154,2155,2156] CONDITIONAL_S
IDLE 2155 [(0,0)] HALF_D_PLUS_2 [2151] [] [] [] [] [2153,2154,2155,2156] CONDITIONAL_S
DISCARD 2156 [(0,1)] 0 [2151] [] [] [] [] [2153,2154,2155,2156] CONDITIONAL_S
IDLE 2157 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 2158 [(1,0)] D [] [] [] [] [] [] none
MERGE 2159 [(1,0),(0,0)] D [] [2161,2162,2163,2164] [] [] [((0,0),(1,0))] [] none
DISCARD 2160 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2161 [(1,0),(0,0)] D [2159] [] [] [] [((0,0),(1,0))] [2161,2162,2163,2164] CONDITIONAL_S
Y_MEAS 2162 [(1,0)] HALF_D_PLUS_2 [2159] [] [] [] [] [2161,2162,2163,2164] CONDITIONAL_S
IDLE 2163 [(0,0)] HALF_D_PLUS_2 [2159] [] [] [] [] [2161,2162,2163,2164] CONDITIONAL_S
DISCARD 2164 [(1,0)] 0 [2159] [] [] [] [] [2161,2162,2163,2164] CONDITIONAL_S
IDLE 2165 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 2166 [(0,1)] D [] [] [] [] [] [] none
MERGE 2167 [(0,1),(0,0)] D [] [2169,2170,2171,2172] [] [] [((0,0),(0,1))] [] none
DISCARD 2168 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2169 [(0,1),(0,0)] D [2167] [] [] [] [((0,0),(0,1))] [2169,2170,2171,2172] CONDITIONAL_S
Y_MEAS 2170 [(0,1)] HALF_D_PLUS_2 [2167] [] [] [] [] [2169,2170,2171,2172] CONDITIONAL_S
IDLE 2171 [(0,0)] HALF_D_PLUS_2 [2167] [] [] [] [] [2169,2170,2171,2172] CONDITIONAL_S
DISCARD 2172 [(0,1)] 0 [2167] [] [] [] [] [2169,2170,2171,2172] CONDITIONAL_S
IDLE 2173 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 2174 [(1,0)] D [] [] [] [] [] [] none
MERGE 2175 [(1,0),(0,0)] D [] [2177,2178,2179,2180] [] [] [((0,0),(1,0))] [] none
DISCARD 2176 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2177 [(1,0),(0,0)] D [2175] [] [] [] [((0,0),(1,0))] [2177,2178,2179,2180] CONDITIONAL_S
Y_MEAS 2178 [(1,0)] HALF_D_PLUS_2 [2175] [] [] [] [] [2177,2178,2179,2180] CONDITIONAL_S
IDLE 2179 [(0,0)] HALF_D_PLUS_2 [2175] [] [] [] [] [2177,2178,2179,2180] CONDITIONAL_S
DISCARD 2180 [(1,0)] 0 [2175] [] [] [] [] [2177,2178,2179,2180] CONDITIONAL_S
IDLE 2181 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 2182 [(0,1)] D [] [] [] [] [] [] none
MERGE 2183 [(0,1),(0,0)] D [] [2185,2186,2187,2188] [] [] [((0,0),(0,1))] [] none
DISCARD 2184 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2185 [(0,1),(0,0)] D [2183] [] [] [] [((0,0),(0,1))] [2185,2186,2187,2188] CONDITIONAL_S
Y_MEAS 2186 [(0,1)] HALF_D_PLUS_2 [2183] [] [] [] [] [2185,2186,2187,2188] CONDITIONAL_S
IDLE 2187 [(0,0)] HALF_D_PLUS_2 [2183] [] [] [] [] [2185,2186,2187,2188] CONDITIONAL_S
DISCARD 2188 [(0,1)] 0 [2183] [] [] [] [] [2185,2186,2187,2188] CONDITIONAL_S
IDLE 2189 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 2190 [(1,0)] D [] [] [] [] [] [] none
MERGE 2191 [(1,0),(0,0)] D [] [2193,2194,2195,2196] [] [] [((0,0),(1,0))] [] none
DISCARD 2192 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2193 [(1,0),(0,0)] D [2191] [] [] [] [((0,0),(1,0))] [2193,2194,2195,2196] CONDITIONAL_S
Y_MEAS 2194 [(1,0)] HALF_D_PLUS_2 [2191] [] [] [] [] [2193,2194,2195,2196] CONDITIONAL_S
IDLE 2195 [(0,0)] HALF_D_PLUS_2 [2191] [] [] [] [] [2193,2194,2195,2196] CONDITIONAL_S
DISCARD 2196 [(1,0)] 0 [2191] [] [] [] [] [2193,2194,2195,2196] CONDITIONAL_S
IDLE 2197 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 2198 [(0,1)] D [] [] [] [] [] [] none
MERGE 2199 [(0,1),(0,0)] D [] [2201,2202,2203,2204] [] [] [((0,0),(0,1))] [] none
DISCARD 2200 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2201 [(0,1),(0,0)] D [2199] [] [] [] [((0,0),(0,1))] [2201,2202,2203,2204] CONDITIONAL_S
Y_MEAS 2202 [(0,1)] HALF_D_PLUS_2 [2199] [] [] [] [] [2201,2202,2203,2204] CONDITIONAL_S
IDLE 2203 [(0,0)] HALF_D_PLUS_2 [2199] [] [] [] [] [2201,2202,2203,2204] CONDITIONAL_S
DISCARD 2204 [(0,1)] 0 [2199] [] [] [] [] [2201,2202,2203,2204] CONDITIONAL_S
IDLE 2205 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 2206 [(1,0)] D [] [] [] [] [] [] none
MERGE 2207 [(1,0),(0,0)] D [] [2209,2210,2211,2212] [] [] [((0,0),(1,0))] [] none
DISCARD 2208 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2209 [(1,0),(0,0)] D [2207] [] [] [] [((0,0),(1,0))] [2209,2210,2211,2212] CONDITIONAL_S
Y_MEAS 2210 [(1,0)] HALF_D_PLUS_2 [2207] [] [] [] [] [2209,2210,2211,2212] CONDITIONAL_S
IDLE 2211 [(0,0)] HALF_D_PLUS_2 [2207] [] [] [] [] [2209,2210,2211,2212] CONDITIONAL_S
DISCARD 2212 [(1,0)] 0 [2207] [] [] [] [] [2209,2210,2211,2212] CONDITIONAL_S
IDLE 2213 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 2214 [(0,1)] D [] [] [] [] [] [] none
MERGE 2215 [(0,1),(0,0)] D [] [2217,2218,2219,2220] [] [] [((0,0),(0,1))] [] none
DISCARD 2216 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2217 [(0,1),(0,0)] D [2215] [] [] [] [((0,0),(0,1))] [2217,2218,2219,2220] CONDITIONAL_S
Y_MEAS 2218 [(0,1)] HALF_D_PLUS_2 [2215] [] [] [] [] [2217,2218,2219,2220] CONDITIONAL_S
IDLE 2219 [(0,0)] HALF_D_PLUS_2 [2215] [] [] [] [] [2217,2218,2219,2220] CONDITIONAL_S
DISCARD 2220 [(0,1)] 0 [2215] [] [] [] [] [2217,2218,2219,2220] CONDITIONAL_S
IDLE 2221 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 2222 [(1,0)] D [] [] [] [] [] [] none
MERGE 2223 [(1,0),(0,0)] D [] [2225,2226,2227,2228] [] [] [((0,0),(1,0))] [] none
DISCARD 2224 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2225 [(1,0),(0,0)] D [2223] [] [] [] [((0,0),(1,0))] [2225,2226,2227,2228] CONDITIONAL_S
Y_MEAS 2226 [(1,0)] HALF_D_PLUS_2 [2223] [] [] [] [] [2225,2226,2227,2228] CONDITIONAL_S
IDLE 2227 [(0,0)] HALF_D_PLUS_2 [2223] [] [] [] [] [2225,2226,2227,2228] CONDITIONAL_S
DISCARD 2228 [(1,0)] 0 [2223] [] [] [] [] [2225,2226,2227,2228] CONDITIONAL_S
IDLE 2229 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 2230 [(0,1)] D [] [] [] [] [] [] none
MERGE 2231 [(0,1),(0,0)] D [] [2233,2234,2235,2236] [] [] [((0,0),(0,1))] [] none
DISCARD 2232 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2233 [(0,1),(0,0)] D [2231] [] [] [] [((0,0),(0,1))] [2233,2234,2235,2236] CONDITIONAL_S
Y_MEAS 2234 [(0,1)] HALF_D_PLUS_2 [2231] [] [] [] [] [2233,2234,2235,2236] CONDITIONAL_S
IDLE 2235 [(0,0)] HALF_D_PLUS_2 [2231] [] [] [] [] [2233,2234,2235,2236] CONDITIONAL_S
DISCARD 2236 [(0,1)] 0 [2231] [] [] [] [] [2233,2234,2235,2236] CONDITIONAL_S
IDLE 2237 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 2238 [(1,0)] D [] [] [] [] [] [] none
MERGE 2239 [(1,0),(0,0)] D [] [2241,2242,2243,2244] [] [] [((0,0),(1,0))] [] none
DISCARD 2240 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2241 [(1,0),(0,0)] D [2239] [] [] [] [((0,0),(1,0))] [2241,2242,2243,2244] CONDITIONAL_S
Y_MEAS 2242 [(1,0)] HALF_D_PLUS_2 [2239] [] [] [] [] [2241,2242,2243,2244] CONDITIONAL_S
IDLE 2243 [(0,0)] HALF_D_PLUS_2 [2239] [] [] [] [] [2241,2242,2243,2244] CONDITIONAL_S
DISCARD 2244 [(1,0)] 0 [2239] [] [] [] [] [2241,2242,2243,2244] CONDITIONAL_S
IDLE 2245 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 2246 [(0,1)] D [] [] [] [] [] [] none
MERGE 2247 [(0,1),(0,0)] D [] [2249,2250,2251,2252] [] [] [((0,0),(0,1))] [] none
DISCARD 2248 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2249 [(0,1),(0,0)] D [2247] [] [] [] [((0,0),(0,1))] [2249,2250,2251,2252] CONDITIONAL_S
Y_MEAS 2250 [(0,1)] HALF_D_PLUS_2 [2247] [] [] [] [] [2249,2250,2251,2252] CONDITIONAL_S
IDLE 2251 [(0,0)] HALF_D_PLUS_2 [2247] [] [] [] [] [2249,2250,2251,2252] CONDITIONAL_S
DISCARD 2252 [(0,1)] 0 [2247] [] [] [] [] [2249,2250,2251,2252] CONDITIONAL_S
IDLE 2253 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 2254 [(1,0)] D [] [] [] [] [] [] none
MERGE 2255 [(1,0),(0,0)] D [] [2257,2258,2259,2260] [] [] [((0,0),(1,0))] [] none
DISCARD 2256 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2257 [(1,0),(0,0)] D [2255] [] [] [] [((0,0),(1,0))] [2257,2258,2259,2260] CONDITIONAL_S
Y_MEAS 2258 [(1,0)] HALF_D_PLUS_2 [2255] [] [] [] [] [2257,2258,2259,2260] CONDITIONAL_S
IDLE 2259 [(0,0)] HALF_D_PLUS_2 [2255] [] [] [] [] [2257,2258,2259,2260] CONDITIONAL_S
DISCARD 2260 [(1,0)] 0 [2255] [] [] [] [] [2257,2258,2259,2260] CONDITIONAL_S
IDLE 2261 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 2262 [(0,1)] D [] [] [] [] [] [] none
MERGE 2263 [(0,1),(0,0)] D [] [2265,2266,2267,2268] [] [] [((0,0),(0,1))] [] none
DISCARD 2264 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2265 [(0,1),(0,0)] D [2263] [] [] [] [((0,0),(0,1))] [2265,2266,2267,2268] CONDITIONAL_S
Y_MEAS 2266 [(0,1)] HALF_D_PLUS_2 [2263] [] [] [] [] [2265,2266,2267,2268] CONDITIONAL_S
IDLE 2267 [(0,0)] HALF_D_PLUS_2 [2263] [] [] [] [] [2265,2266,2267,2268] CONDITIONAL_S
DISCARD 2268 [(0,1)] 0 [2263] [] [] [] [] [2265,2266,2267,2268] CONDITIONAL_S
IDLE 2269 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2270 [(1,0)] D [] [] [] [] [] [] none
MERGE 2271 [(1,0),(0,0)] D [] [2273,2274,2275,2276] [] [] [((0,0),(1,0))] [] none
DISCARD 2272 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2273 [(1,0),(0,0)] D [2271] [] [] [] [((0,0),(1,0))] [2273,2274,2275,2276] CONDITIONAL_S
Y_MEAS 2274 [(1,0)] HALF_D_PLUS_2 [2271] [] [] [] [] [2273,2274,2275,2276] CONDITIONAL_S
IDLE 2275 [(0,0)] HALF_D_PLUS_2 [2271] [] [] [] [] [2273,2274,2275,2276] CONDITIONAL_S
DISCARD 2276 [(1,0)] 0 [2271] [] [] [] [] [2273,2274,2275,2276] CONDITIONAL_S
IDLE 2277 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 2278 [(0,1)] D [] [] [] [] [] [] none
MERGE 2279 [(0,1),(0,0)] D [] [2281,2282,2283,2284] [] [] [((0,0),(0,1))] [] none
DISCARD 2280 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2281 [(0,1),(0,0)] D [2279] [] [] [] [((0,0),(0,1))] [2281,2282,2283,2284] CONDITIONAL_S
Y_MEAS 2282 [(0,1)] HALF_D_PLUS_2 [2279] [] [] [] [] [2281,2282,2283,2284] CONDITIONAL_S
IDLE 2283 [(0,0)] HALF_D_PLUS_2 [2279] [] [] [] [] [2281,2282,2283,2284] CONDITIONAL_S
DISCARD 2284 [(0,1)] 0 [2279] [] [] [] [] [2281,2282,2283,2284] CONDITIONAL_S
IDLE 2285 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 2286 [(1,0)] D [] [] [] [] [] [] none
MERGE 2287 [(1,0),(0,0)] D [] [2289,2290,2291,2292] [] [] [((0,0),(1,0))] [] none
DISCARD 2288 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2289 [(1,0),(0,0)] D [2287] [] [] [] [((0,0),(1,0))] [2289,2290,2291,2292] CONDITIONAL_S
Y_MEAS 2290 [(1,0)] HALF_D_PLUS_2 [2287] [] [] [] [] [2289,2290,2291,2292] CONDITIONAL_S
IDLE 2291 [(0,0)] HALF_D_PLUS_2 [2287] [] [] [] [] [2289,2290,2291,2292] CONDITIONAL_S
DISCARD 2292 [(1,0)] 0 [2287] [] [] [] [] [2289,2290,2291,2292] CONDITIONAL_S
IDLE 2293 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 2294 [(0,1)] D [] [] [] [] [] [] none
MERGE 2295 [(0,1),(0,0)] D [] [2297,2298,2299,2300] [] [] [((0,0),(0,1))] [] none
DISCARD 2296 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2297 [(0,1),(0,0)] D [2295] [] [] [] [((0,0),(0,1))] [2297,2298,2299,2300] CONDITIONAL_S
Y_MEAS 2298 [(0,1)] HALF_D_PLUS_2 [2295] [] [] [] [] [2297,2298,2299,2300] CONDITIONAL_S
IDLE 2299 [(0,0)] HALF_D_PLUS_2 [2295] [] [] [] [] [2297,2298,2299,2300] CONDITIONAL_S
DISCARD 2300 [(0,1)] 0 [2295] [] [] [] [] [2297,2298,2299,2300] CONDITIONAL_S
IDLE 2301 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 2302 [(1,0)] D [] [] [] [] [] [] none
MERGE 2303 [(1,0),(0,0)] D [] [2305,2306,2307,2308] [] [] [((0,0),(1,0))] [] none
DISCARD 2304 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2305 [(1,0),(0,0)] D [2303] [] [] [] [((0,0),(1,0))] [2305,2306,2307,2308] CONDITIONAL_S
Y_MEAS 2306 [(1,0)] HALF_D_PLUS_2 [2303] [] [] [] [] [2305,2306,2307,2308] CONDITIONAL_S
IDLE 2307 [(0,0)] HALF_D_PLUS_2 [2303] [] [] [] [] [2305,2306,2307,2308] CONDITIONAL_S
DISCARD 2308 [(1,0)] 0 [2303] [] [] [] [] [2305,2306,2307,2308] CONDITIONAL_S
IDLE 2309 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 2310 [(0,1)] D [] [] [] [] [] [] none
MERGE 2311 [(0,1),(0,0)] D [] [2313,2314,2315,2316] [] [] [((0,0),(0,1))] [] none
DISCARD 2312 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2313 [(0,1),(0,0)] D [2311] [] [] [] [((0,0),(0,1))] [2313,2314,2315,2316] CONDITIONAL_S
Y_MEAS 2314 [(0,1)] HALF_D_PLUS_2 [2311] [] [] [] [] [2313,2314,2315,2316] CONDITIONAL_S
IDLE 2315 [(0,0)] HALF_D_PLUS_2 [2311] [] [] [] [] [2313,2314,2315,2316] CONDITIONAL_S
DISCARD 2316 [(0,1)] 0 [2311] [] [] [] [] [2313,2314,2315,2316] CONDITIONAL_S
IDLE 2317 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 2318 [(1,0)] D [] [] [] [] [] [] none
MERGE 2319 [(1,0),(0,0)] D [] [2321,2322,2323,2324] [] [] [((0,0),(1,0))] [] none
DISCARD 2320 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2321 [(1,0),(0,0)] D [2319] [] [] [] [((0,0),(1,0))] [2321,2322,2323,2324] CONDITIONAL_S
Y_MEAS 2322 [(1,0)] HALF_D_PLUS_2 [2319] [] [] [] [] [2321,2322,2323,2324] CONDITIONAL_S
IDLE 2323 [(0,0)] HALF_D_PLUS_2 [2319] [] [] [] [] [2321,2322,2323,2324] CONDITIONAL_S
DISCARD 2324 [(1,0)] 0 [2319] [] [] [] [] [2321,2322,2323,2324] CONDITIONAL_S
IDLE 2325 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2326 [(0,1)] D [] [] [] [] [] [] none
MERGE 2327 [(0,1),(0,0)] D [] [2329,2330,2331,2332] [] [] [((0,0),(0,1))] [] none
DISCARD 2328 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2329 [(0,1),(0,0)] D [2327] [] [] [] [((0,0),(0,1))] [2329,2330,2331,2332] CONDITIONAL_S
Y_MEAS 2330 [(0,1)] HALF_D_PLUS_2 [2327] [] [] [] [] [2329,2330,2331,2332] CONDITIONAL_S
IDLE 2331 [(0,0)] HALF_D_PLUS_2 [2327] [] [] [] [] [2329,2330,2331,2332] CONDITIONAL_S
DISCARD 2332 [(0,1)] 0 [2327] [] [] [] [] [2329,2330,2331,2332] CONDITIONAL_S
IDLE 2333 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 2334 [(1,0)] D [] [] [] [] [] [] none
MERGE 2335 [(1,0),(0,0)] D [] [2337,2338,2339,2340] [] [] [((0,0),(1,0))] [] none
DISCARD 2336 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2337 [(1,0),(0,0)] D [2335] [] [] [] [((0,0),(1,0))] [2337,2338,2339,2340] CONDITIONAL_S
Y_MEAS 2338 [(1,0)] HALF_D_PLUS_2 [2335] [] [] [] [] [2337,2338,2339,2340] CONDITIONAL_S
IDLE 2339 [(0,0)] HALF_D_PLUS_2 [2335] [] [] [] [] [2337,2338,2339,2340] CONDITIONAL_S
DISCARD 2340 [(1,0)] 0 [2335] [] [] [] [] [2337,2338,2339,2340] CONDITIONAL_S
IDLE 2341 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 2342 [(0,1)] D [] [] [] [] [] [] none
MERGE 2343 [(0,1),(0,0)] D [] [2345,2346,2347,2348] [] [] [((0,0),(0,1))] [] none
DISCARD 2344 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2345 [(0,1),(0,0)] D [2343] [] [] [] [((0,0),(0,1))] [2345,2346,2347,2348] CONDITIONAL_S
Y_MEAS 2346 [(0,1)] HALF_D_PLUS_2 [2343] [] [] [] [] [2345,2346,2347,2348] CONDITIONAL_S
IDLE 2347 [(0,0)] HALF_D_PLUS_2 [2343] [] [] [] [] [2345,2346,2347,2348] CONDITIONAL_S
DISCARD 2348 [(0,1)] 0 [2343] [] [] [] [] [2345,2346,2347,2348] CONDITIONAL_S
IDLE 2349 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 2350 [(1,0)] D [] [] [] [] [] [] none
MERGE 2351 [(1,0),(0,0)] D [] [2353,2354,2355,2356] [] [] [((0,0),(1,0))] [] none
DISCARD 2352 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2353 [(1,0),(0,0)] D [2351] [] [] [] [((0,0),(1,0))] [2353,2354,2355,2356] CONDITIONAL_S
Y_MEAS 2354 [(1,0)] HALF_D_PLUS_2 [2351] [] [] [] [] [2353,2354,2355,2356] CONDITIONAL_S
IDLE 2355 [(0,0)] HALF_D_PLUS_2 [2351] [] [] [] [] [2353,2354,2355,2356] CONDITIONAL_S
DISCARD 2356 [(1,0)] 0 [2351] [] [] [] [] [2353,2354,2355,2356] CONDITIONAL_S
IDLE 2357 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2358 [(0,1)] D [] [] [] [] [] [] none
MERGE 2359 [(0,1),(0,0)] D [] [2361,2362,2363,2364] [] [] [((0,0),(0,1))] [] none
DISCARD 2360 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2361 [(0,1),(0,0)] D [2359] [] [] [] [((0,0),(0,1))] [2361,2362,2363,2364] CONDITIONAL_S
Y_MEAS 2362 [(0,1)] HALF_D_PLUS_2 [2359] [] [] [] [] [2361,2362,2363,2364] CONDITIONAL_S
IDLE 2363 [(0,0)] HALF_D_PLUS_2 [2359] [] [] [] [] [2361,2362,2363,2364] CONDITIONAL_S
DISCARD 2364 [(0,1)] 0 [2359] [] [] [] [] [2361,2362,2363,2364] CONDITIONAL_S
IDLE 2365 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2366 [(1,0)] D [] [] [] [] [] [] none
MERGE 2367 [(1,0),(0,0)] D [] [2369,2370,2371,2372] [] [] [((0,0),(1,0))] [] none
DISCARD 2368 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2369 [(1,0),(0,0)] D [2367] [] [] [] [((0,0),(1,0))] [2369,2370,2371,2372] CONDITIONAL_S
Y_MEAS 2370 [(1,0)] HALF_D_PLUS_2 [2367] [] [] [] [] [2369,2370,2371,2372] CONDITIONAL_S
IDLE 2371 [(0,0)] HALF_D_PLUS_2 [2367] [] [] [] [] [2369,2370,2371,2372] CONDITIONAL_S
DISCARD 2372 [(1,0)] 0 [2367] [] [] [] [] [2369,2370,2371,2372] CONDITIONAL_S
IDLE 2373 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 2374 [(0,1)] D [] [] [] [] [] [] none
MERGE 2375 [(0,1),(0,0)] D [] [2377,2378,2379,2380] [] [] [((0,0),(0,1))] [] none
DISCARD 2376 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2377 [(0,1),(0,0)] D [2375] [] [] [] [((0,0),(0,1))] [2377,2378,2379,2380] CONDITIONAL_S
Y_MEAS 2378 [(0,1)] HALF_D_PLUS_2 [2375] [] [] [] [] [2377,2378,2379,2380] CONDITIONAL_S
IDLE 2379 [(0,0)] HALF_D_PLUS_2 [2375] [] [] [] [] [2377,2378,2379,2380] CONDITIONAL_S
DISCARD 2380 [(0,1)] 0 [2375] [] [] [] [] [2377,2378,2379,2380] CONDITIONAL_S
IDLE 2381 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2382 [(1,0)] D [] [] [] [] [] [] none
MERGE 2383 [(1,0),(0,0)] D [] [2385,2386,2387,2388] [] [] [((0,0),(1,0))] [] none
DISCARD 2384 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2385 [(1,0),(0,0)] D [2383] [] [] [] [((0,0),(1,0))] [2385,2386,2387,2388] CONDITIONAL_S
Y_MEAS 2386 [(1,0)] HALF_D_PLUS_2 [2383] [] [] [] [] [2385,2386,2387,2388] CONDITIONAL_S
IDLE 2387 [(0,0)] HALF_D_PLUS_2 [2383] [] [] [] [] [2385,2386,2387,2388] CONDITIONAL_S
DISCARD 2388 [(1,0)] 0 [2383] [] [] [] [] [2385,2386,2387,2388] CONDITIONAL_S
IDLE 2389 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 2390 [(0,1)] D [] [] [] [] [] [] none
MERGE 2391 [(0,1),(0,0)] D [] [2393,2394,2395,2396] [] [] [((0,0),(0,1))] [] none
DISCARD 2392 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2393 [(0,1),(0,0)] D [2391] [] [] [] [((0,0),(0,1))] [2393,2394,2395,2396] CONDITIONAL_S
Y_MEAS 2394 [(0,1)] HALF_D_PLUS_2 [2391] [] [] [] [] [2393,2394,2395,2396] CONDITIONAL_S
IDLE 2395 [(0,0)] HALF_D_PLUS_2 [2391] [] [] [] [] [2393,2394,2395,2396] CONDITIONAL_S
DISCARD 2396 [(0,1)] 0 [2391] [] [] [] [] [2393,2394,2395,2396] CONDITIONAL_S
IDLE 2397 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2398 [(1,0)] D [] [] [] [] [] [] none
MERGE 2399 [(1,0),(0,0)] D [] [2401,2402,2403,2404] [] [] [((0,0),(1,0))] [] none
DISCARD 2400 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2401 [(1,0),(0,0)] D [2399] [] [] [] [((0,0),(1,0))] [2401,2402,2403,2404] CONDITIONAL_S
Y_MEAS 2402 [(1,0)] HALF_D_PLUS_2 [2399] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
IDLE 2403 [(0,0)] HALF_D_PLUS_2 [2399] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
DISCARD 2404 [(1,0)] 0 [2399] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
IDLE 2405 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 2406 [(0,1)] D [] [] [] [] [] [] none
MERGE 2407 [(0,1),(0,0)] D [] [2409,2410,2411,2412] [] [] [((0,0),(0,1))] [] none
DISCARD 2408 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2409 [(0,1),(0,0)] D [2407] [] [] [] [((0,0),(0,1))] [2409,2410,2411,2412] CONDITIONAL_S
Y_MEAS 2410 [(0,1)] HALF_D_PLUS_2 [2407] [] [] [] [] [2409,2410,2411,2412] CONDITIONAL_S
IDLE 2411 [(0,0)] HALF_D_PLUS_2 [2407] [] [] [] [] [2409,2410,2411,2412] CONDITIONAL_S
DISCARD 2412 [(0,1)] 0 [2407] [] [] [] [] [2409,2410,2411,2412] CONDITIONAL_S
IDLE 2413 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2414 [(1,0)] D [] [] [] [] [] [] none
MERGE 2415 [(1,0),(0,0)] D [] [2417,2418,2419,2420] [] [] [((0,0),(1,0))] [] none
DISCARD 2416 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2417 [(1,0),(0,0)] D [2415] [] [] [] [((0,0),(1,0))] [2417,2418,2419,2420] CONDITIONAL_S
Y_MEAS 2418 [(1,0)] HALF_D_PLUS_2 [2415] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
IDLE 2419 [(0,0)] HALF_D_PLUS_2 [2415] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
DISCARD 2420 [(1,0)] 0 [2415] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
IDLE 2421 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2422 [(0,1)] D [] [] [] [] [] [] none
MERGE 2423 [(0,1),(0,0)] D [] [2425,2426,2427,2428] [] [] [((0,0),(0,1))] [] none
DISCARD 2424 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2425 [(0,1),(0,0)] D [2423] [] [] [] [((0,0),(0,1))] [2425,2426,2427,2428] CONDITIONAL_S
Y_MEAS 2426 [(0,1)] HALF_D_PLUS_2 [2423] [] [] [] [] [2425,2426,2427,2428] CONDITIONAL_S
IDLE 2427 [(0,0)] HALF_D_PLUS_2 [2423] [] [] [] [] [2425,2426,2427,2428] CONDITIONAL_S
DISCARD 2428 [(0,1)] 0 [2423] [] [] [] [] [2425,2426,2427,2428] CONDITIONAL_S
IDLE 2429 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 2430 [(1,0)] D [] [] [] [] [] [] none
MERGE 2431 [(1,0),(0,0)] D [] [2433,2434,2435,2436] [] [] [((0,0),(1,0))] [] none
DISCARD 2432 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2433 [(1,0),(0,0)] D [2431] [] [] [] [((0,0),(1,0))] [2433,2434,2435,2436] CONDITIONAL_S
Y_MEAS 2434 [(1,0)] HALF_D_PLUS_2 [2431] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
IDLE 2435 [(0,0)] HALF_D_PLUS_2 [2431] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
DISCARD 2436 [(1,0)] 0 [2431] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
IDLE 2437 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 2438 [(0,1)] D [] [] [] [] [] [] none
MERGE 2439 [(0,1),(0,0)] D [] [2441,2442,2443,2444] [] [] [((0,0),(0,1))] [] none
DISCARD 2440 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2441 [(0,1),(0,0)] D [2439] [] [] [] [((0,0),(0,1))] [2441,2442,2443,2444] CONDITIONAL_S
Y_MEAS 2442 [(0,1)] HALF_D_PLUS_2 [2439] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
IDLE 2443 [(0,0)] HALF_D_PLUS_2 [2439] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
DISCARD 2444 [(0,1)] 0 [2439] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
IDLE 2445 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 2446 [(1,0)] D [] [] [] [] [] [] none
MERGE 2447 [(1,0),(0,0)] D [] [2449,2450,2451,2452] [] [] [((0,0),(1,0))] [] none
DISCARD 2448 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2449 [(1,0),(0,0)] D [2447] [] [] [] [((0,0),(1,0))] [2449,2450,2451,2452] CONDITIONAL_S
Y_MEAS 2450 [(1,0)] HALF_D_PLUS_2 [2447] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
IDLE 2451 [(0,0)] HALF_D_PLUS_2 [2447] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
DISCARD 2452 [(1,0)] 0 [2447] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
IDLE 2453 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 2454 [(0,1)] D [] [] [] [] [] [] none
MERGE 2455 [(0,1),(0,0)] D [] [2457,2458,2459,2460] [] [] [((0,0),(0,1))] [] none
DISCARD 2456 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2457 [(0,1),(0,0)] D [2455] [] [] [] [((0,0),(0,1))] [2457,2458,2459,2460] CONDITIONAL_S
Y_MEAS 2458 [(0,1)] HALF_D_PLUS_2 [2455] [] [] [] [] [2457,2458,2459,2460] CONDITIONAL_S
IDLE 2459 [(0,0)] HALF_D_PLUS_2 [2455] [] [] [] [] [2457,2458,2459,2460] CONDITIONAL_S
DISCARD 2460 [(0,1)] 0 [2455] [] [] [] [] [2457,2458,2459,2460] CONDITIONAL_S
IDLE 2461 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 2462 [(1,0)] D [] [] [] [] [] [] none
MERGE 2463 [(1,0),(0,0)] D [] [2465,2466,2467,2468] [] [] [((0,0),(1,0))] [] none
DISCARD 2464 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2465 [(1,0),(0,0)] D [2463] [] [] [] [((0,0),(1,0))] [2465,2466,2467,2468] CONDITIONAL_S
Y_MEAS 2466 [(1,0)] HALF_D_PLUS_2 [2463] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
IDLE 2467 [(0,0)] HALF_D_PLUS_2 [2463] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
DISCARD 2468 [(1,0)] 0 [2463] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
IDLE 2469 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 2470 [(0,1)] D [] [] [] [] [] [] none
MERGE 2471 [(0,1),(0,0)] D [] [2473,2474,2475,2476] [] [] [((0,0),(0,1))] [] none
DISCARD 2472 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2473 [(0,1),(0,0)] D [2471] [] [] [] [((0,0),(0,1))] [2473,2474,2475,2476] CONDITIONAL_S
Y_MEAS 2474 [(0,1)] HALF_D_PLUS_2 [2471] [] [] [] [] [2473,2474,2475,2476] CONDITIONAL_S
IDLE 2475 [(0,0)] HALF_D_PLUS_2 [2471] [] [] [] [] [2473,2474,2475,2476] CONDITIONAL_S
DISCARD 2476 [(0,1)] 0 [2471] [] [] [] [] [2473,2474,2475,2476] CONDITIONAL_S
IDLE 2477 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 2478 [(1,0)] D [] [] [] [] [] [] none
MERGE 2479 [(1,0),(0,0)] D [] [2481,2482,2483,2484] [] [] [((0,0),(1,0))] [] none
DISCARD 2480 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2481 [(1,0),(0,0)] D [2479] [] [] [] [((0,0),(1,0))] [2481,2482,2483,2484] CONDITIONAL_S
Y_MEAS 2482 [(1,0)] HALF_D_PLUS_2 [2479] [] [] [] [] [2481,2482,2483,2484] CONDITIONAL_S
IDLE 2483 [(0,0)] HALF_D_PLUS_2 [2479] [] [] [] [] [2481,2482,2483,2484] CONDITIONAL_S
DISCARD 2484 [(1,0)] 0 [2479] [] [] [] [] [2481,2482,2483,2484] CONDITIONAL_S
IDLE 2485 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 2486 [(0,1)] D [] [] [] [] [] [] none
MERGE 2487 [(0,1),(0,0)] D [] [2489,2490,2491,2492] [] [] [((0,0),(0,1))] [] none
DISCARD 2488 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2489 [(0,1),(0,0)] D [2487] [] [] [] [((0,0),(0,1))] [2489,2490,2491,2492] CONDITIONAL_S
Y_MEAS 2490 [(0,1)] HALF_D_PLUS_2 [2487] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
IDLE 2491 [(0,0)] HALF_D_PLUS_2 [2487] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
DISCARD 2492 [(0,1)] 0 [2487] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
IDLE 2493 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 2494 [(1,0)] D [] [] [] [] [] [] none
MERGE 2495 [(1,0),(0,0)] D [] [2497,2498,2499,2500] [] [] [((0,0),(1,0))] [] none
DISCARD 2496 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2497 [(1,0),(0,0)] D [2495] [] [] [] [((0,0),(1,0))] [2497,2498,2499,2500] CONDITIONAL_S
Y_MEAS 2498 [(1,0)] HALF_D_PLUS_2 [2495] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
IDLE 2499 [(0,0)] HALF_D_PLUS_2 [2495] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
DISCARD 2500 [(1,0)] 0 [2495] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
IDLE 2501 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 2502 [(0,1)] D [] [] [] [] [] [] none
MERGE 2503 [(0,1),(0,0)] D [] [2505,2506,2507,2508] [] [] [((0,0),(0,1))] [] none
DISCARD 2504 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2505 [(0,1),(0,0)] D [2503] [] [] [] [((0,0),(0,1))] [2505,2506,2507,2508] CONDITIONAL_S
Y_MEAS 2506 [(0,1)] HALF_D_PLUS_2 [2503] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
IDLE 2507 [(0,0)] HALF_D_PLUS_2 [2503] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
DISCARD 2508 [(0,1)] 0 [2503] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
INJECT_T 2509 [(1,0)] D [] [] [] [] [] [] none
MERGE 2510 [(1,0),(0,0)] D [] [2512,2513,2514,2515] [] [] [((0,0),(1,0))] [] none
DISCARD 2511 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2512 [(1,0),(0,0)] D [2510] [] [] [] [((0,0),(1,0))] [2512,2513,2514,2515] CONDITIONAL_S
Y_MEAS 2513 [(1,0)] HALF_D_PLUS_2 [2510] [] [] [] [] [2512,2513,2514,2515] CONDITIONAL_S
IDLE 2514 [(0,0)] HALF_D_PLUS_2 [2510] [] [] [] [] [2512,2513,2514,2515] CONDITIONAL_S
DISCARD 2515 [(1,0)] 0 [2510] [] [] [] [] [2512,2513,2514,2515] CONDITIONAL_S
IDLE 2516 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2517 [(0,1)] D [] [] [] [] [] [] none
MERGE 2518 [(0,1),(0,0)] D [] [2520,2521,2522,2523] [] [] [((0,0),(0,1))] [] none
DISCARD 2519 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2520 [(0,1),(0,0)] D [2518] [] [] [] [((0,0),(0,1))] [2520,2521,2522,2523] CONDITIONAL_S
Y_MEAS 2521 [(0,1)] HALF_D_PLUS_2 [2518] [] [] [] [] [2520,2521,2522,2523] CONDITIONAL_S
IDLE 2522 [(0,0)] HALF_D_PLUS_2 [2518] [] [] [] [] [2520,2521,2522,2523] CONDITIONAL_S
DISCARD 2523 [(0,1)] 0 [2518] [] [] [] [] [2520,2521,2522,2523] CONDITIONAL_S
IDLE 2524 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2525 [(1,0)] D [] [] [] [] [] [] none
MERGE 2526 [(1,0),(0,0)] D [] [2528,2529,2530,2531] [] [] [((0,0),(1,0))] [] none
DISCARD 2527 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2528 [(1,0),(0,0)] D [2526] [] [] [] [((0,0),(1,0))] [2528,2529,2530,2531] CONDITIONAL_S
Y_MEAS 2529 [(1,0)] HALF_D_PLUS_2 [2526] [] [] [] [] [2528,2529,2530,2531] CONDITIONAL_S
IDLE 2530 [(0,0)] HALF_D_PLUS_2 [2526] [] [] [] [] [2528,2529,2530,2531] CONDITIONAL_S
DISCARD 2531 [(1,0)] 0 [2526] [] [] [] [] [2528,2529,2530,2531] CONDITIONAL_S
IDLE 2532 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 2533 [(0,1)] D [] [] [] [] [] [] none
MERGE 2534 [(0,1),(0,0)] D [] [2536,2537,2538,2539] [] [] [((0,0),(0,1))] [] none
DISCARD 2535 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2536 [(0,1),(0,0)] D [2534] [] [] [] [((0,0),(0,1))] [2536,2537,2538,2539] CONDITIONAL_S
Y_MEAS 2537 [(0,1)] HALF_D_PLUS_2 [2534] [] [] [] [] [2536,2537,2538,2539] CONDITIONAL_S
IDLE 2538 [(0,0)] HALF_D_PLUS_2 [2534] [] [] [] [] [2536,2537,2538,2539] CONDITIONAL_S
DISCARD 2539 [(0,1)] 0 [2534] [] [] [] [] [2536,2537,2538,2539] CONDITIONAL_S
IDLE 2540 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 2541 [(1,0)] D [] [] [] [] [] [] none
MERGE 2542 [(1,0),(0,0)] D [] [2544,2545,2546,2547] [] [] [((0,0),(1,0))] [] none
DISCARD 2543 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2544 [(1,0),(0,0)] D [2542] [] [] [] [((0,0),(1,0))] [2544,2545,2546,2547] CONDITIONAL_S
Y_MEAS 2545 [(1,0)] HALF_D_PLUS_2 [2542] [] [] [] [] [2544,2545,2546,2547] CONDITIONAL_S
IDLE 2546 [(0,0)] HALF_D_PLUS_2 [2542] [] [] [] [] [2544,2545,2546,2547] CONDITIONAL_S
DISCARD 2547 [(1,0)] 0 [2542] [] [] [] [] [2544,2545,2546,2547] CONDITIONAL_S
IDLE 2548 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 2549 [(0,1)] D [] [] [] [] [] [] none
MERGE 2550 [(0,1),(0,0)] D [] [2552,2553,2554,2555] [] [] [((0,0),(0,1))] [] none
DISCARD 2551 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2552 [(0,1),(0,0)] D [2550] [] [] [] [((0,0),(0,1))] [2552,2553,2554,2555] CONDITIONAL_S
Y_MEAS 2553 [(0,1)] HALF_D_PLUS_2 [2550] [] [] [] [] [2552,2553,2554,2555] CONDITIONAL_S
IDLE 2554 [(0,0)] HALF_D_PLUS_2 [2550] [] [] [] [] [2552,2553,2554,2555] CONDITIONAL_S
DISCARD 2555 [(0,1)] 0 [2550] [] [] [] [] [2552,2553,2554,2555] CONDITIONAL_S
IDLE 2556 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 2557 [(1,0)] D [] [] [] [] [] [] none
MERGE 2558 [(1,0),(0,0)] D [] [2560,2561,2562,2563] [] [] [((0,0),(1,0))] [] none
DISCARD 2559 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2560 [(1,0),(0,0)] D [2558] [] [] [] [((0,0),(1,0))] [2560,2561,2562,2563] CONDITIONAL_S
Y_MEAS 2561 [(1,0)] HALF_D_PLUS_2 [2558] [] [] [] [] [2560,2561,2562,2563] CONDITIONAL_S
IDLE 2562 [(0,0)] HALF_D_PLUS_2 [2558] [] [] [] [] [2560,2561,2562,2563] CONDITIONAL_S
DISCARD 2563 [(1,0)] 0 [2558] [] [] [] [] [2560,2561,2562,2563] CONDITIONAL_S
IDLE 2564 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 2565 [(0,1)] D [] [] [] [] [] [] none
MERGE 2566 [(0,1),(0,0)] D [] [2568,2569,2570,2571] [] [] [((0,0),(0,1))] [] none
DISCARD 2567 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2568 [(0,1),(0,0)] D [2566] [] [] [] [((0,0),(0,1))] [2568,2569,2570,2571] CONDITIONAL_S
Y_MEAS 2569 [(0,1)] HALF_D_PLUS_2 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
IDLE 2570 [(0,0)] HALF_D_PLUS_2 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
DISCARD 2571 [(0,1)] 0 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
IDLE 2572 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 2573 [(1,0)] D [] [] [] [] [] [] none
MERGE 2574 [(1,0),(0,0)] D [] [2576,2577,2578,2579] [] [] [((0,0),(1,0))] [] none
DISCARD 2575 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2576 [(1,0),(0,0)] D [2574] [] [] [] [((0,0),(1,0))] [2576,2577,2578,2579] CONDITIONAL_S
Y_MEAS 2577 [(1,0)] HALF_D_PLUS_2 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
IDLE 2578 [(0,0)] HALF_D_PLUS_2 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
DISCARD 2579 [(1,0)] 0 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
IDLE 2580 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 2581 [(0,1)] D [] [] [] [] [] [] none
MERGE 2582 [(0,1),(0,0)] D [] [2584,2585,2586,2587] [] [] [((0,0),(0,1))] [] none
DISCARD 2583 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2584 [(0,1),(0,0)] D [2582] [] [] [] [((0,0),(0,1))] [2584,2585,2586,2587] CONDITIONAL_S
Y_MEAS 2585 [(0,1)] HALF_D_PLUS_2 [2582] [] [] [] [] [2584,2585,2586,2587] CONDITIONAL_S
IDLE 2586 [(0,0)] HALF_D_PLUS_2 [2582] [] [] [] [] [2584,2585,2586,2587] CONDITIONAL_S
DISCARD 2587 [(0,1)] 0 [2582] [] [] [] [] [2584,2585,2586,2587] CONDITIONAL_S
IDLE 2588 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 2589 [(1,0)] D [] [] [] [] [] [] none
MERGE 2590 [(1,0),(0,0)] D [] [2592,2593,2594,2595] [] [] [((0,0),(1,0))] [] none
DISCARD 2591 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2592 [(1,0),(0,0)] D [2590] [] [] [] [((0,0),(1,0))] [2592,2593,2594,2595] CONDITIONAL_S
Y_MEAS 2593 [(1,0)] HALF_D_PLUS_2 [2590] [] [] [] [] [2592,2593,2594,2595] CONDITIONAL_S
IDLE 2594 [(0,0)] HALF_D_PLUS_2 [2590] [] [] [] [] [2592,2593,2594,2595] CONDITIONAL_S
DISCARD 2595 [(1,0)] 0 [2590] [] [] [] [] [2592,2593,2594,2595] CONDITIONAL_S
IDLE 2596 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 2597 [(0,1)] D [] [] [] [] [] [] none
MERGE 2598 [(0,1),(0,0)] D [] [2600,2601,2602,2603] [] [] [((0,0),(0,1))] [] none
DISCARD 2599 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2600 [(0,1),(0,0)] D [2598] [] [] [] [((0,0),(0,1))] [2600,2601,2602,2603] CONDITIONAL_S
Y_MEAS 2601 [(0,1)] HALF_D_PLUS_2 [2598] [] [] [] [] [2600,2601,2602,2603] CONDITIONAL_S
IDLE 2602 [(0,0)] HALF_D_PLUS_2 [2598] [] [] [] [] [2600,2601,2602,2603] CONDITIONAL_S
DISCARD 2603 [(0,1)] 0 [2598] [] [] [] [] [2600,2601,2602,2603] CONDITIONAL_S
IDLE 2604 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 2605 [(1,0)] D [] [] [] [] [] [] none
MERGE 2606 [(1,0),(0,0)] D [] [2608,2609,2610,2611] [] [] [((0,0),(1,0))] [] none
DISCARD 2607 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2608 [(1,0),(0,0)] D [2606] [] [] [] [((0,0),(1,0))] [2608,2609,2610,2611] CONDITIONAL_S
Y_MEAS 2609 [(1,0)] HALF_D_PLUS_2 [2606] [] [] [] [] [2608,2609,2610,2611] CONDITIONAL_S
IDLE 2610 [(0,0)] HALF_D_PLUS_2 [2606] [] [] [] [] [2608,2609,2610,2611] CONDITIONAL_S
DISCARD 2611 [(1,0)] 0 [2606] [] [] [] [] [2608,2609,2610,2611] CONDITIONAL_S
IDLE 2612 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 2613 [(0,1)] D [] [] [] [] [] [] none
MERGE 2614 [(0,1),(0,0)] D [] [2616,2617,2618,2619] [] [] [((0,0),(0,1))] [] none
DISCARD 2615 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2616 [(0,1),(0,0)] D [2614] [] [] [] [((0,0),(0,1))] [2616,2617,2618,2619] CONDITIONAL_S
Y_MEAS 2617 [(0,1)] HALF_D_PLUS_2 [2614] [] [] [] [] [2616,2617,2618,2619] CONDITIONAL_S
IDLE 2618 [(0,0)] HALF_D_PLUS_2 [2614] [] [] [] [] [2616,2617,2618,2619] CONDITIONAL_S
DISCARD 2619 [(0,1)] 0 [2614] [] [] [] [] [2616,2617,2618,2619] CONDITIONAL_S
IDLE 2620 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 2621 [(1,0)] D [] [] [] [] [] [] none
MERGE 2622 [(1,0),(0,0)] D [] [2624,2625,2626,2627] [] [] [((0,0),(1,0))] [] none
DISCARD 2623 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2624 [(1,0),(0,0)] D [2622] [] [] [] [((0,0),(1,0))] [2624,2625,2626,2627] CONDITIONAL_S
Y_MEAS 2625 [(1,0)] HALF_D_PLUS_2 [2622] [] [] [] [] [2624,2625,2626,2627] CONDITIONAL_S
IDLE 2626 [(0,0)] HALF_D_PLUS_2 [2622] [] [] [] [] [2624,2625,2626,2627] CONDITIONAL_S
DISCARD 2627 [(1,0)] 0 [2622] [] [] [] [] [2624,2625,2626,2627] CONDITIONAL_S
IDLE 2628 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2629 [(0,1)] D [] [] [] [] [] [] none
MERGE 2630 [(0,1),(0,0)] D [] [2632,2633,2634,2635] [] [] [((0,0),(0,1))] [] none
DISCARD 2631 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2632 [(0,1),(0,0)] D [2630] [] [] [] [((0,0),(0,1))] [2632,2633,2634,2635] CONDITIONAL_S
Y_MEAS 2633 [(0,1)] HALF_D_PLUS_2 [2630] [] [] [] [] [2632,2633,2634,2635] CONDITIONAL_S
IDLE 2634 [(0,0)] HALF_D_PLUS_2 [2630] [] [] [] [] [2632,2633,2634,2635] CONDITIONAL_S
DISCARD 2635 [(0,1)] 0 [2630] [] [] [] [] [2632,2633,2634,2635] CONDITIONAL_S
IDLE 2636 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 2637 [(1,0)] D [] [] [] [] [] [] none
MERGE 2638 [(1,0),(0,0)] D [] [2640,2641,2642,2643] [] [] [((0,0),(1,0))] [] none
DISCARD 2639 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2640 [(1,0),(0,0)] D [2638] [] [] [] [((0,0),(1,0))] [2640,2641,2642,2643] CONDITIONAL_S
Y_MEAS 2641 [(1,0)] HALF_D_PLUS_2 [2638] [] [] [] [] [2640,2641,2642,2643] CONDITIONAL_S
IDLE 2642 [(0,0)] HALF_D_PLUS_2 [2638] [] [] [] [] [2640,2641,2642,2643] CONDITIONAL_S
DISCARD 2643 [(1,0)] 0 [2638] [] [] [] [] [2640,2641,2642,2643] CONDITIONAL_S
IDLE 2644 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 2645 [(0,1)] D [] [] [] [] [] [] none
MERGE 2646 [(0,1),(0,0)] D [] [2648,2649,2650,2651] [] [] [((0,0),(0,1))] [] none
DISCARD 2647 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2648 [(0,1),(0,0)] D [2646] [] [] [] [((0,0),(0,1))] [2648,2649,2650,2651] CONDITIONAL_S
Y_MEAS 2649 [(0,1)] HALF_D_PLUS_2 [2646] [] [] [] [] [2648,2649,2650,2651] CONDITIONAL_S
IDLE 2650 [(0,0)] HALF_D_PLUS_2 [2646] [] [] [] [] [2648,2649,2650,2651] CONDITIONAL_S
DISCARD 2651 [(0,1)] 0 [2646] [] [] [] [] [2648,2649,2650,2651] CONDITIONAL_S
IDLE 2652 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 2653 [(1,0)] D [] [] [] [] [] [] none
MERGE 2654 [(1,0),(0,0)] D [] [2656,2657,2658,2659] [] [] [((0,0),(1,0))] [] none
DISCARD 2655 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2656 [(1,0),(0,0)] D [2654] [] [] [] [((0,0),(1,0))] [2656,2657,2658,2659] CONDITIONAL_S
Y_MEAS 2657 [(1,0)] HALF_D_PLUS_2 [2654] [] [] [] [] [2656,2657,2658,2659] CONDITIONAL_S
IDLE 2658 [(0,0)] HALF_D_PLUS_2 [2654] [] [] [] [] [2656,2657,2658,2659] CONDITIONAL_S
DISCARD 2659 [(1,0)] 0 [2654] [] [] [] [] [2656,2657,2658,2659] CONDITIONAL_S
IDLE 2660 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 2661 [(0,1)] D [] [] [] [] [] [] none
MERGE 2662 [(0,1),(0,0)] D [] [2664,2665,2666,2667] [] [] [((0,0),(0,1))] [] none
DISCARD 2663 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2664 [(0,1),(0,0)] D [2662] [] [] [] [((0,0),(0,1))] [2664,2665,2666,2667] CONDITIONAL_S
Y_MEAS 2665 [(0,1)] HALF_D_PLUS_2 [2662] [] [] [] [] [2664,2665,2666,2667] CONDITIONAL_S
IDLE 2666 [(0,0)] HALF_D_PLUS_2 [2662] [] [] [] [] [2664,2665,2666,2667] CONDITIONAL_S
DISCARD 2667 [(0,1)] 0 [2662] [] [] [] [] [2664,2665,2666,2667] CONDITIONAL_S
IDLE 2668 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 2669 [(1,0)] D [] [] [] [] [] [] none
MERGE 2670 [(1,0),(0,0)] D [] [2672,2673,2674,2675] [] [] [((0,0),(1,0))] [] none
DISCARD 2671 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2672 [(1,0),(0,0)] D [2670] [] [] [] [((0,0),(1,0))] [2672,2673,2674,2675] CONDITIONAL_S
Y_MEAS 2673 [(1,0)] HALF_D_PLUS_2 [2670] [] [] [] [] [2672,2673,2674,2675] CONDITIONAL_S
IDLE 2674 [(0,0)] HALF_D_PLUS_2 [2670] [] [] [] [] [2672,2673,2674,2675] CONDITIONAL_S
DISCARD 2675 [(1,0)] 0 [2670] [] [] [] [] [2672,2673,2674,2675] CONDITIONAL_S
IDLE 2676 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 2677 [(0,1)] D [] [] [] [] [] [] none
MERGE 2678 [(0,1),(0,0)] D [] [2680,2681,2682,2683] [] [] [((0,0),(0,1))] [] none
DISCARD 2679 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2680 [(0,1),(0,0)] D [2678] [] [] [] [((0,0),(0,1))] [2680,2681,2682,2683] CONDITIONAL_S
Y_MEAS 2681 [(0,1)] HALF_D_PLUS_2 [2678] [] [] [] [] [2680,2681,2682,2683] CONDITIONAL_S
IDLE 2682 [(0,0)] HALF_D_PLUS_2 [2678] [] [] [] [] [2680,2681,2682,2683] CONDITIONAL_S
DISCARD 2683 [(0,1)] 0 [2678] [] [] [] [] [2680,2681,2682,2683] CONDITIONAL_S
IDLE 2684 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2685 [(1,0)] D [] [] [] [] [] [] none
MERGE 2686 [(1,0),(0,0)] D [] [2688,2689,2690,2691] [] [] [((0,0),(1,0))] [] none
DISCARD 2687 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2688 [(1,0),(0,0)] D [2686] [] [] [] [((0,0),(1,0))] [2688,2689,2690,2691] CONDITIONAL_S
Y_MEAS 2689 [(1,0)] HALF_D_PLUS_2 [2686] [] [] [] [] [2688,2689,2690,2691] CONDITIONAL_S
IDLE 2690 [(0,0)] HALF_D_PLUS_2 [2686] [] [] [] [] [2688,2689,2690,2691] CONDITIONAL_S
DISCARD 2691 [(1,0)] 0 [2686] [] [] [] [] [2688,2689,2690,2691] CONDITIONAL_S
IDLE 2692 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2693 [(0,1)] D [] [] [] [] [] [] none
MERGE 2694 [(0,1),(0,0)] D [] [2696,2697,2698,2699] [] [] [((0,0),(0,1))] [] none
DISCARD 2695 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2696 [(0,1),(0,0)] D [2694] [] [] [] [((0,0),(0,1))] [2696,2697,2698,2699] CONDITIONAL_S
Y_MEAS 2697 [(0,1)] HALF_D_PLUS_2 [2694] [] [] [] [] [2696,2697,2698,2699] CONDITIONAL_S
IDLE 2698 [(0,0)] HALF_D_PLUS_2 [2694] [] [] [] [] [2696,2697,2698,2699] CONDITIONAL_S
DISCARD 2699 [(0,1)] 0 [2694] [] [] [] [] [2696,2697,2698,2699] CONDITIONAL_S
IDLE 2700 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 2701 [(1,0)] D [] [] [] [] [] [] none
MERGE 2702 [(1,0),(0,0)] D [] [2704,2705,2706,2707] [] [] [((0,0),(1,0))] [] none
DISCARD 2703 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2704 [(1,0),(0,0)] D [2702] [] [] [] [((0,0),(1,0))] [2704,2705,2706,2707] CONDITIONAL_S
Y_MEAS 2705 [(1,0)] HALF_D_PLUS_2 [2702] [] [] [] [] [2704,2705,2706,2707] CONDITIONAL_S
IDLE 2706 [(0,0)] HALF_D_PLUS_2 [2702] [] [] [] [] [2704,2705,2706,2707] CONDITIONAL_S
DISCARD 2707 [(1,0)] 0 [2702] [] [] [] [] [2704,2705,2706,2707] CONDITIONAL_S
IDLE 2708 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2709 [(0,1)] D [] [] [] [] [] [] none
MERGE 2710 [(0,1),(0,0)] D [] [2712,2713,2714,2715] [] [] [((0,0),(0,1))] [] none
DISCARD 2711 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2712 [(0,1),(0,0)] D [2710] [] [] [] [((0,0),(0,1))] [2712,2713,2714,2715] CONDITIONAL_S
Y_MEAS 2713 [(0,1)] HALF_D_PLUS_2 [2710] [] [] [] [] [2712,2713,2714,2715] CONDITIONAL_S
IDLE 2714 [(0,0)] HALF_D_PLUS_2 [2710] [] [] [] [] [2712,2713,2714,2715] CONDITIONAL_S
DISCARD 2715 [(0,1)] 0 [2710] [] [] [] [] [2712,2713,2714,2715] CONDITIONAL_S
IDLE 2716 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 2717 [(1,0)] D [] [] [] [] [] [] none
MERGE 2718 [(1,0),(0,0)] D [] [2720,2721,2722,2723] [] [] [((0,0),(1,0))] [] none
DISCARD 2719 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2720 [(1,0),(0,0)] D [2718] [] [] [] [((0,0),(1,0))] [2720,2721,2722,2723] CONDITIONAL_S
Y_MEAS 2721 [(1,0)] HALF_D_PLUS_2 [2718] [] [] [] [] [2720,2721,2722,2723] CONDITIONAL_S
IDLE 2722 [(0,0)] HALF_D_PLUS_2 [2718] [] [] [] [] [2720,2721,2722,2723] CONDITIONAL_S
DISCARD 2723 [(1,0)] 0 [2718] [] [] [] [] [2720,2721,2722,2723] CONDITIONAL_S
IDLE 2724 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 2725 [(0,1)] D [] [] [] [] [] [] none
MERGE 2726 [(0,1),(0,0)] D [] [2728,2729,2730,2731] [] [] [((0,0),(0,1))] [] none
DISCARD 2727 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2728 [(0,1),(0,0)] D [2726] [] [] [] [((0,0),(0,1))] [2728,2729,2730,2731] CONDITIONAL_S
Y_MEAS 2729 [(0,1)] HALF_D_PLUS_2 [2726] [] [] [] [] [2728,2729,2730,2731] CONDITIONAL_S
IDLE 2730 [(0,0)] HALF_D_PLUS_2 [2726] [] [] [] [] [2728,2729,2730,2731] CONDITIONAL_S
DISCARD 2731 [(0,1)] 0 [2726] [] [] [] [] [2728,2729,2730,2731] CONDITIONAL_S
IDLE 2732 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 2733 [(1,0)] D [] [] [] [] [] [] none
MERGE 2734 [(1,0),(0,0)] D [] [2736,2737,2738,2739] [] [] [((0,0),(1,0))] [] none
DISCARD 2735 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2736 [(1,0),(0,0)] D [2734] [] [] [] [((0,0),(1,0))] [2736,2737,2738,2739] CONDITIONAL_S
Y_MEAS 2737 [(1,0)] HALF_D_PLUS_2 [2734] [] [] [] [] [2736,2737,2738,2739] CONDITIONAL_S
IDLE 2738 [(0,0)] HALF_D_PLUS_2 [2734] [] [] [] [] [2736,2737,2738,2739] CONDITIONAL_S
DISCARD 2739 [(1,0)] 0 [2734] [] [] [] [] [2736,2737,2738,2739] CONDITIONAL_S
IDLE 2740 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 2741 [(0,1)] D [] [] [] [] [] [] none
MERGE 2742 [(0,1),(0,0)] D [] [2744,2745,2746,2747] [] [] [((0,0),(0,1))] [] none
DISCARD 2743 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2744 [(0,1),(0,0)] D [2742] [] [] [] [((0,0),(0,1))] [2744,2745,2746,2747] CONDITIONAL_S
Y_MEAS 2745 [(0,1)] HALF_D_PLUS_2 [2742] [] [] [] [] [2744,2745,2746,2747] CONDITIONAL_S
IDLE 2746 [(0,0)] HALF_D_PLUS_2 [2742] [] [] [] [] [2744,2745,2746,2747] CONDITIONAL_S
DISCARD 2747 [(0,1)] 0 [2742] [] [] [] [] [2744,2745,2746,2747] CONDITIONAL_S
IDLE 2748 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 2749 [(1,0)] D [] [] [] [] [] [] none
MERGE 2750 [(1,0),(0,0)] D [] [2752,2753,2754,2755] [] [] [((0,0),(1,0))] [] none
DISCARD 2751 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2752 [(1,0),(0,0)] D [2750] [] [] [] [((0,0),(1,0))] [2752,2753,2754,2755] CONDITIONAL_S
Y_MEAS 2753 [(1,0)] HALF_D_PLUS_2 [2750] [] [] [] [] [2752,2753,2754,2755] CONDITIONAL_S
IDLE 2754 [(0,0)] HALF_D_PLUS_2 [2750] [] [] [] [] [2752,2753,2754,2755] CONDITIONAL_S
DISCARD 2755 [(1,0)] 0 [2750] [] [] [] [] [2752,2753,2754,2755] CONDITIONAL_S
IDLE 2756 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 2757 [(0,1)] D [] [] [] [] [] [] none
MERGE 2758 [(0,1),(0,0)] D [] [2760,2761,2762,2763] [] [] [((0,0),(0,1))] [] none
DISCARD 2759 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2760 [(0,1),(0,0)] D [2758] [] [] [] [((0,0),(0,1))] [2760,2761,2762,2763] CONDITIONAL_S
Y_MEAS 2761 [(0,1)] HALF_D_PLUS_2 [2758] [] [] [] [] [2760,2761,2762,2763] CONDITIONAL_S
IDLE 2762 [(0,0)] HALF_D_PLUS_2 [2758] [] [] [] [] [2760,2761,2762,2763] CONDITIONAL_S
DISCARD 2763 [(0,1)] 0 [2758] [] [] [] [] [2760,2761,2762,2763] CONDITIONAL_S
IDLE 2764 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 2765 [(1,0)] D [] [] [] [] [] [] none
MERGE 2766 [(1,0),(0,0)] D [] [2768,2769,2770,2771] [] [] [((0,0),(1,0))] [] none
DISCARD 2767 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2768 [(1,0),(0,0)] D [2766] [] [] [] [((0,0),(1,0))] [2768,2769,2770,2771] CONDITIONAL_S
Y_MEAS 2769 [(1,0)] HALF_D_PLUS_2 [2766] [] [] [] [] [2768,2769,2770,2771] CONDITIONAL_S
IDLE 2770 [(0,0)] HALF_D_PLUS_2 [2766] [] [] [] [] [2768,2769,2770,2771] CONDITIONAL_S
DISCARD 2771 [(1,0)] 0 [2766] [] [] [] [] [2768,2769,2770,2771] CONDITIONAL_S
IDLE 2772 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 2773 [(0,1)] D [] [] [] [] [] [] none
MERGE 2774 [(0,1),(0,0)] D [] [2776,2777,2778,2779] [] [] [((0,0),(0,1))] [] none
DISCARD 2775 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2776 [(0,1),(0,0)] D [2774] [] [] [] [((0,0),(0,1))] [2776,2777,2778,2779] CONDITIONAL_S
Y_MEAS 2777 [(0,1)] HALF_D_PLUS_2 [2774] [] [] [] [] [2776,2777,2778,2779] CONDITIONAL_S
IDLE 2778 [(0,0)] HALF_D_PLUS_2 [2774] [] [] [] [] [2776,2777,2778,2779] CONDITIONAL_S
DISCARD 2779 [(0,1)] 0 [2774] [] [] [] [] [2776,2777,2778,2779] CONDITIONAL_S
IDLE 2780 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 2781 [(1,0)] D [] [] [] [] [] [] none
MERGE 2782 [(1,0),(0,0)] D [] [2784,2785,2786,2787] [] [] [((0,0),(1,0))] [] none
DISCARD 2783 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2784 [(1,0),(0,0)] D [2782] [] [] [] [((0,0),(1,0))] [2784,2785,2786,2787] CONDITIONAL_S
Y_MEAS 2785 [(1,0)] HALF_D_PLUS_2 [2782] [] [] [] [] [2784,2785,2786,2787] CONDITIONAL_S
IDLE 2786 [(0,0)] HALF_D_PLUS_2 [2782] [] [] [] [] [2784,2785,2786,2787] CONDITIONAL_S
DISCARD 2787 [(1,0)] 0 [2782] [] [] [] [] [2784,2785,2786,2787] CONDITIONAL_S
IDLE 2788 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 2789 [(0,1)] D [] [] [] [] [] [] none
MERGE 2790 [(0,1),(0,0)] D [] [2792,2793,2794,2795] [] [] [((0,0),(0,1))] [] none
DISCARD 2791 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2792 [(0,1),(0,0)] D [2790] [] [] [] [((0,0),(0,1))] [2792,2793,2794,2795] CONDITIONAL_S
Y_MEAS 2793 [(0,1)] HALF_D_PLUS_2 [2790] [] [] [] [] [2792,2793,2794,2795] CONDITIONAL_S
IDLE 2794 [(0,0)] HALF_D_PLUS_2 [2790] [] [] [] [] [2792,2793,2794,2795] CONDITIONAL_S
DISCARD 2795 [(0,1)] 0 [2790] [] [] [] [] [2792,2793,2794,2795] CONDITIONAL_S
IDLE 2796 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2797 [(1,0)] D [] [] [] [] [] [] none
MERGE 2798 [(1,0),(0,0)] D [] [2800,2801,2802,2803] [] [] [((0,0),(1,0))] [] none
DISCARD 2799 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2800 [(1,0),(0,0)] D [2798] [] [] [] [((0,0),(1,0))] [2800,2801,2802,2803] CONDITIONAL_S
Y_MEAS 2801 [(1,0)] HALF_D_PLUS_2 [2798] [] [] [] [] [2800,2801,2802,2803] CONDITIONAL_S
IDLE 2802 [(0,0)] HALF_D_PLUS_2 [2798] [] [] [] [] [2800,2801,2802,2803] CONDITIONAL_S
DISCARD 2803 [(1,0)] 0 [2798] [] [] [] [] [2800,2801,2802,2803] CONDITIONAL_S
IDLE 2804 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 2805 [(0,1)] D [] [] [] [] [] [] none
MERGE 2806 [(0,1),(0,0)] D [] [2808,2809,2810,2811] [] [] [((0,0),(0,1))] [] none
DISCARD 2807 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2808 [(0,1),(0,0)] D [2806] [] [] [] [((0,0),(0,1))] [2808,2809,2810,2811] CONDITIONAL_S
Y_MEAS 2809 [(0,1)] HALF_D_PLUS_2 [2806] [] [] [] [] [2808,2809,2810,2811] CONDITIONAL_S
IDLE 2810 [(0,0)] HALF_D_PLUS_2 [2806] [] [] [] [] [2808,2809,2810,2811] CONDITIONAL_S
DISCARD 2811 [(0,1)] 0 [2806] [] [] [] [] [2808,2809,2810,2811] CONDITIONAL_S
IDLE 2812 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 2813 [(1,0)] D [] [] [] [] [] [] none
MERGE 2814 [(1,0),(0,0)] D [] [2816,2817,2818,2819] [] [] [((0,0),(1,0))] [] none
DISCARD 2815 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2816 [(1,0),(0,0)] D [2814] [] [] [] [((0,0),(1,0))] [2816,2817,2818,2819] CONDITIONAL_S
Y_MEAS 2817 [(1,0)] HALF_D_PLUS_2 [2814] [] [] [] [] [2816,2817,2818,2819] CONDITIONAL_S
IDLE 2818 [(0,0)] HALF_D_PLUS_2 [2814] [] [] [] [] [2816,2817,2818,2819] CONDITIONAL_S
DISCARD 2819 [(1,0)] 0 [2814] [] [] [] [] [2816,2817,2818,2819] CONDITIONAL_S
IDLE 2820 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 2821 [(0,1)] D [] [] [] [] [] [] none
MERGE 2822 [(0,1),(0,0)] D [] [2824,2825,2826,2827] [] [] [((0,0),(0,1))] [] none
DISCARD 2823 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2824 [(0,1),(0,0)] D [2822] [] [] [] [((0,0),(0,1))] [2824,2825,2826,2827] CONDITIONAL_S
Y_MEAS 2825 [(0,1)] HALF_D_PLUS_2 [2822] [] [] [] [] [2824,2825,2826,2827] CONDITIONAL_S
IDLE 2826 [(0,0)] HALF_D_PLUS_2 [2822] [] [] [] [] [2824,2825,2826,2827] CONDITIONAL_S
DISCARD 2827 [(0,1)] 0 [2822] [] [] [] [] [2824,2825,2826,2827] CONDITIONAL_S
IDLE 2828 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 2829 [(1,0)] D [] [] [] [] [] [] none
MERGE 2830 [(1,0),(0,0)] D [] [2832,2833,2834,2835] [] [] [((0,0),(1,0))] [] none
DISCARD 2831 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2832 [(1,0),(0,0)] D [2830] [] [] [] [((0,0),(1,0))] [2832,2833,2834,2835] CONDITIONAL_S
Y_MEAS 2833 [(1,0)] HALF_D_PLUS_2 [2830] [] [] [] [] [2832,2833,2834,2835] CONDITIONAL_S
IDLE 2834 [(0,0)] HALF_D_PLUS_2 [2830] [] [] [] [] [2832,2833,2834,2835] CONDITIONAL_S
DISCARD 2835 [(1,0)] 0 [2830] [] [] [] [] [2832,2833,2834,2835] CONDITIONAL_S
IDLE 2836 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 2837 [(0,1)] D [] [] [] [] [] [] none
MERGE 2838 [(0,1),(0,0)] D [] [2840,2841,2842,2843] [] [] [((0,0),(0,1))] [] none
DISCARD 2839 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2840 [(0,1),(0,0)] D [2838] [] [] [] [((0,0),(0,1))] [2840,2841,2842,2843] CONDITIONAL_S
Y_MEAS 2841 [(0,1)] HALF_D_PLUS_2 [2838] [] [] [] [] [2840,2841,2842,2843] CONDITIONAL_S
IDLE 2842 [(0,0)] HALF_D_PLUS_2 [2838] [] [] [] [] [2840,2841,2842,2843] CONDITIONAL_S
DISCARD 2843 [(0,1)] 0 [2838] [] [] [] [] [2840,2841,2842,2843] CONDITIONAL_S
IDLE 2844 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 2845 [(1,0)] D [] [] [] [] [] [] none
MERGE 2846 [(1,0),(0,0)] D [] [2848,2849,2850,2851] [] [] [((0,0),(1,0))] [] none
DISCARD 2847 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2848 [(1,0),(0,0)] D [2846] [] [] [] [((0,0),(1,0))] [2848,2849,2850,2851] CONDITIONAL_S
Y_MEAS 2849 [(1,0)] HALF_D_PLUS_2 [2846] [] [] [] [] [2848,2849,2850,2851] CONDITIONAL_S
IDLE 2850 [(0,0)] HALF_D_PLUS_2 [2846] [] [] [] [] [2848,2849,2850,2851] CONDITIONAL_S
DISCARD 2851 [(1,0)] 0 [2846] [] [] [] [] [2848,2849,2850,2851] CONDITIONAL_S
IDLE 2852 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2853 [(0,1)] D [] [] [] [] [] [] none
MERGE 2854 [(0,1),(0,0)] D [] [2856,2857,2858,2859] [] [] [((0,0),(0,1))] [] none
DISCARD 2855 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2856 [(0,1),(0,0)] D [2854] [] [] [] [((0,0),(0,1))] [2856,2857,2858,2859] CONDITIONAL_S
Y_MEAS 2857 [(0,1)] HALF_D_PLUS_2 [2854] [] [] [] [] [2856,2857,2858,2859] CONDITIONAL_S
IDLE 2858 [(0,0)] HALF_D_PLUS_2 [2854] [] [] [] [] [2856,2857,2858,2859] CONDITIONAL_S
DISCARD 2859 [(0,1)] 0 [2854] [] [] [] [] [2856,2857,2858,2859] CONDITIONAL_S
IDLE 2860 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 2861 [(1,0)] D [] [] [] [] [] [] none
MERGE 2862 [(1,0),(0,0)] D [] [2864,2865,2866,2867] [] [] [((0,0),(1,0))] [] none
DISCARD 2863 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2864 [(1,0),(0,0)] D [2862] [] [] [] [((0,0),(1,0))] [2864,2865,2866,2867] CONDITIONAL_S
Y_MEAS 2865 [(1,0)] HALF_D_PLUS_2 [2862] [] [] [] [] [2864,2865,2866,2867] CONDITIONAL_S
IDLE 2866 [(0,0)] HALF_D_PLUS_2 [2862] [] [] [] [] [2864,2865,2866,2867] CONDITIONAL_S
DISCARD 2867 [(1,0)] 0 [2862] [] [] [] [] [2864,2865,2866,2867] CONDITIONAL_S
IDLE 2868 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 2869 [(0,1)] D [] [] [] [] [] [] none
MERGE 2870 [(0,1),(0,0)] D [] [2872,2873,2874,2875] [] [] [((0,0),(0,1))] [] none
DISCARD 2871 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2872 [(0,1),(0,0)] D [2870] [] [] [] [((0,0),(0,1))] [2872,2873,2874,2875] CONDITIONAL_S
Y_MEAS 2873 [(0,1)] HALF_D_PLUS_2 [2870] [] [] [] [] [2872,2873,2874,2875] CONDITIONAL_S
IDLE 2874 [(0,0)] HALF_D_PLUS_2 [2870] [] [] [] [] [2872,2873,2874,2875] CONDITIONAL_S
DISCARD 2875 [(0,1)] 0 [2870] [] [] [] [] [2872,2873,2874,2875] CONDITIONAL_S
IDLE 2876 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 2877 [(1,0)] D [] [] [] [] [] [] none
MERGE 2878 [(1,0),(0,0)] D [] [2880,2881,2882,2883] [] [] [((0,0),(1,0))] [] none
DISCARD 2879 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2880 [(1,0),(0,0)] D [2878] [] [] [] [((0,0),(1,0))] [2880,2881,2882,2883] CONDITIONAL_S
Y_MEAS 2881 [(1,0)] HALF_D_PLUS_2 [2878] [] [] [] [] [2880,2881,2882,2883] CONDITIONAL_S
IDLE 2882 [(0,0)] HALF_D_PLUS_2 [2878] [] [] [] [] [2880,2881,2882,2883] CONDITIONAL_S
DISCARD 2883 [(1,0)] 0 [2878] [] [] [] [] [2880,2881,2882,2883] CONDITIONAL_S
IDLE 2884 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 2885 [(0,1)] D [] [] [] [] [] [] none
MERGE 2886 [(0,1),(0,0)] D [] [2888,2889,2890,2891] [] [] [((0,0),(0,1))] [] none
DISCARD 2887 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2888 [(0,1),(0,0)] D [2886] [] [] [] [((0,0),(0,1))] [2888,2889,2890,2891] CONDITIONAL_S
Y_MEAS 2889 [(0,1)] HALF_D_PLUS_2 [2886] [] [] [] [] [2888,2889,2890,2891] CONDITIONAL_S
IDLE 2890 [(0,0)] HALF_D_PLUS_2 [2886] [] [] [] [] [2888,2889,2890,2891] CONDITIONAL_S
DISCARD 2891 [(0,1)] 0 [2886] [] [] [] [] [2888,2889,2890,2891] CONDITIONAL_S
IDLE 2892 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 2893 [(1,0)] D [] [] [] [] [] [] none
MERGE 2894 [(1,0),(0,0)] D [] [2896,2897,2898,2899] [] [] [((0,0),(1,0))] [] none
DISCARD 2895 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2896 [(1,0),(0,0)] D [2894] [] [] [] [((0,0),(1,0))] [2896,2897,2898,2899] CONDITIONAL_S
Y_MEAS 2897 [(1,0)] HALF_D_PLUS_2 [2894] [] [] [] [] [2896,2897,2898,2899] CONDITIONAL_S
IDLE 2898 [(0,0)] HALF_D_PLUS_2 [2894] [] [] [] [] [2896,2897,2898,2899] CONDITIONAL_S
DISCARD 2899 [(1,0)] 0 [2894] [] [] [] [] [2896,2897,2898,2899] CONDITIONAL_S
IDLE 2900 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2901 [(0,1)] D [] [] [] [] [] [] none
MERGE 2902 [(0,1),(0,0)] D [] [2904,2905,2906,2907] [] [] [((0,0),(0,1))] [] none
DISCARD 2903 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2904 [(0,1),(0,0)] D [2902] [] [] [] [((0,0),(0,1))] [2904,2905,2906,2907] CONDITIONAL_S
Y_MEAS 2905 [(0,1)] HALF_D_PLUS_2 [2902] [] [] [] [] [2904,2905,2906,2907] CONDITIONAL_S
IDLE 2906 [(0,0)] HALF_D_PLUS_2 [2902] [] [] [] [] [2904,2905,2906,2907] CONDITIONAL_S
DISCARD 2907 [(0,1)] 0 [2902] [] [] [] [] [2904,2905,2906,2907] CONDITIONAL_S
IDLE 2908 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 2909 [(1,0)] D [] [] [] [] [] [] none
MERGE 2910 [(1,0),(0,0)] D [] [2912,2913,2914,2915] [] [] [((0,0),(1,0))] [] none
DISCARD 2911 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2912 [(1,0),(0,0)] D [2910] [] [] [] [((0,0),(1,0))] [2912,2913,2914,2915] CONDITIONAL_S
Y_MEAS 2913 [(1,0)] HALF_D_PLUS_2 [2910] [] [] [] [] [2912,2913,2914,2915] CONDITIONAL_S
IDLE 2914 [(0,0)] HALF_D_PLUS_2 [2910] [] [] [] [] [2912,2913,2914,2915] CONDITIONAL_S
DISCARD 2915 [(1,0)] 0 [2910] [] [] [] [] [2912,2913,2914,2915] CONDITIONAL_S
IDLE 2916 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 2917 [(0,1)] D [] [] [] [] [] [] none
MERGE 2918 [(0,1),(0,0)] D [] [2920,2921,2922,2923] [] [] [((0,0),(0,1))] [] none
DISCARD 2919 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2920 [(0,1),(0,0)] D [2918] [] [] [] [((0,0),(0,1))] [2920,2921,2922,2923] CONDITIONAL_S
Y_MEAS 2921 [(0,1)] HALF_D_PLUS_2 [2918] [] [] [] [] [2920,2921,2922,2923] CONDITIONAL_S
IDLE 2922 [(0,0)] HALF_D_PLUS_2 [2918] [] [] [] [] [2920,2921,2922,2923] CONDITIONAL_S
DISCARD 2923 [(0,1)] 0 [2918] [] [] [] [] [2920,2921,2922,2923] CONDITIONAL_S
IDLE 2924 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 2925 [(1,0)] D [] [] [] [] [] [] none
MERGE 2926 [(1,0),(0,0)] D [] [2928,2929,2930,2931] [] [] [((0,0),(1,0))] [] none
DISCARD 2927 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2928 [(1,0),(0,0)] D [2926] [] [] [] [((0,0),(1,0))] [2928,2929,2930,2931] CONDITIONAL_S
Y_MEAS 2929 [(1,0)] HALF_D_PLUS_2 [2926] [] [] [] [] [2928,2929,2930,2931] CONDITIONAL_S
IDLE 2930 [(0,0)] HALF_D_PLUS_2 [2926] [] [] [] [] [2928,2929,2930,2931] CONDITIONAL_S
DISCARD 2931 [(1,0)] 0 [2926] [] [] [] [] [2928,2929,2930,2931] CONDITIONAL_S
IDLE 2932 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 2933 [(0,1)] D [] [] [] [] [] [] none
MERGE 2934 [(0,1),(0,0)] D [] [2936,2937,2938,2939] [] [] [((0,0),(0,1))] [] none
DISCARD 2935 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2936 [(0,1),(0,0)] D [2934] [] [] [] [((0,0),(0,1))] [2936,2937,2938,2939] CONDITIONAL_S
Y_MEAS 2937 [(0,1)] HALF_D_PLUS_2 [2934] [] [] [] [] [2936,2937,2938,2939] CONDITIONAL_S
IDLE 2938 [(0,0)] HALF_D_PLUS_2 [2934] [] [] [] [] [2936,2937,2938,2939] CONDITIONAL_S
DISCARD 2939 [(0,1)] 0 [2934] [] [] [] [] [2936,2937,2938,2939] CONDITIONAL_S
IDLE 2940 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 2941 [(1,0)] D [] [] [] [] [] [] none
MERGE 2942 [(1,0),(0,0)] D [] [2944,2945,2946,2947] [] [] [((0,0),(1,0))] [] none
DISCARD 2943 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2944 [(1,0),(0,0)] D [2942] [] [] [] [((0,0),(1,0))] [2944,2945,2946,2947] CONDITIONAL_S
Y_MEAS 2945 [(1,0)] HALF_D_PLUS_2 [2942] [] [] [] [] [2944,2945,2946,2947] CONDITIONAL_S
IDLE 2946 [(0,0)] HALF_D_PLUS_2 [2942] [] [] [] [] [2944,2945,2946,2947] CONDITIONAL_S
DISCARD 2947 [(1,0)] 0 [2942] [] [] [] [] [2944,2945,2946,2947] CONDITIONAL_S
IDLE 2948 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 2949 [(0,1)] D [] [] [] [] [] [] none
MERGE 2950 [(0,1),(0,0)] D [] [2952,2953,2954,2955] [] [] [((0,0),(0,1))] [] none
DISCARD 2951 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2952 [(0,1),(0,0)] D [2950] [] [] [] [((0,0),(0,1))] [2952,2953,2954,2955] CONDITIONAL_S
Y_MEAS 2953 [(0,1)] HALF_D_PLUS_2 [2950] [] [] [] [] [2952,2953,2954,2955] CONDITIONAL_S
IDLE 2954 [(0,0)] HALF_D_PLUS_2 [2950] [] [] [] [] [2952,2953,2954,2955] CONDITIONAL_S
DISCARD 2955 [(0,1)] 0 [2950] [] [] [] [] [2952,2953,2954,2955] CONDITIONAL_S
IDLE 2956 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 2957 [(1,0)] D [] [] [] [] [] [] none
MERGE 2958 [(1,0),(0,0)] D [] [2960,2961,2962,2963] [] [] [((0,0),(1,0))] [] none
DISCARD 2959 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2960 [(1,0),(0,0)] D [2958] [] [] [] [((0,0),(1,0))] [2960,2961,2962,2963] CONDITIONAL_S
Y_MEAS 2961 [(1,0)] HALF_D_PLUS_2 [2958] [] [] [] [] [2960,2961,2962,2963] CONDITIONAL_S
IDLE 2962 [(0,0)] HALF_D_PLUS_2 [2958] [] [] [] [] [2960,2961,2962,2963] CONDITIONAL_S
DISCARD 2963 [(1,0)] 0 [2958] [] [] [] [] [2960,2961,2962,2963] CONDITIONAL_S
IDLE 2964 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 2965 [(0,1)] D [] [] [] [] [] [] none
MERGE 2966 [(0,1),(0,0)] D [] [2968,2969,2970,2971] [] [] [((0,0),(0,1))] [] none
DISCARD 2967 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2968 [(0,1),(0,0)] D [2966] [] [] [] [((0,0),(0,1))] [2968,2969,2970,2971] CONDITIONAL_S
Y_MEAS 2969 [(0,1)] HALF_D_PLUS_2 [2966] [] [] [] [] [2968,2969,2970,2971] CONDITIONAL_S
IDLE 2970 [(0,0)] HALF_D_PLUS_2 [2966] [] [] [] [] [2968,2969,2970,2971] CONDITIONAL_S
DISCARD 2971 [(0,1)] 0 [2966] [] [] [] [] [2968,2969,2970,2971] CONDITIONAL_S
IDLE 2972 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 2973 [(1,0)] D [] [] [] [] [] [] none
MERGE 2974 [(1,0),(0,0)] D [] [2976,2977,2978,2979] [] [] [((0,0),(1,0))] [] none
DISCARD 2975 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2976 [(1,0),(0,0)] D [2974] [] [] [] [((0,0),(1,0))] [2976,2977,2978,2979] CONDITIONAL_S
Y_MEAS 2977 [(1,0)] HALF_D_PLUS_2 [2974] [] [] [] [] [2976,2977,2978,2979] CONDITIONAL_S
IDLE 2978 [(0,0)] HALF_D_PLUS_2 [2974] [] [] [] [] [2976,2977,2978,2979] CONDITIONAL_S
DISCARD 2979 [(1,0)] 0 [2974] [] [] [] [] [2976,2977,2978,2979] CONDITIONAL_S
IDLE 2980 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 2981 [(0,1)] D [] [] [] [] [] [] none
MERGE 2982 [(0,1),(0,0)] D [] [2984,2985,2986,2987] [] [] [((0,0),(0,1))] [] none
DISCARD 2983 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2984 [(0,1),(0,0)] D [2982] [] [] [] [((0,0),(0,1))] [2984,2985,2986,2987] CONDITIONAL_S
Y_MEAS 2985 [(0,1)] HALF_D_PLUS_2 [2982] [] [] [] [] [2984,2985,2986,2987] CONDITIONAL_S
IDLE 2986 [(0,0)] HALF_D_PLUS_2 [2982] [] [] [] [] [2984,2985,2986,2987] CONDITIONAL_S
DISCARD 2987 [(0,1)] 0 [2982] [] [] [] [] [2984,2985,2986,2987] CONDITIONAL_S
IDLE 2988 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 2989 [(1,0)] D [] [] [] [] [] [] none
MERGE 2990 [(1,0),(0,0)] D [] [2992,2993,2994,2995] [] [] [((0,0),(1,0))] [] none
DISCARD 2991 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2992 [(1,0),(0,0)] D [2990] [] [] [] [((0,0),(1,0))] [2992,2993,2994,2995] CONDITIONAL_S
Y_MEAS 2993 [(1,0)] HALF_D_PLUS_2 [2990] [] [] [] [] [2992,2993,2994,2995] CONDITIONAL_S
IDLE 2994 [(0,0)] HALF_D_PLUS_2 [2990] [] [] [] [] [2992,2993,2994,2995] CONDITIONAL_S
DISCARD 2995 [(1,0)] 0 [2990] [] [] [] [] [2992,2993,2994,2995] CONDITIONAL_S
IDLE 2996 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2997 [(0,1)] D [] [] [] [] [] [] none
MERGE 2998 [(0,1),(0,0)] D [] [3000,3001,3002,3003] [] [] [((0,0),(0,1))] [] none
DISCARD 2999 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3000 [(0,1),(0,0)] D [2998] [] [] [] [((0,0),(0,1))] [3000,3001,3002,3003] CONDITIONAL_S
Y_MEAS 3001 [(0,1)] HALF_D_PLUS_2 [2998] [] [] [] [] [3000,3001,3002,3003] CONDITIONAL_S
IDLE 3002 [(0,0)] HALF_D_PLUS_2 [2998] [] [] [] [] [3000,3001,3002,3003] CONDITIONAL_S
DISCARD 3003 [(0,1)] 0 [2998] [] [] [] [] [3000,3001,3002,3003] CONDITIONAL_S
IDLE 3004 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 3005 [(1,0)] D [] [] [] [] [] [] none
MERGE 3006 [(1,0),(0,0)] D [] [3008,3009,3010,3011] [] [] [((0,0),(1,0))] [] none
DISCARD 3007 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3008 [(1,0),(0,0)] D [3006] [] [] [] [((0,0),(1,0))] [3008,3009,3010,3011] CONDITIONAL_S
Y_MEAS 3009 [(1,0)] HALF_D_PLUS_2 [3006] [] [] [] [] [3008,3009,3010,3011] CONDITIONAL_S
IDLE 3010 [(0,0)] HALF_D_PLUS_2 [3006] [] [] [] [] [3008,3009,3010,3011] CONDITIONAL_S
DISCARD 3011 [(1,0)] 0 [3006] [] [] [] [] [3008,3009,3010,3011] CONDITIONAL_S
IDLE 3012 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 3013 [(0,1)] D [] [] [] [] [] [] none
MERGE 3014 [(0,1),(0,0)] D [] [3016,3017,3018,3019] [] [] [((0,0),(0,1))] [] none
DISCARD 3015 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3016 [(0,1),(0,0)] D [3014] [] [] [] [((0,0),(0,1))] [3016,3017,3018,3019] CONDITIONAL_S
Y_MEAS 3017 [(0,1)] HALF_D_PLUS_2 [3014] [] [] [] [] [3016,3017,3018,3019] CONDITIONAL_S
IDLE 3018 [(0,0)] HALF_D_PLUS_2 [3014] [] [] [] [] [3016,3017,3018,3019] CONDITIONAL_S
DISCARD 3019 [(0,1)] 0 [3014] [] [] [] [] [3016,3017,3018,3019] CONDITIONAL_S
IDLE 3020 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 3021 [(1,0)] D [] [] [] [] [] [] none
MERGE 3022 [(1,0),(0,0)] D [] [3024,3025,3026,3027] [] [] [((0,0),(1,0))] [] none
DISCARD 3023 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3024 [(1,0),(0,0)] D [3022] [] [] [] [((0,0),(1,0))] [3024,3025,3026,3027] CONDITIONAL_S
Y_MEAS 3025 [(1,0)] HALF_D_PLUS_2 [3022] [] [] [] [] [3024,3025,3026,3027] CONDITIONAL_S
IDLE 3026 [(0,0)] HALF_D_PLUS_2 [3022] [] [] [] [] [3024,3025,3026,3027] CONDITIONAL_S
DISCARD 3027 [(1,0)] 0 [3022] [] [] [] [] [3024,3025,3026,3027] CONDITIONAL_S
IDLE 3028 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3029 [(0,1)] D [] [] [] [] [] [] none
MERGE 3030 [(0,1),(0,0)] D [] [3032,3033,3034,3035] [] [] [((0,0),(0,1))] [] none
DISCARD 3031 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3032 [(0,1),(0,0)] D [3030] [] [] [] [((0,0),(0,1))] [3032,3033,3034,3035] CONDITIONAL_S
Y_MEAS 3033 [(0,1)] HALF_D_PLUS_2 [3030] [] [] [] [] [3032,3033,3034,3035] CONDITIONAL_S
IDLE 3034 [(0,0)] HALF_D_PLUS_2 [3030] [] [] [] [] [3032,3033,3034,3035] CONDITIONAL_S
DISCARD 3035 [(0,1)] 0 [3030] [] [] [] [] [3032,3033,3034,3035] CONDITIONAL_S
IDLE 3036 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 3037 [(1,0)] D [] [] [] [] [] [] none
MERGE 3038 [(1,0),(0,0)] D [] [3040,3041,3042,3043] [] [] [((0,0),(1,0))] [] none
DISCARD 3039 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3040 [(1,0),(0,0)] D [3038] [] [] [] [((0,0),(1,0))] [3040,3041,3042,3043] CONDITIONAL_S
Y_MEAS 3041 [(1,0)] HALF_D_PLUS_2 [3038] [] [] [] [] [3040,3041,3042,3043] CONDITIONAL_S
IDLE 3042 [(0,0)] HALF_D_PLUS_2 [3038] [] [] [] [] [3040,3041,3042,3043] CONDITIONAL_S
DISCARD 3043 [(1,0)] 0 [3038] [] [] [] [] [3040,3041,3042,3043] CONDITIONAL_S
IDLE 3044 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 3045 [(0,1)] D [] [] [] [] [] [] none
MERGE 3046 [(0,1),(0,0)] D [] [3048,3049,3050,3051] [] [] [((0,0),(0,1))] [] none
DISCARD 3047 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3048 [(0,1),(0,0)] D [3046] [] [] [] [((0,0),(0,1))] [3048,3049,3050,3051] CONDITIONAL_S
Y_MEAS 3049 [(0,1)] HALF_D_PLUS_2 [3046] [] [] [] [] [3048,3049,3050,3051] CONDITIONAL_S
IDLE 3050 [(0,0)] HALF_D_PLUS_2 [3046] [] [] [] [] [3048,3049,3050,3051] CONDITIONAL_S
DISCARD 3051 [(0,1)] 0 [3046] [] [] [] [] [3048,3049,3050,3051] CONDITIONAL_S
IDLE 3052 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 3053 [(1,0)] D [] [] [] [] [] [] none
MERGE 3054 [(1,0),(0,0)] D [] [3056,3057,3058,3059] [] [] [((0,0),(1,0))] [] none
DISCARD 3055 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3056 [(1,0),(0,0)] D [3054] [] [] [] [((0,0),(1,0))] [3056,3057,3058,3059] CONDITIONAL_S
Y_MEAS 3057 [(1,0)] HALF_D_PLUS_2 [3054] [] [] [] [] [3056,3057,3058,3059] CONDITIONAL_S
IDLE 3058 [(0,0)] HALF_D_PLUS_2 [3054] [] [] [] [] [3056,3057,3058,3059] CONDITIONAL_S
DISCARD 3059 [(1,0)] 0 [3054] [] [] [] [] [3056,3057,3058,3059] CONDITIONAL_S
IDLE 3060 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 3061 [(0,1)] D [] [] [] [] [] [] none
MERGE 3062 [(0,1),(0,0)] D [] [3064,3065,3066,3067] [] [] [((0,0),(0,1))] [] none
DISCARD 3063 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3064 [(0,1),(0,0)] D [3062] [] [] [] [((0,0),(0,1))] [3064,3065,3066,3067] CONDITIONAL_S
Y_MEAS 3065 [(0,1)] HALF_D_PLUS_2 [3062] [] [] [] [] [3064,3065,3066,3067] CONDITIONAL_S
IDLE 3066 [(0,0)] HALF_D_PLUS_2 [3062] [] [] [] [] [3064,3065,3066,3067] CONDITIONAL_S
DISCARD 3067 [(0,1)] 0 [3062] [] [] [] [] [3064,3065,3066,3067] CONDITIONAL_S
IDLE 3068 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 3069 [(1,0)] D [] [] [] [] [] [] none
MERGE 3070 [(1,0),(0,0)] D [] [3072,3073,3074,3075] [] [] [((0,0),(1,0))] [] none
DISCARD 3071 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3072 [(1,0),(0,0)] D [3070] [] [] [] [((0,0),(1,0))] [3072,3073,3074,3075] CONDITIONAL_S
Y_MEAS 3073 [(1,0)] HALF_D_PLUS_2 [3070] [] [] [] [] [3072,3073,3074,3075] CONDITIONAL_S
IDLE 3074 [(0,0)] HALF_D_PLUS_2 [3070] [] [] [] [] [3072,3073,3074,3075] CONDITIONAL_S
DISCARD 3075 [(1,0)] 0 [3070] [] [] [] [] [3072,3073,3074,3075] CONDITIONAL_S
IDLE 3076 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 3077 [(0,1)] D [] [] [] [] [] [] none
MERGE 3078 [(0,1),(0,0)] D [] [3080,3081,3082,3083] [] [] [((0,0),(0,1))] [] none
DISCARD 3079 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3080 [(0,1),(0,0)] D [3078] [] [] [] [((0,0),(0,1))] [3080,3081,3082,3083] CONDITIONAL_S
Y_MEAS 3081 [(0,1)] HALF_D_PLUS_2 [3078] [] [] [] [] [3080,3081,3082,3083] CONDITIONAL_S
IDLE 3082 [(0,0)] HALF_D_PLUS_2 [3078] [] [] [] [] [3080,3081,3082,3083] CONDITIONAL_S
DISCARD 3083 [(0,1)] 0 [3078] [] [] [] [] [3080,3081,3082,3083] CONDITIONAL_S
IDLE 3084 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 3085 [(1,0)] D [] [] [] [] [] [] none
MERGE 3086 [(1,0),(0,0)] D [] [3088,3089,3090,3091] [] [] [((0,0),(1,0))] [] none
DISCARD 3087 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3088 [(1,0),(0,0)] D [3086] [] [] [] [((0,0),(1,0))] [3088,3089,3090,3091] CONDITIONAL_S
Y_MEAS 3089 [(1,0)] HALF_D_PLUS_2 [3086] [] [] [] [] [3088,3089,3090,3091] CONDITIONAL_S
IDLE 3090 [(0,0)] HALF_D_PLUS_2 [3086] [] [] [] [] [3088,3089,3090,3091] CONDITIONAL_S
DISCARD 3091 [(1,0)] 0 [3086] [] [] [] [] [3088,3089,3090,3091] CONDITIONAL_S
IDLE 3092 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 3093 [(0,1)] D [] [] [] [] [] [] none
MERGE 3094 [(0,1),(0,0)] D [] [3096,3097,3098,3099] [] [] [((0,0),(0,1))] [] none
DISCARD 3095 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3096 [(0,1),(0,0)] D [3094] [] [] [] [((0,0),(0,1))] [3096,3097,3098,3099] CONDITIONAL_S
Y_MEAS 3097 [(0,1)] HALF_D_PLUS_2 [3094] [] [] [] [] [3096,3097,3098,3099] CONDITIONAL_S
IDLE 3098 [(0,0)] HALF_D_PLUS_2 [3094] [] [] [] [] [3096,3097,3098,3099] CONDITIONAL_S
DISCARD 3099 [(0,1)] 0 [3094] [] [] [] [] [3096,3097,3098,3099] CONDITIONAL_S
IDLE 3100 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 3101 [(1,0)] D [] [] [] [] [] [] none
MERGE 3102 [(1,0),(0,0)] D [] [3104,3105,3106,3107] [] [] [((0,0),(1,0))] [] none
DISCARD 3103 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3104 [(1,0),(0,0)] D [3102] [] [] [] [((0,0),(1,0))] [3104,3105,3106,3107] CONDITIONAL_S
Y_MEAS 3105 [(1,0)] HALF_D_PLUS_2 [3102] [] [] [] [] [3104,3105,3106,3107] CONDITIONAL_S
IDLE 3106 [(0,0)] HALF_D_PLUS_2 [3102] [] [] [] [] [3104,3105,3106,3107] CONDITIONAL_S
DISCARD 3107 [(1,0)] 0 [3102] [] [] [] [] [3104,3105,3106,3107] CONDITIONAL_S
IDLE 3108 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 3109 [(0,1)] D [] [] [] [] [] [] none
MERGE 3110 [(0,1),(0,0)] D [] [3112,3113,3114,3115] [] [] [((0,0),(0,1))] [] none
DISCARD 3111 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3112 [(0,1),(0,0)] D [3110] [] [] [] [((0,0),(0,1))] [3112,3113,3114,3115] CONDITIONAL_S
Y_MEAS 3113 [(0,1)] HALF_D_PLUS_2 [3110] [] [] [] [] [3112,3113,3114,3115] CONDITIONAL_S
IDLE 3114 [(0,0)] HALF_D_PLUS_2 [3110] [] [] [] [] [3112,3113,3114,3115] CONDITIONAL_S
DISCARD 3115 [(0,1)] 0 [3110] [] [] [] [] [3112,3113,3114,3115] CONDITIONAL_S
IDLE 3116 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 3117 [(1,0)] D [] [] [] [] [] [] none
MERGE 3118 [(1,0),(0,0)] D [] [3120,3121,3122,3123] [] [] [((0,0),(1,0))] [] none
DISCARD 3119 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3120 [(1,0),(0,0)] D [3118] [] [] [] [((0,0),(1,0))] [3120,3121,3122,3123] CONDITIONAL_S
Y_MEAS 3121 [(1,0)] HALF_D_PLUS_2 [3118] [] [] [] [] [3120,3121,3122,3123] CONDITIONAL_S
IDLE 3122 [(0,0)] HALF_D_PLUS_2 [3118] [] [] [] [] [3120,3121,3122,3123] CONDITIONAL_S
DISCARD 3123 [(1,0)] 0 [3118] [] [] [] [] [3120,3121,3122,3123] CONDITIONAL_S
IDLE 3124 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 3125 [(0,1)] D [] [] [] [] [] [] none
MERGE 3126 [(0,1),(0,0)] D [] [3128,3129,3130,3131] [] [] [((0,0),(0,1))] [] none
DISCARD 3127 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3128 [(0,1),(0,0)] D [3126] [] [] [] [((0,0),(0,1))] [3128,3129,3130,3131] CONDITIONAL_S
Y_MEAS 3129 [(0,1)] HALF_D_PLUS_2 [3126] [] [] [] [] [3128,3129,3130,3131] CONDITIONAL_S
IDLE 3130 [(0,0)] HALF_D_PLUS_2 [3126] [] [] [] [] [3128,3129,3130,3131] CONDITIONAL_S
DISCARD 3131 [(0,1)] 0 [3126] [] [] [] [] [3128,3129,3130,3131] CONDITIONAL_S
IDLE 3132 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 3133 [(1,0)] D [] [] [] [] [] [] none
MERGE 3134 [(1,0),(0,0)] D [] [3136,3137,3138,3139] [] [] [((0,0),(1,0))] [] none
DISCARD 3135 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3136 [(1,0),(0,0)] D [3134] [] [] [] [((0,0),(1,0))] [3136,3137,3138,3139] CONDITIONAL_S
Y_MEAS 3137 [(1,0)] HALF_D_PLUS_2 [3134] [] [] [] [] [3136,3137,3138,3139] CONDITIONAL_S
IDLE 3138 [(0,0)] HALF_D_PLUS_2 [3134] [] [] [] [] [3136,3137,3138,3139] CONDITIONAL_S
DISCARD 3139 [(1,0)] 0 [3134] [] [] [] [] [3136,3137,3138,3139] CONDITIONAL_S
IDLE 3140 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 3141 [(0,1)] D [] [] [] [] [] [] none
MERGE 3142 [(0,1),(0,0)] D [] [3144,3145,3146,3147] [] [] [((0,0),(0,1))] [] none
DISCARD 3143 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3144 [(0,1),(0,0)] D [3142] [] [] [] [((0,0),(0,1))] [3144,3145,3146,3147] CONDITIONAL_S
Y_MEAS 3145 [(0,1)] HALF_D_PLUS_2 [3142] [] [] [] [] [3144,3145,3146,3147] CONDITIONAL_S
IDLE 3146 [(0,0)] HALF_D_PLUS_2 [3142] [] [] [] [] [3144,3145,3146,3147] CONDITIONAL_S
DISCARD 3147 [(0,1)] 0 [3142] [] [] [] [] [3144,3145,3146,3147] CONDITIONAL_S
IDLE 3148 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 3149 [(1,0)] D [] [] [] [] [] [] none
MERGE 3150 [(1,0),(0,0)] D [] [3152,3153,3154,3155] [] [] [((0,0),(1,0))] [] none
DISCARD 3151 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3152 [(1,0),(0,0)] D [3150] [] [] [] [((0,0),(1,0))] [3152,3153,3154,3155] CONDITIONAL_S
Y_MEAS 3153 [(1,0)] HALF_D_PLUS_2 [3150] [] [] [] [] [3152,3153,3154,3155] CONDITIONAL_S
IDLE 3154 [(0,0)] HALF_D_PLUS_2 [3150] [] [] [] [] [3152,3153,3154,3155] CONDITIONAL_S
DISCARD 3155 [(1,0)] 0 [3150] [] [] [] [] [3152,3153,3154,3155] CONDITIONAL_S
IDLE 3156 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 3157 [(0,1)] D [] [] [] [] [] [] none
MERGE 3158 [(0,1),(0,0)] D [] [3160,3161,3162,3163] [] [] [((0,0),(0,1))] [] none
DISCARD 3159 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3160 [(0,1),(0,0)] D [3158] [] [] [] [((0,0),(0,1))] [3160,3161,3162,3163] CONDITIONAL_S
Y_MEAS 3161 [(0,1)] HALF_D_PLUS_2 [3158] [] [] [] [] [3160,3161,3162,3163] CONDITIONAL_S
IDLE 3162 [(0,0)] HALF_D_PLUS_2 [3158] [] [] [] [] [3160,3161,3162,3163] CONDITIONAL_S
DISCARD 3163 [(0,1)] 0 [3158] [] [] [] [] [3160,3161,3162,3163] CONDITIONAL_S
IDLE 3164 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 3165 [(1,0)] D [] [] [] [] [] [] none
MERGE 3166 [(1,0),(0,0)] D [] [3168,3169,3170,3171] [] [] [((0,0),(1,0))] [] none
DISCARD 3167 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3168 [(1,0),(0,0)] D [3166] [] [] [] [((0,0),(1,0))] [3168,3169,3170,3171] CONDITIONAL_S
Y_MEAS 3169 [(1,0)] HALF_D_PLUS_2 [3166] [] [] [] [] [3168,3169,3170,3171] CONDITIONAL_S
IDLE 3170 [(0,0)] HALF_D_PLUS_2 [3166] [] [] [] [] [3168,3169,3170,3171] CONDITIONAL_S
DISCARD 3171 [(1,0)] 0 [3166] [] [] [] [] [3168,3169,3170,3171] CONDITIONAL_S
IDLE 3172 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3173 [(0,1)] D [] [] [] [] [] [] none
MERGE 3174 [(0,1),(0,0)] D [] [3176,3177,3178,3179] [] [] [((0,0),(0,1))] [] none
DISCARD 3175 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3176 [(0,1),(0,0)] D [3174] [] [] [] [((0,0),(0,1))] [3176,3177,3178,3179] CONDITIONAL_S
Y_MEAS 3177 [(0,1)] HALF_D_PLUS_2 [3174] [] [] [] [] [3176,3177,3178,3179] CONDITIONAL_S
IDLE 3178 [(0,0)] HALF_D_PLUS_2 [3174] [] [] [] [] [3176,3177,3178,3179] CONDITIONAL_S
DISCARD 3179 [(0,1)] 0 [3174] [] [] [] [] [3176,3177,3178,3179] CONDITIONAL_S
IDLE 3180 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 3181 [(1,0)] D [] [] [] [] [] [] none
MERGE 3182 [(1,0),(0,0)] D [] [3184,3185,3186,3187] [] [] [((0,0),(1,0))] [] none
DISCARD 3183 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3184 [(1,0),(0,0)] D [3182] [] [] [] [((0,0),(1,0))] [3184,3185,3186,3187] CONDITIONAL_S
Y_MEAS 3185 [(1,0)] HALF_D_PLUS_2 [3182] [] [] [] [] [3184,3185,3186,3187] CONDITIONAL_S
IDLE 3186 [(0,0)] HALF_D_PLUS_2 [3182] [] [] [] [] [3184,3185,3186,3187] CONDITIONAL_S
DISCARD 3187 [(1,0)] 0 [3182] [] [] [] [] [3184,3185,3186,3187] CONDITIONAL_S
IDLE 3188 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 3189 [(0,1)] D [] [] [] [] [] [] none
MERGE 3190 [(0,1),(0,0)] D [] [3192,3193,3194,3195] [] [] [((0,0),(0,1))] [] none
DISCARD 3191 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3192 [(0,1),(0,0)] D [3190] [] [] [] [((0,0),(0,1))] [3192,3193,3194,3195] CONDITIONAL_S
Y_MEAS 3193 [(0,1)] HALF_D_PLUS_2 [3190] [] [] [] [] [3192,3193,3194,3195] CONDITIONAL_S
IDLE 3194 [(0,0)] HALF_D_PLUS_2 [3190] [] [] [] [] [3192,3193,3194,3195] CONDITIONAL_S
DISCARD 3195 [(0,1)] 0 [3190] [] [] [] [] [3192,3193,3194,3195] CONDITIONAL_S
IDLE 3196 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 3197 [(1,0)] D [] [] [] [] [] [] none
MERGE 3198 [(1,0),(0,0)] D [] [3200,3201,3202,3203] [] [] [((0,0),(1,0))] [] none
DISCARD 3199 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3200 [(1,0),(0,0)] D [3198] [] [] [] [((0,0),(1,0))] [3200,3201,3202,3203] CONDITIONAL_S
Y_MEAS 3201 [(1,0)] HALF_D_PLUS_2 [3198] [] [] [] [] [3200,3201,3202,3203] CONDITIONAL_S
IDLE 3202 [(0,0)] HALF_D_PLUS_2 [3198] [] [] [] [] [3200,3201,3202,3203] CONDITIONAL_S
DISCARD 3203 [(1,0)] 0 [3198] [] [] [] [] [3200,3201,3202,3203] CONDITIONAL_S
IDLE 3204 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3205 [(0,1)] D [] [] [] [] [] [] none
MERGE 3206 [(0,1),(0,0)] D [] [3208,3209,3210,3211] [] [] [((0,0),(0,1))] [] none
DISCARD 3207 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3208 [(0,1),(0,0)] D [3206] [] [] [] [((0,0),(0,1))] [3208,3209,3210,3211] CONDITIONAL_S
Y_MEAS 3209 [(0,1)] HALF_D_PLUS_2 [3206] [] [] [] [] [3208,3209,3210,3211] CONDITIONAL_S
IDLE 3210 [(0,0)] HALF_D_PLUS_2 [3206] [] [] [] [] [3208,3209,3210,3211] CONDITIONAL_S
DISCARD 3211 [(0,1)] 0 [3206] [] [] [] [] [3208,3209,3210,3211] CONDITIONAL_S
IDLE 3212 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 3213 [(1,0)] D [] [] [] [] [] [] none
MERGE 3214 [(1,0),(0,0)] D [] [3216,3217,3218,3219] [] [] [((0,0),(1,0))] [] none
DISCARD 3215 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3216 [(1,0),(0,0)] D [3214] [] [] [] [((0,0),(1,0))] [3216,3217,3218,3219] CONDITIONAL_S
Y_MEAS 3217 [(1,0)] HALF_D_PLUS_2 [3214] [] [] [] [] [3216,3217,3218,3219] CONDITIONAL_S
IDLE 3218 [(0,0)] HALF_D_PLUS_2 [3214] [] [] [] [] [3216,3217,3218,3219] CONDITIONAL_S
DISCARD 3219 [(1,0)] 0 [3214] [] [] [] [] [3216,3217,3218,3219] CONDITIONAL_S
IDLE 3220 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3221 [(0,1)] D [] [] [] [] [] [] none
MERGE 3222 [(0,1),(0,0)] D [] [3224,3225,3226,3227] [] [] [((0,0),(0,1))] [] none
DISCARD 3223 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3224 [(0,1),(0,0)] D [3222] [] [] [] [((0,0),(0,1))] [3224,3225,3226,3227] CONDITIONAL_S
Y_MEAS 3225 [(0,1)] HALF_D_PLUS_2 [3222] [] [] [] [] [3224,3225,3226,3227] CONDITIONAL_S
IDLE 3226 [(0,0)] HALF_D_PLUS_2 [3222] [] [] [] [] [3224,3225,3226,3227] CONDITIONAL_S
DISCARD 3227 [(0,1)] 0 [3222] [] [] [] [] [3224,3225,3226,3227] CONDITIONAL_S
IDLE 3228 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 3229 [(1,0)] D [] [] [] [] [] [] none
MERGE 3230 [(1,0),(0,0)] D [] [3232,3233,3234,3235] [] [] [((0,0),(1,0))] [] none
DISCARD 3231 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3232 [(1,0),(0,0)] D [3230] [] [] [] [((0,0),(1,0))] [3232,3233,3234,3235] CONDITIONAL_S
Y_MEAS 3233 [(1,0)] HALF_D_PLUS_2 [3230] [] [] [] [] [3232,3233,3234,3235] CONDITIONAL_S
IDLE 3234 [(0,0)] HALF_D_PLUS_2 [3230] [] [] [] [] [3232,3233,3234,3235] CONDITIONAL_S
DISCARD 3235 [(1,0)] 0 [3230] [] [] [] [] [3232,3233,3234,3235] CONDITIONAL_S
IDLE 3236 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 3237 [(0,1)] D [] [] [] [] [] [] none
MERGE 3238 [(0,1),(0,0)] D [] [3240,3241,3242,3243] [] [] [((0,0),(0,1))] [] none
DISCARD 3239 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3240 [(0,1),(0,0)] D [3238] [] [] [] [((0,0),(0,1))] [3240,3241,3242,3243] CONDITIONAL_S
Y_MEAS 3241 [(0,1)] HALF_D_PLUS_2 [3238] [] [] [] [] [3240,3241,3242,3243] CONDITIONAL_S
IDLE 3242 [(0,0)] HALF_D_PLUS_2 [3238] [] [] [] [] [3240,3241,3242,3243] CONDITIONAL_S
DISCARD 3243 [(0,1)] 0 [3238] [] [] [] [] [3240,3241,3242,3243] CONDITIONAL_S
IDLE 3244 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3245 [(1,0)] D [] [] [] [] [] [] none
MERGE 3246 [(1,0),(0,0)] D [] [3248,3249,3250,3251] [] [] [((0,0),(1,0))] [] none
DISCARD 3247 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3248 [(1,0),(0,0)] D [3246] [] [] [] [((0,0),(1,0))] [3248,3249,3250,3251] CONDITIONAL_S
Y_MEAS 3249 [(1,0)] HALF_D_PLUS_2 [3246] [] [] [] [] [3248,3249,3250,3251] CONDITIONAL_S
IDLE 3250 [(0,0)] HALF_D_PLUS_2 [3246] [] [] [] [] [3248,3249,3250,3251] CONDITIONAL_S
DISCARD 3251 [(1,0)] 0 [3246] [] [] [] [] [3248,3249,3250,3251] CONDITIONAL_S
IDLE 3252 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 3253 [(0,1)] D [] [] [] [] [] [] none
MERGE 3254 [(0,1),(0,0)] D [] [3256,3257,3258,3259] [] [] [((0,0),(0,1))] [] none
DISCARD 3255 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3256 [(0,1),(0,0)] D [3254] [] [] [] [((0,0),(0,1))] [3256,3257,3258,3259] CONDITIONAL_S
Y_MEAS 3257 [(0,1)] HALF_D_PLUS_2 [3254] [] [] [] [] [3256,3257,3258,3259] CONDITIONAL_S
IDLE 3258 [(0,0)] HALF_D_PLUS_2 [3254] [] [] [] [] [3256,3257,3258,3259] CONDITIONAL_S
DISCARD 3259 [(0,1)] 0 [3254] [] [] [] [] [3256,3257,3258,3259] CONDITIONAL_S
IDLE 3260 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 3261 [(1,0)] D [] [] [] [] [] [] none
MERGE 3262 [(1,0),(0,0)] D [] [3264,3265,3266,3267] [] [] [((0,0),(1,0))] [] none
DISCARD 3263 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3264 [(1,0),(0,0)] D [3262] [] [] [] [((0,0),(1,0))] [3264,3265,3266,3267] CONDITIONAL_S
Y_MEAS 3265 [(1,0)] HALF_D_PLUS_2 [3262] [] [] [] [] [3264,3265,3266,3267] CONDITIONAL_S
IDLE 3266 [(0,0)] HALF_D_PLUS_2 [3262] [] [] [] [] [3264,3265,3266,3267] CONDITIONAL_S
DISCARD 3267 [(1,0)] 0 [3262] [] [] [] [] [3264,3265,3266,3267] CONDITIONAL_S
IDLE 3268 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 3269 [(0,1)] D [] [] [] [] [] [] none
MERGE 3270 [(0,1),(0,0)] D [] [3272,3273,3274,3275] [] [] [((0,0),(0,1))] [] none
DISCARD 3271 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3272 [(0,1),(0,0)] D [3270] [] [] [] [((0,0),(0,1))] [3272,3273,3274,3275] CONDITIONAL_S
Y_MEAS 3273 [(0,1)] HALF_D_PLUS_2 [3270] [] [] [] [] [3272,3273,3274,3275] CONDITIONAL_S
IDLE 3274 [(0,0)] HALF_D_PLUS_2 [3270] [] [] [] [] [3272,3273,3274,3275] CONDITIONAL_S
DISCARD 3275 [(0,1)] 0 [3270] [] [] [] [] [3272,3273,3274,3275] CONDITIONAL_S
IDLE 3276 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3277 [(1,0)] D [] [] [] [] [] [] none
MERGE 3278 [(1,0),(0,0)] D [] [3280,3281,3282,3283] [] [] [((0,0),(1,0))] [] none
DISCARD 3279 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3280 [(1,0),(0,0)] D [3278] [] [] [] [((0,0),(1,0))] [3280,3281,3282,3283] CONDITIONAL_S
Y_MEAS 3281 [(1,0)] HALF_D_PLUS_2 [3278] [] [] [] [] [3280,3281,3282,3283] CONDITIONAL_S
IDLE 3282 [(0,0)] HALF_D_PLUS_2 [3278] [] [] [] [] [3280,3281,3282,3283] CONDITIONAL_S
DISCARD 3283 [(1,0)] 0 [3278] [] [] [] [] [3280,3281,3282,3283] CONDITIONAL_S
IDLE 3284 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 3285 [(0,1)] D [] [] [] [] [] [] none
MERGE 3286 [(0,1),(0,0)] D [] [3288,3289,3290,3291] [] [] [((0,0),(0,1))] [] none
DISCARD 3287 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3288 [(0,1),(0,0)] D [3286] [] [] [] [((0,0),(0,1))] [3288,3289,3290,3291] CONDITIONAL_S
Y_MEAS 3289 [(0,1)] HALF_D_PLUS_2 [3286] [] [] [] [] [3288,3289,3290,3291] CONDITIONAL_S
IDLE 3290 [(0,0)] HALF_D_PLUS_2 [3286] [] [] [] [] [3288,3289,3290,3291] CONDITIONAL_S
DISCARD 3291 [(0,1)] 0 [3286] [] [] [] [] [3288,3289,3290,3291] CONDITIONAL_S
IDLE 3292 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3293 [(1,0)] D [] [] [] [] [] [] none
MERGE 3294 [(1,0),(0,0)] D [] [3296,3297,3298,3299] [] [] [((0,0),(1,0))] [] none
DISCARD 3295 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3296 [(1,0),(0,0)] D [3294] [] [] [] [((0,0),(1,0))] [3296,3297,3298,3299] CONDITIONAL_S
Y_MEAS 3297 [(1,0)] HALF_D_PLUS_2 [3294] [] [] [] [] [3296,3297,3298,3299] CONDITIONAL_S
IDLE 3298 [(0,0)] HALF_D_PLUS_2 [3294] [] [] [] [] [3296,3297,3298,3299] CONDITIONAL_S
DISCARD 3299 [(1,0)] 0 [3294] [] [] [] [] [3296,3297,3298,3299] CONDITIONAL_S
IDLE 3300 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3301 [(0,1)] D [] [] [] [] [] [] none
MERGE 3302 [(0,1),(0,0)] D [] [3304,3305,3306,3307] [] [] [((0,0),(0,1))] [] none
DISCARD 3303 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3304 [(0,1),(0,0)] D [3302] [] [] [] [((0,0),(0,1))] [3304,3305,3306,3307] CONDITIONAL_S
Y_MEAS 3305 [(0,1)] HALF_D_PLUS_2 [3302] [] [] [] [] [3304,3305,3306,3307] CONDITIONAL_S
IDLE 3306 [(0,0)] HALF_D_PLUS_2 [3302] [] [] [] [] [3304,3305,3306,3307] CONDITIONAL_S
DISCARD 3307 [(0,1)] 0 [3302] [] [] [] [] [3304,3305,3306,3307] CONDITIONAL_S
IDLE 3308 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 3309 [(1,0)] D [] [] [] [] [] [] none
MERGE 3310 [(1,0),(0,0)] D [] [3312,3313,3314,3315] [] [] [((0,0),(1,0))] [] none
DISCARD 3311 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3312 [(1,0),(0,0)] D [3310] [] [] [] [((0,0),(1,0))] [3312,3313,3314,3315] CONDITIONAL_S
Y_MEAS 3313 [(1,0)] HALF_D_PLUS_2 [3310] [] [] [] [] [3312,3313,3314,3315] CONDITIONAL_S
IDLE 3314 [(0,0)] HALF_D_PLUS_2 [3310] [] [] [] [] [3312,3313,3314,3315] CONDITIONAL_S
DISCARD 3315 [(1,0)] 0 [3310] [] [] [] [] [3312,3313,3314,3315] CONDITIONAL_S
IDLE 3316 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 3317 [(0,1)] D [] [] [] [] [] [] none
MERGE 3318 [(0,1),(0,0)] D [] [3320,3321,3322,3323] [] [] [((0,0),(0,1))] [] none
DISCARD 3319 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3320 [(0,1),(0,0)] D [3318] [] [] [] [((0,0),(0,1))] [3320,3321,3322,3323] CONDITIONAL_S
Y_MEAS 3321 [(0,1)] HALF_D_PLUS_2 [3318] [] [] [] [] [3320,3321,3322,3323] CONDITIONAL_S
IDLE 3322 [(0,0)] HALF_D_PLUS_2 [3318] [] [] [] [] [3320,3321,3322,3323] CONDITIONAL_S
DISCARD 3323 [(0,1)] 0 [3318] [] [] [] [] [3320,3321,3322,3323] CONDITIONAL_S
IDLE 3324 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 3325 [(1,0)] D [] [] [] [] [] [] none
MERGE 3326 [(1,0),(0,0)] D [] [3328,3329,3330,3331] [] [] [((0,0),(1,0))] [] none
DISCARD 3327 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3328 [(1,0),(0,0)] D [3326] [] [] [] [((0,0),(1,0))] [3328,3329,3330,3331] CONDITIONAL_S
Y_MEAS 3329 [(1,0)] HALF_D_PLUS_2 [3326] [] [] [] [] [3328,3329,3330,3331] CONDITIONAL_S
IDLE 3330 [(0,0)] HALF_D_PLUS_2 [3326] [] [] [] [] [3328,3329,3330,3331] CONDITIONAL_S
DISCARD 3331 [(1,0)] 0 [3326] [] [] [] [] [3328,3329,3330,3331] CONDITIONAL_S
IDLE 3332 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 3333 [(0,1)] D [] [] [] [] [] [] none
MERGE 3334 [(0,1),(0,0)] D [] [3336,3337,3338,3339] [] [] [((0,0),(0,1))] [] none
DISCARD 3335 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3336 [(0,1),(0,0)] D [3334] [] [] [] [((0,0),(0,1))] [3336,3337,3338,3339] CONDITIONAL_S
Y_MEAS 3337 [(0,1)] HALF_D_PLUS_2 [3334] [] [] [] [] [3336,3337,3338,3339] CONDITIONAL_S
IDLE 3338 [(0,0)] HALF_D_PLUS_2 [3334] [] [] [] [] [3336,3337,3338,3339] CONDITIONAL_S
DISCARD 3339 [(0,1)] 0 [3334] [] [] [] [] [3336,3337,3338,3339] CONDITIONAL_S
IDLE 3340 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 3341 [(1,0)] D [] [] [] [] [] [] none
MERGE 3342 [(1,0),(0,0)] D [] [3344,3345,3346,3347] [] [] [((0,0),(1,0))] [] none
DISCARD 3343 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3344 [(1,0),(0,0)] D [3342] [] [] [] [((0,0),(1,0))] [3344,3345,3346,3347] CONDITIONAL_S
Y_MEAS 3345 [(1,0)] HALF_D_PLUS_2 [3342] [] [] [] [] [3344,3345,3346,3347] CONDITIONAL_S
IDLE 3346 [(0,0)] HALF_D_PLUS_2 [3342] [] [] [] [] [3344,3345,3346,3347] CONDITIONAL_S
DISCARD 3347 [(1,0)] 0 [3342] [] [] [] [] [3344,3345,3346,3347] CONDITIONAL_S
IDLE 3348 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 3349 [(0,1)] D [] [] [] [] [] [] none
MERGE 3350 [(0,1),(0,0)] D [] [3352,3353,3354,3355] [] [] [((0,0),(0,1))] [] none
DISCARD 3351 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3352 [(0,1),(0,0)] D [3350] [] [] [] [((0,0),(0,1))] [3352,3353,3354,3355] CONDITIONAL_S
Y_MEAS 3353 [(0,1)] HALF_D_PLUS_2 [3350] [] [] [] [] [3352,3353,3354,3355] CONDITIONAL_S
IDLE 3354 [(0,0)] HALF_D_PLUS_2 [3350] [] [] [] [] [3352,3353,3354,3355] CONDITIONAL_S
DISCARD 3355 [(0,1)] 0 [3350] [] [] [] [] [3352,3353,3354,3355] CONDITIONAL_S
IDLE 3356 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 3357 [(1,0)] D [] [] [] [] [] [] none
MERGE 3358 [(1,0),(0,0)] D [] [3360,3361,3362,3363] [] [] [((0,0),(1,0))] [] none
DISCARD 3359 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3360 [(1,0),(0,0)] D [3358] [] [] [] [((0,0),(1,0))] [3360,3361,3362,3363] CONDITIONAL_S
Y_MEAS 3361 [(1,0)] HALF_D_PLUS_2 [3358] [] [] [] [] [3360,3361,3362,3363] CONDITIONAL_S
IDLE 3362 [(0,0)] HALF_D_PLUS_2 [3358] [] [] [] [] [3360,3361,3362,3363] CONDITIONAL_S
DISCARD 3363 [(1,0)] 0 [3358] [] [] [] [] [3360,3361,3362,3363] CONDITIONAL_S
IDLE 3364 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 3365 [(0,1)] D [] [] [] [] [] [] none
MERGE 3366 [(0,1),(0,0)] D [] [3368,3369,3370,3371] [] [] [((0,0),(0,1))] [] none
DISCARD 3367 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3368 [(0,1),(0,0)] D [3366] [] [] [] [((0,0),(0,1))] [3368,3369,3370,3371] CONDITIONAL_S
Y_MEAS 3369 [(0,1)] HALF_D_PLUS_2 [3366] [] [] [] [] [3368,3369,3370,3371] CONDITIONAL_S
IDLE 3370 [(0,0)] HALF_D_PLUS_2 [3366] [] [] [] [] [3368,3369,3370,3371] CONDITIONAL_S
DISCARD 3371 [(0,1)] 0 [3366] [] [] [] [] [3368,3369,3370,3371] CONDITIONAL_S
IDLE 3372 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 3373 [(1,0)] D [] [] [] [] [] [] none
MERGE 3374 [(1,0),(0,0)] D [] [3376,3377,3378,3379] [] [] [((0,0),(1,0))] [] none
DISCARD 3375 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3376 [(1,0),(0,0)] D [3374] [] [] [] [((0,0),(1,0))] [3376,3377,3378,3379] CONDITIONAL_S
Y_MEAS 3377 [(1,0)] HALF_D_PLUS_2 [3374] [] [] [] [] [3376,3377,3378,3379] CONDITIONAL_S
IDLE 3378 [(0,0)] HALF_D_PLUS_2 [3374] [] [] [] [] [3376,3377,3378,3379] CONDITIONAL_S
DISCARD 3379 [(1,0)] 0 [3374] [] [] [] [] [3376,3377,3378,3379] CONDITIONAL_S
IDLE 3380 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3381 [(0,1)] D [] [] [] [] [] [] none
MERGE 3382 [(0,1),(0,0)] D [] [3384,3385,3386,3387] [] [] [((0,0),(0,1))] [] none
DISCARD 3383 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3384 [(0,1),(0,0)] D [3382] [] [] [] [((0,0),(0,1))] [3384,3385,3386,3387] CONDITIONAL_S
Y_MEAS 3385 [(0,1)] HALF_D_PLUS_2 [3382] [] [] [] [] [3384,3385,3386,3387] CONDITIONAL_S
IDLE 3386 [(0,0)] HALF_D_PLUS_2 [3382] [] [] [] [] [3384,3385,3386,3387] CONDITIONAL_S
DISCARD 3387 [(0,1)] 0 [3382] [] [] [] [] [3384,3385,3386,3387] CONDITIONAL_S
IDLE 3388 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 3389 [(1,0)] D [] [] [] [] [] [] none
MERGE 3390 [(1,0),(0,0)] D [] [3392,3393,3394,3395] [] [] [((0,0),(1,0))] [] none
DISCARD 3391 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3392 [(1,0),(0,0)] D [3390] [] [] [] [((0,0),(1,0))] [3392,3393,3394,3395] CONDITIONAL_S
Y_MEAS 3393 [(1,0)] HALF_D_PLUS_2 [3390] [] [] [] [] [3392,3393,3394,3395] CONDITIONAL_S
IDLE 3394 [(0,0)] HALF_D_PLUS_2 [3390] [] [] [] [] [3392,3393,3394,3395] CONDITIONAL_S
DISCARD 3395 [(1,0)] 0 [3390] [] [] [] [] [3392,3393,3394,3395] CONDITIONAL_S
IDLE 3396 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 3397 [(0,1)] D [] [] [] [] [] [] none
MERGE 3398 [(0,1),(0,0)] D [] [3400,3401,3402,3403] [] [] [((0,0),(0,1))] [] none
DISCARD 3399 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3400 [(0,1),(0,0)] D [3398] [] [] [] [((0,0),(0,1))] [3400,3401,3402,3403] CONDITIONAL_S
Y_MEAS 3401 [(0,1)] HALF_D_PLUS_2 [3398] [] [] [] [] [3400,3401,3402,3403] CONDITIONAL_S
IDLE 3402 [(0,0)] HALF_D_PLUS_2 [3398] [] [] [] [] [3400,3401,3402,3403] CONDITIONAL_S
DISCARD 3403 [(0,1)] 0 [3398] [] [] [] [] [3400,3401,3402,3403] CONDITIONAL_S
IDLE 3404 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 3405 [(1,0)] D [] [] [] [] [] [] none
MERGE 3406 [(1,0),(0,0)] D [] [3408,3409,3410,3411] [] [] [((0,0),(1,0))] [] none
DISCARD 3407 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3408 [(1,0),(0,0)] D [3406] [] [] [] [((0,0),(1,0))] [3408,3409,3410,3411] CONDITIONAL_S
Y_MEAS 3409 [(1,0)] HALF_D_PLUS_2 [3406] [] [] [] [] [3408,3409,3410,3411] CONDITIONAL_S
IDLE 3410 [(0,0)] HALF_D_PLUS_2 [3406] [] [] [] [] [3408,3409,3410,3411] CONDITIONAL_S
DISCARD 3411 [(1,0)] 0 [3406] [] [] [] [] [3408,3409,3410,3411] CONDITIONAL_S
INJECT_T 3412 [(0,1)] D [] [] [] [] [] [] none
MERGE 3413 [(0,1),(0,0)] D [] [3416,3417,3418,3415] [] [] [((0,0),(0,1))] [] none
DISCARD 3414 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3415 [(0,1),(0,0)] D [3413] [] [] [] [((0,0),(0,1))] [3416,3417,3418,3415] CONDITIONAL_S
Y_MEAS 3416 [(0,1)] HALF_D_PLUS_2 [3413] [] [] [] [] [3416,3417,3418,3415] CONDITIONAL_S
IDLE 3417 [(0,0)] HALF_D_PLUS_2 [3413] [] [] [] [] [3416,3417,3418,3415] CONDITIONAL_S
DISCARD 3418 [(0,1)] 0 [3413] [] [] [] [] [3416,3417,3418,3415] CONDITIONAL_S
IDLE 3419 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 3420 [(1,0)] D [] [] [] [] [] [] none
MERGE 3421 [(1,0),(0,0)] D [] [3424,3425,3426,3423] [] [] [((0,0),(1,0))] [] none
DISCARD 3422 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3423 [(1,0),(0,0)] D [3421] [] [] [] [((0,0),(1,0))] [3424,3425,3426,3423] CONDITIONAL_S
Y_MEAS 3424 [(1,0)] HALF_D_PLUS_2 [3421] [] [] [] [] [3424,3425,3426,3423] CONDITIONAL_S
IDLE 3425 [(0,0)] HALF_D_PLUS_2 [3421] [] [] [] [] [3424,3425,3426,3423] CONDITIONAL_S
DISCARD 3426 [(1,0)] 0 [3421] [] [] [] [] [3424,3425,3426,3423] CONDITIONAL_S
IDLE 3427 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 3428 [(0,1)] D [] [] [] [] [] [] none
MERGE 3429 [(0,1),(0,0)] D [] [3432,3433,3434,3431] [] [] [((0,0),(0,1))] [] none
DISCARD 3430 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3431 [(0,1),(0,0)] D [3429] [] [] [] [((0,0),(0,1))] [3432,3433,3434,3431] CONDITIONAL_S
Y_MEAS 3432 [(0,1)] HALF_D_PLUS_2 [3429] [] [] [] [] [3432,3433,3434,3431] CONDITIONAL_S
IDLE 3433 [(0,0)] HALF_D_PLUS_2 [3429] [] [] [] [] [3432,3433,3434,3431] CONDITIONAL_S
DISCARD 3434 [(0,1)] 0 [3429] [] [] [] [] [3432,3433,3434,3431] CONDITIONAL_S
IDLE 3435 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 3436 [(1,0)] D [] [] [] [] [] [] none
MERGE 3437 [(1,0),(0,0)] D [] [3440,3441,3442,3439] [] [] [((0,0),(1,0))] [] none
DISCARD 3438 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3439 [(1,0),(0,0)] D [3437] [] [] [] [((0,0),(1,0))] [3440,3441,3442,3439] CONDITIONAL_S
Y_MEAS 3440 [(1,0)] HALF_D_PLUS_2 [3437] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
IDLE 3441 [(0,0)] HALF_D_PLUS_2 [3437] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
DISCARD 3442 [(1,0)] 0 [3437] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
IDLE 3443 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 3444 [(0,1)] D [] [] [] [] [] [] none
MERGE 3445 [(0,1),(0,0)] D [] [3448,3449,3450,3447] [] [] [((0,0),(0,1))] [] none
DISCARD 3446 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3447 [(0,1),(0,0)] D [3445] [] [] [] [((0,0),(0,1))] [3448,3449,3450,3447] CONDITIONAL_S
Y_MEAS 3448 [(0,1)] HALF_D_PLUS_2 [3445] [] [] [] [] [3448,3449,3450,3447] CONDITIONAL_S
IDLE 3449 [(0,0)] HALF_D_PLUS_2 [3445] [] [] [] [] [3448,3449,3450,3447] CONDITIONAL_S
DISCARD 3450 [(0,1)] 0 [3445] [] [] [] [] [3448,3449,3450,3447] CONDITIONAL_S
IDLE 3451 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3452 [(1,0)] D [] [] [] [] [] [] none
MERGE 3453 [(1,0),(0,0)] D [] [3456,3457,3458,3455] [] [] [((0,0),(1,0))] [] none
DISCARD 3454 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3455 [(1,0),(0,0)] D [3453] [] [] [] [((0,0),(1,0))] [3456,3457,3458,3455] CONDITIONAL_S
Y_MEAS 3456 [(1,0)] HALF_D_PLUS_2 [3453] [] [] [] [] [3456,3457,3458,3455] CONDITIONAL_S
IDLE 3457 [(0,0)] HALF_D_PLUS_2 [3453] [] [] [] [] [3456,3457,3458,3455] CONDITIONAL_S
DISCARD 3458 [(1,0)] 0 [3453] [] [] [] [] [3456,3457,3458,3455] CONDITIONAL_S
IDLE 3459 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 3460 [(0,1)] D [] [] [] [] [] [] none
MERGE 3461 [(0,1),(0,0)] D [] [3464,3465,3466,3463] [] [] [((0,0),(0,1))] [] none
DISCARD 3462 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3463 [(0,1),(0,0)] D [3461] [] [] [] [((0,0),(0,1))] [3464,3465,3466,3463] CONDITIONAL_S
Y_MEAS 3464 [(0,1)] HALF_D_PLUS_2 [3461] [] [] [] [] [3464,3465,3466,3463] CONDITIONAL_S
IDLE 3465 [(0,0)] HALF_D_PLUS_2 [3461] [] [] [] [] [3464,3465,3466,3463] CONDITIONAL_S
DISCARD 3466 [(0,1)] 0 [3461] [] [] [] [] [3464,3465,3466,3463] CONDITIONAL_S
IDLE 3467 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 3468 [(1,0)] D [] [] [] [] [] [] none
MERGE 3469 [(1,0),(0,0)] D [] [3472,3473,3474,3471] [] [] [((0,0),(1,0))] [] none
DISCARD 3470 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3471 [(1,0),(0,0)] D [3469] [] [] [] [((0,0),(1,0))] [3472,3473,3474,3471] CONDITIONAL_S
Y_MEAS 3472 [(1,0)] HALF_D_PLUS_2 [3469] [] [] [] [] [3472,3473,3474,3471] CONDITIONAL_S
IDLE 3473 [(0,0)] HALF_D_PLUS_2 [3469] [] [] [] [] [3472,3473,3474,3471] CONDITIONAL_S
DISCARD 3474 [(1,0)] 0 [3469] [] [] [] [] [3472,3473,3474,3471] CONDITIONAL_S
IDLE 3475 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 3476 [(0,1)] D [] [] [] [] [] [] none
MERGE 3477 [(0,1),(0,0)] D [] [3480,3481,3482,3479] [] [] [((0,0),(0,1))] [] none
DISCARD 3478 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3479 [(0,1),(0,0)] D [3477] [] [] [] [((0,0),(0,1))] [3480,3481,3482,3479] CONDITIONAL_S
Y_MEAS 3480 [(0,1)] HALF_D_PLUS_2 [3477] [] [] [] [] [3480,3481,3482,3479] CONDITIONAL_S
IDLE 3481 [(0,0)] HALF_D_PLUS_2 [3477] [] [] [] [] [3480,3481,3482,3479] CONDITIONAL_S
DISCARD 3482 [(0,1)] 0 [3477] [] [] [] [] [3480,3481,3482,3479] CONDITIONAL_S
IDLE 3483 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 3484 [(1,0)] D [] [] [] [] [] [] none
MERGE 3485 [(1,0),(0,0)] D [] [3488,3489,3490,3487] [] [] [((0,0),(1,0))] [] none
DISCARD 3486 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3487 [(1,0),(0,0)] D [3485] [] [] [] [((0,0),(1,0))] [3488,3489,3490,3487] CONDITIONAL_S
Y_MEAS 3488 [(1,0)] HALF_D_PLUS_2 [3485] [] [] [] [] [3488,3489,3490,3487] CONDITIONAL_S
IDLE 3489 [(0,0)] HALF_D_PLUS_2 [3485] [] [] [] [] [3488,3489,3490,3487] CONDITIONAL_S
DISCARD 3490 [(1,0)] 0 [3485] [] [] [] [] [3488,3489,3490,3487] CONDITIONAL_S
IDLE 3491 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 3492 [(0,1)] D [] [] [] [] [] [] none
MERGE 3493 [(0,1),(0,0)] D [] [3496,3497,3498,3495] [] [] [((0,0),(0,1))] [] none
DISCARD 3494 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3495 [(0,1),(0,0)] D [3493] [] [] [] [((0,0),(0,1))] [3496,3497,3498,3495] CONDITIONAL_S
Y_MEAS 3496 [(0,1)] HALF_D_PLUS_2 [3493] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
IDLE 3497 [(0,0)] HALF_D_PLUS_2 [3493] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
DISCARD 3498 [(0,1)] 0 [3493] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
IDLE 3499 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 3500 [(1,0)] D [] [] [] [] [] [] none
MERGE 3501 [(1,0),(0,0)] D [] [3504,3505,3506,3503] [] [] [((0,0),(1,0))] [] none
DISCARD 3502 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3503 [(1,0),(0,0)] D [3501] [] [] [] [((0,0),(1,0))] [3504,3505,3506,3503] CONDITIONAL_S
Y_MEAS 3504 [(1,0)] HALF_D_PLUS_2 [3501] [] [] [] [] [3504,3505,3506,3503] CONDITIONAL_S
IDLE 3505 [(0,0)] HALF_D_PLUS_2 [3501] [] [] [] [] [3504,3505,3506,3503] CONDITIONAL_S
DISCARD 3506 [(1,0)] 0 [3501] [] [] [] [] [3504,3505,3506,3503] CONDITIONAL_S
IDLE 3507 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 3508 [(0,1)] D [] [] [] [] [] [] none
MERGE 3509 [(0,1),(0,0)] D [] [3512,3513,3514,3511] [] [] [((0,0),(0,1))] [] none
DISCARD 3510 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3511 [(0,1),(0,0)] D [3509] [] [] [] [((0,0),(0,1))] [3512,3513,3514,3511] CONDITIONAL_S
Y_MEAS 3512 [(0,1)] HALF_D_PLUS_2 [3509] [] [] [] [] [3512,3513,3514,3511] CONDITIONAL_S
IDLE 3513 [(0,0)] HALF_D_PLUS_2 [3509] [] [] [] [] [3512,3513,3514,3511] CONDITIONAL_S
DISCARD 3514 [(0,1)] 0 [3509] [] [] [] [] [3512,3513,3514,3511] CONDITIONAL_S
IDLE 3515 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 3516 [(1,0)] D [] [] [] [] [] [] none
MERGE 3517 [(1,0),(0,0)] D [] [3520,3521,3522,3519] [] [] [((0,0),(1,0))] [] none
DISCARD 3518 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3519 [(1,0),(0,0)] D [3517] [] [] [] [((0,0),(1,0))] [3520,3521,3522,3519] CONDITIONAL_S
Y_MEAS 3520 [(1,0)] HALF_D_PLUS_2 [3517] [] [] [] [] [3520,3521,3522,3519] CONDITIONAL_S
IDLE 3521 [(0,0)] HALF_D_PLUS_2 [3517] [] [] [] [] [3520,3521,3522,3519] CONDITIONAL_S
DISCARD 3522 [(1,0)] 0 [3517] [] [] [] [] [3520,3521,3522,3519] CONDITIONAL_S
IDLE 3523 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 3524 [(0,1)] D [] [] [] [] [] [] none
MERGE 3525 [(0,1),(0,0)] D [] [3528,3529,3530,3527] [] [] [((0,0),(0,1))] [] none
DISCARD 3526 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3527 [(0,1),(0,0)] D [3525] [] [] [] [((0,0),(0,1))] [3528,3529,3530,3527] CONDITIONAL_S
Y_MEAS 3528 [(0,1)] HALF_D_PLUS_2 [3525] [] [] [] [] [3528,3529,3530,3527] CONDITIONAL_S
IDLE 3529 [(0,0)] HALF_D_PLUS_2 [3525] [] [] [] [] [3528,3529,3530,3527] CONDITIONAL_S
DISCARD 3530 [(0,1)] 0 [3525] [] [] [] [] [3528,3529,3530,3527] CONDITIONAL_S
IDLE 3531 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 3532 [(1,0)] D [] [] [] [] [] [] none
MERGE 3533 [(1,0),(0,0)] D [] [3536,3537,3538,3535] [] [] [((0,0),(1,0))] [] none
DISCARD 3534 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3535 [(1,0),(0,0)] D [3533] [] [] [] [((0,0),(1,0))] [3536,3537,3538,3535] CONDITIONAL_S
Y_MEAS 3536 [(1,0)] HALF_D_PLUS_2 [3533] [] [] [] [] [3536,3537,3538,3535] CONDITIONAL_S
IDLE 3537 [(0,0)] HALF_D_PLUS_2 [3533] [] [] [] [] [3536,3537,3538,3535] CONDITIONAL_S
DISCARD 3538 [(1,0)] 0 [3533] [] [] [] [] [3536,3537,3538,3535] CONDITIONAL_S
IDLE 3539 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 3540 [(0,1)] D [] [] [] [] [] [] none
MERGE 3541 [(0,1),(0,0)] D [] [3544,3545,3546,3543] [] [] [((0,0),(0,1))] [] none
DISCARD 3542 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3543 [(0,1),(0,0)] D [3541] [] [] [] [((0,0),(0,1))] [3544,3545,3546,3543] CONDITIONAL_S
Y_MEAS 3544 [(0,1)] HALF_D_PLUS_2 [3541] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
IDLE 3545 [(0,0)] HALF_D_PLUS_2 [3541] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
DISCARD 3546 [(0,1)] 0 [3541] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
IDLE 3547 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 3548 [(1,0)] D [] [] [] [] [] [] none
MERGE 3549 [(1,0),(0,0)] D [] [3552,3553,3554,3551] [] [] [((0,0),(1,0))] [] none
DISCARD 3550 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3551 [(1,0),(0,0)] D [3549] [] [] [] [((0,0),(1,0))] [3552,3553,3554,3551] CONDITIONAL_S
Y_MEAS 3552 [(1,0)] HALF_D_PLUS_2 [3549] [] [] [] [] [3552,3553,3554,3551] CONDITIONAL_S
IDLE 3553 [(0,0)] HALF_D_PLUS_2 [3549] [] [] [] [] [3552,3553,3554,3551] CONDITIONAL_S
DISCARD 3554 [(1,0)] 0 [3549] [] [] [] [] [3552,3553,3554,3551] CONDITIONAL_S
IDLE 3555 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 3556 [(0,1)] D [] [] [] [] [] [] none
MERGE 3557 [(0,1),(0,0)] D [] [3560,3561,3562,3559] [] [] [((0,0),(0,1))] [] none
DISCARD 3558 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3559 [(0,1),(0,0)] D [3557] [] [] [] [((0,0),(0,1))] [3560,3561,3562,3559] CONDITIONAL_S
Y_MEAS 3560 [(0,1)] HALF_D_PLUS_2 [3557] [] [] [] [] [3560,3561,3562,3559] CONDITIONAL_S
IDLE 3561 [(0,0)] HALF_D_PLUS_2 [3557] [] [] [] [] [3560,3561,3562,3559] CONDITIONAL_S
DISCARD 3562 [(0,1)] 0 [3557] [] [] [] [] [3560,3561,3562,3559] CONDITIONAL_S
IDLE 3563 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 3564 [(1,0)] D [] [] [] [] [] [] none
MERGE 3565 [(1,0),(0,0)] D [] [3568,3569,3570,3567] [] [] [((0,0),(1,0))] [] none
DISCARD 3566 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3567 [(1,0),(0,0)] D [3565] [] [] [] [((0,0),(1,0))] [3568,3569,3570,3567] CONDITIONAL_S
Y_MEAS 3568 [(1,0)] HALF_D_PLUS_2 [3565] [] [] [] [] [3568,3569,3570,3567] CONDITIONAL_S
IDLE 3569 [(0,0)] HALF_D_PLUS_2 [3565] [] [] [] [] [3568,3569,3570,3567] CONDITIONAL_S
DISCARD 3570 [(1,0)] 0 [3565] [] [] [] [] [3568,3569,3570,3567] CONDITIONAL_S
IDLE 3571 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 3572 [(0,1)] D [] [] [] [] [] [] none
MERGE 3573 [(0,1),(0,0)] D [] [3576,3577,3578,3575] [] [] [((0,0),(0,1))] [] none
DISCARD 3574 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3575 [(0,1),(0,0)] D [3573] [] [] [] [((0,0),(0,1))] [3576,3577,3578,3575] CONDITIONAL_S
Y_MEAS 3576 [(0,1)] HALF_D_PLUS_2 [3573] [] [] [] [] [3576,3577,3578,3575] CONDITIONAL_S
IDLE 3577 [(0,0)] HALF_D_PLUS_2 [3573] [] [] [] [] [3576,3577,3578,3575] CONDITIONAL_S
DISCARD 3578 [(0,1)] 0 [3573] [] [] [] [] [3576,3577,3578,3575] CONDITIONAL_S
IDLE 3579 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 3580 [(1,0)] D [] [] [] [] [] [] none
MERGE 3581 [(1,0),(0,0)] D [] [3584,3585,3586,3583] [] [] [((0,0),(1,0))] [] none
DISCARD 3582 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3583 [(1,0),(0,0)] D [3581] [] [] [] [((0,0),(1,0))] [3584,3585,3586,3583] CONDITIONAL_S
Y_MEAS 3584 [(1,0)] HALF_D_PLUS_2 [3581] [] [] [] [] [3584,3585,3586,3583] CONDITIONAL_S
IDLE 3585 [(0,0)] HALF_D_PLUS_2 [3581] [] [] [] [] [3584,3585,3586,3583] CONDITIONAL_S
DISCARD 3586 [(1,0)] 0 [3581] [] [] [] [] [3584,3585,3586,3583] CONDITIONAL_S
IDLE 3587 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3588 [(0,1)] D [] [] [] [] [] [] none
MERGE 3589 [(0,1),(0,0)] D [] [3592,3593,3594,3591] [] [] [((0,0),(0,1))] [] none
DISCARD 3590 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3591 [(0,1),(0,0)] D [3589] [] [] [] [((0,0),(0,1))] [3592,3593,3594,3591] CONDITIONAL_S
Y_MEAS 3592 [(0,1)] HALF_D_PLUS_2 [3589] [] [] [] [] [3592,3593,3594,3591] CONDITIONAL_S
IDLE 3593 [(0,0)] HALF_D_PLUS_2 [3589] [] [] [] [] [3592,3593,3594,3591] CONDITIONAL_S
DISCARD 3594 [(0,1)] 0 [3589] [] [] [] [] [3592,3593,3594,3591] CONDITIONAL_S
IDLE 3595 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3596 [(1,0)] D [] [] [] [] [] [] none
MERGE 3597 [(1,0),(0,0)] D [] [3600,3601,3602,3599] [] [] [((0,0),(1,0))] [] none
DISCARD 3598 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3599 [(1,0),(0,0)] D [3597] [] [] [] [((0,0),(1,0))] [3600,3601,3602,3599] CONDITIONAL_S
Y_MEAS 3600 [(1,0)] HALF_D_PLUS_2 [3597] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
IDLE 3601 [(0,0)] HALF_D_PLUS_2 [3597] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
DISCARD 3602 [(1,0)] 0 [3597] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
IDLE 3603 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3604 [(0,1)] D [] [] [] [] [] [] none
MERGE 3605 [(0,1),(0,0)] D [] [3608,3609,3610,3607] [] [] [((0,0),(0,1))] [] none
DISCARD 3606 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3607 [(0,1),(0,0)] D [3605] [] [] [] [((0,0),(0,1))] [3608,3609,3610,3607] CONDITIONAL_S
Y_MEAS 3608 [(0,1)] HALF_D_PLUS_2 [3605] [] [] [] [] [3608,3609,3610,3607] CONDITIONAL_S
IDLE 3609 [(0,0)] HALF_D_PLUS_2 [3605] [] [] [] [] [3608,3609,3610,3607] CONDITIONAL_S
DISCARD 3610 [(0,1)] 0 [3605] [] [] [] [] [3608,3609,3610,3607] CONDITIONAL_S
IDLE 3611 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 3612 [(1,0)] D [] [] [] [] [] [] none
MERGE 3613 [(1,0),(0,0)] D [] [3616,3617,3618,3615] [] [] [((0,0),(1,0))] [] none
DISCARD 3614 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3615 [(1,0),(0,0)] D [3613] [] [] [] [((0,0),(1,0))] [3616,3617,3618,3615] CONDITIONAL_S
Y_MEAS 3616 [(1,0)] HALF_D_PLUS_2 [3613] [] [] [] [] [3616,3617,3618,3615] CONDITIONAL_S
IDLE 3617 [(0,0)] HALF_D_PLUS_2 [3613] [] [] [] [] [3616,3617,3618,3615] CONDITIONAL_S
DISCARD 3618 [(1,0)] 0 [3613] [] [] [] [] [3616,3617,3618,3615] CONDITIONAL_S
IDLE 3619 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 3620 [(0,1)] D [] [] [] [] [] [] none
MERGE 3621 [(0,1),(0,0)] D [] [3624,3625,3626,3623] [] [] [((0,0),(0,1))] [] none
DISCARD 3622 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3623 [(0,1),(0,0)] D [3621] [] [] [] [((0,0),(0,1))] [3624,3625,3626,3623] CONDITIONAL_S
Y_MEAS 3624 [(0,1)] HALF_D_PLUS_2 [3621] [] [] [] [] [3624,3625,3626,3623] CONDITIONAL_S
IDLE 3625 [(0,0)] HALF_D_PLUS_2 [3621] [] [] [] [] [3624,3625,3626,3623] CONDITIONAL_S
DISCARD 3626 [(0,1)] 0 [3621] [] [] [] [] [3624,3625,3626,3623] CONDITIONAL_S
IDLE 3627 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3628 [(1,0)] D [] [] [] [] [] [] none
MERGE 3629 [(1,0),(0,0)] D [] [3632,3633,3634,3631] [] [] [((0,0),(1,0))] [] none
DISCARD 3630 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3631 [(1,0),(0,0)] D [3629] [] [] [] [((0,0),(1,0))] [3632,3633,3634,3631] CONDITIONAL_S
Y_MEAS 3632 [(1,0)] HALF_D_PLUS_2 [3629] [] [] [] [] [3632,3633,3634,3631] CONDITIONAL_S
IDLE 3633 [(0,0)] HALF_D_PLUS_2 [3629] [] [] [] [] [3632,3633,3634,3631] CONDITIONAL_S
DISCARD 3634 [(1,0)] 0 [3629] [] [] [] [] [3632,3633,3634,3631] CONDITIONAL_S
IDLE 3635 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 3636 [(0,1)] D [] [] [] [] [] [] none
MERGE 3637 [(0,1),(0,0)] D [] [3640,3641,3642,3639] [] [] [((0,0),(0,1))] [] none
DISCARD 3638 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3639 [(0,1),(0,0)] D [3637] [] [] [] [((0,0),(0,1))] [3640,3641,3642,3639] CONDITIONAL_S
Y_MEAS 3640 [(0,1)] HALF_D_PLUS_2 [3637] [] [] [] [] [3640,3641,3642,3639] CONDITIONAL_S
IDLE 3641 [(0,0)] HALF_D_PLUS_2 [3637] [] [] [] [] [3640,3641,3642,3639] CONDITIONAL_S
DISCARD 3642 [(0,1)] 0 [3637] [] [] [] [] [3640,3641,3642,3639] CONDITIONAL_S
IDLE 3643 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 3644 [(1,0)] D [] [] [] [] [] [] none
MERGE 3645 [(1,0),(0,0)] D [] [3648,3649,3650,3647] [] [] [((0,0),(1,0))] [] none
DISCARD 3646 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3647 [(1,0),(0,0)] D [3645] [] [] [] [((0,0),(1,0))] [3648,3649,3650,3647] CONDITIONAL_S
Y_MEAS 3648 [(1,0)] HALF_D_PLUS_2 [3645] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
IDLE 3649 [(0,0)] HALF_D_PLUS_2 [3645] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
DISCARD 3650 [(1,0)] 0 [3645] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
IDLE 3651 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3652 [(0,1)] D [] [] [] [] [] [] none
MERGE 3653 [(0,1),(0,0)] D [] [3656,3657,3658,3655] [] [] [((0,0),(0,1))] [] none
DISCARD 3654 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3655 [(0,1),(0,0)] D [3653] [] [] [] [((0,0),(0,1))] [3656,3657,3658,3655] CONDITIONAL_S
Y_MEAS 3656 [(0,1)] HALF_D_PLUS_2 [3653] [] [] [] [] [3656,3657,3658,3655] CONDITIONAL_S
IDLE 3657 [(0,0)] HALF_D_PLUS_2 [3653] [] [] [] [] [3656,3657,3658,3655] CONDITIONAL_S
DISCARD 3658 [(0,1)] 0 [3653] [] [] [] [] [3656,3657,3658,3655] CONDITIONAL_S
IDLE 3659 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 3660 [(1,0)] D [] [] [] [] [] [] none
MERGE 3661 [(1,0),(0,0)] D [] [3664,3665,3666,3663] [] [] [((0,0),(1,0))] [] none
DISCARD 3662 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3663 [(1,0),(0,0)] D [3661] [] [] [] [((0,0),(1,0))] [3664,3665,3666,3663] CONDITIONAL_S
Y_MEAS 3664 [(1,0)] HALF_D_PLUS_2 [3661] [] [] [] [] [3664,3665,3666,3663] CONDITIONAL_S
IDLE 3665 [(0,0)] HALF_D_PLUS_2 [3661] [] [] [] [] [3664,3665,3666,3663] CONDITIONAL_S
DISCARD 3666 [(1,0)] 0 [3661] [] [] [] [] [3664,3665,3666,3663] CONDITIONAL_S
IDLE 3667 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 3668 [(0,1)] D [] [] [] [] [] [] none
MERGE 3669 [(0,1),(0,0)] D [] [3672,3673,3674,3671] [] [] [((0,0),(0,1))] [] none
DISCARD 3670 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3671 [(0,1),(0,0)] D [3669] [] [] [] [((0,0),(0,1))] [3672,3673,3674,3671] CONDITIONAL_S
Y_MEAS 3672 [(0,1)] HALF_D_PLUS_2 [3669] [] [] [] [] [3672,3673,3674,3671] CONDITIONAL_S
IDLE 3673 [(0,0)] HALF_D_PLUS_2 [3669] [] [] [] [] [3672,3673,3674,3671] CONDITIONAL_S
DISCARD 3674 [(0,1)] 0 [3669] [] [] [] [] [3672,3673,3674,3671] CONDITIONAL_S
IDLE 3675 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 3676 [(1,0)] D [] [] [] [] [] [] none
MERGE 3677 [(1,0),(0,0)] D [] [3680,3681,3682,3679] [] [] [((0,0),(1,0))] [] none
DISCARD 3678 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3679 [(1,0),(0,0)] D [3677] [] [] [] [((0,0),(1,0))] [3680,3681,3682,3679] CONDITIONAL_S
Y_MEAS 3680 [(1,0)] HALF_D_PLUS_2 [3677] [] [] [] [] [3680,3681,3682,3679] CONDITIONAL_S
IDLE 3681 [(0,0)] HALF_D_PLUS_2 [3677] [] [] [] [] [3680,3681,3682,3679] CONDITIONAL_S
DISCARD 3682 [(1,0)] 0 [3677] [] [] [] [] [3680,3681,3682,3679] CONDITIONAL_S
IDLE 3683 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 3684 [(0,1)] D [] [] [] [] [] [] none
MERGE 3685 [(0,1),(0,0)] D [] [3688,3689,3690,3687] [] [] [((0,0),(0,1))] [] none
DISCARD 3686 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3687 [(0,1),(0,0)] D [3685] [] [] [] [((0,0),(0,1))] [3688,3689,3690,3687] CONDITIONAL_S
Y_MEAS 3688 [(0,1)] HALF_D_PLUS_2 [3685] [] [] [] [] [3688,3689,3690,3687] CONDITIONAL_S
IDLE 3689 [(0,0)] HALF_D_PLUS_2 [3685] [] [] [] [] [3688,3689,3690,3687] CONDITIONAL_S
DISCARD 3690 [(0,1)] 0 [3685] [] [] [] [] [3688,3689,3690,3687] CONDITIONAL_S
IDLE 3691 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 3692 [(1,0)] D [] [] [] [] [] [] none
MERGE 3693 [(1,0),(0,0)] D [] [3696,3697,3698,3695] [] [] [((0,0),(1,0))] [] none
DISCARD 3694 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3695 [(1,0),(0,0)] D [3693] [] [] [] [((0,0),(1,0))] [3696,3697,3698,3695] CONDITIONAL_S
Y_MEAS 3696 [(1,0)] HALF_D_PLUS_2 [3693] [] [] [] [] [3696,3697,3698,3695] CONDITIONAL_S
IDLE 3697 [(0,0)] HALF_D_PLUS_2 [3693] [] [] [] [] [3696,3697,3698,3695] CONDITIONAL_S
DISCARD 3698 [(1,0)] 0 [3693] [] [] [] [] [3696,3697,3698,3695] CONDITIONAL_S
IDLE 3699 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 3700 [(0,1)] D [] [] [] [] [] [] none
MERGE 3701 [(0,1),(0,0)] D [] [3704,3705,3706,3703] [] [] [((0,0),(0,1))] [] none
DISCARD 3702 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3703 [(0,1),(0,0)] D [3701] [] [] [] [((0,0),(0,1))] [3704,3705,3706,3703] CONDITIONAL_S
Y_MEAS 3704 [(0,1)] HALF_D_PLUS_2 [3701] [] [] [] [] [3704,3705,3706,3703] CONDITIONAL_S
IDLE 3705 [(0,0)] HALF_D_PLUS_2 [3701] [] [] [] [] [3704,3705,3706,3703] CONDITIONAL_S
DISCARD 3706 [(0,1)] 0 [3701] [] [] [] [] [3704,3705,3706,3703] CONDITIONAL_S
IDLE 3707 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3708 [(1,0)] D [] [] [] [] [] [] none
MERGE 3709 [(1,0),(0,0)] D [] [3712,3713,3714,3711] [] [] [((0,0),(1,0))] [] none
DISCARD 3710 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3711 [(1,0),(0,0)] D [3709] [] [] [] [((0,0),(1,0))] [3712,3713,3714,3711] CONDITIONAL_S
Y_MEAS 3712 [(1,0)] HALF_D_PLUS_2 [3709] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
IDLE 3713 [(0,0)] HALF_D_PLUS_2 [3709] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
DISCARD 3714 [(1,0)] 0 [3709] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
IDLE 3715 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3716 [(0,1)] D [] [] [] [] [] [] none
MERGE 3717 [(0,1),(0,0)] D [] [3720,3721,3722,3719] [] [] [((0,0),(0,1))] [] none
DISCARD 3718 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3719 [(0,1),(0,0)] D [3717] [] [] [] [((0,0),(0,1))] [3720,3721,3722,3719] CONDITIONAL_S
Y_MEAS 3720 [(0,1)] HALF_D_PLUS_2 [3717] [] [] [] [] [3720,3721,3722,3719] CONDITIONAL_S
IDLE 3721 [(0,0)] HALF_D_PLUS_2 [3717] [] [] [] [] [3720,3721,3722,3719] CONDITIONAL_S
DISCARD 3722 [(0,1)] 0 [3717] [] [] [] [] [3720,3721,3722,3719] CONDITIONAL_S
IDLE 3723 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 3724 [(1,0)] D [] [] [] [] [] [] none
MERGE 3725 [(1,0),(0,0)] D [] [3728,3729,3730,3727] [] [] [((0,0),(1,0))] [] none
DISCARD 3726 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3727 [(1,0),(0,0)] D [3725] [] [] [] [((0,0),(1,0))] [3728,3729,3730,3727] CONDITIONAL_S
Y_MEAS 3728 [(1,0)] HALF_D_PLUS_2 [3725] [] [] [] [] [3728,3729,3730,3727] CONDITIONAL_S
IDLE 3729 [(0,0)] HALF_D_PLUS_2 [3725] [] [] [] [] [3728,3729,3730,3727] CONDITIONAL_S
DISCARD 3730 [(1,0)] 0 [3725] [] [] [] [] [3728,3729,3730,3727] CONDITIONAL_S
IDLE 3731 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 3732 [(0,1)] D [] [] [] [] [] [] none
MERGE 3733 [(0,1),(0,0)] D [] [3736,3737,3738,3735] [] [] [((0,0),(0,1))] [] none
DISCARD 3734 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3735 [(0,1),(0,0)] D [3733] [] [] [] [((0,0),(0,1))] [3736,3737,3738,3735] CONDITIONAL_S
Y_MEAS 3736 [(0,1)] HALF_D_PLUS_2 [3733] [] [] [] [] [3736,3737,3738,3735] CONDITIONAL_S
IDLE 3737 [(0,0)] HALF_D_PLUS_2 [3733] [] [] [] [] [3736,3737,3738,3735] CONDITIONAL_S
DISCARD 3738 [(0,1)] 0 [3733] [] [] [] [] [3736,3737,3738,3735] CONDITIONAL_S
IDLE 3739 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 3740 [(1,0)] D [] [] [] [] [] [] none
MERGE 3741 [(1,0),(0,0)] D [] [3744,3745,3746,3743] [] [] [((0,0),(1,0))] [] none
DISCARD 3742 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3743 [(1,0),(0,0)] D [3741] [] [] [] [((0,0),(1,0))] [3744,3745,3746,3743] CONDITIONAL_S
Y_MEAS 3744 [(1,0)] HALF_D_PLUS_2 [3741] [] [] [] [] [3744,3745,3746,3743] CONDITIONAL_S
IDLE 3745 [(0,0)] HALF_D_PLUS_2 [3741] [] [] [] [] [3744,3745,3746,3743] CONDITIONAL_S
DISCARD 3746 [(1,0)] 0 [3741] [] [] [] [] [3744,3745,3746,3743] CONDITIONAL_S
IDLE 3747 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 3748 [(0,1)] D [] [] [] [] [] [] none
MERGE 3749 [(0,1),(0,0)] D [] [3752,3753,3754,3751] [] [] [((0,0),(0,1))] [] none
DISCARD 3750 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3751 [(0,1),(0,0)] D [3749] [] [] [] [((0,0),(0,1))] [3752,3753,3754,3751] CONDITIONAL_S
Y_MEAS 3752 [(0,1)] HALF_D_PLUS_2 [3749] [] [] [] [] [3752,3753,3754,3751] CONDITIONAL_S
IDLE 3753 [(0,0)] HALF_D_PLUS_2 [3749] [] [] [] [] [3752,3753,3754,3751] CONDITIONAL_S
DISCARD 3754 [(0,1)] 0 [3749] [] [] [] [] [3752,3753,3754,3751] CONDITIONAL_S
IDLE 3755 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3756 [(1,0)] D [] [] [] [] [] [] none
MERGE 3757 [(1,0),(0,0)] D [] [3760,3761,3762,3759] [] [] [((0,0),(1,0))] [] none
DISCARD 3758 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3759 [(1,0),(0,0)] D [3757] [] [] [] [((0,0),(1,0))] [3760,3761,3762,3759] CONDITIONAL_S
Y_MEAS 3760 [(1,0)] HALF_D_PLUS_2 [3757] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
IDLE 3761 [(0,0)] HALF_D_PLUS_2 [3757] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
DISCARD 3762 [(1,0)] 0 [3757] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
IDLE 3763 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 3764 [(0,1)] D [] [] [] [] [] [] none
MERGE 3765 [(0,1),(0,0)] D [] [3768,3769,3770,3767] [] [] [((0,0),(0,1))] [] none
DISCARD 3766 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3767 [(0,1),(0,0)] D [3765] [] [] [] [((0,0),(0,1))] [3768,3769,3770,3767] CONDITIONAL_S
Y_MEAS 3768 [(0,1)] HALF_D_PLUS_2 [3765] [] [] [] [] [3768,3769,3770,3767] CONDITIONAL_S
IDLE 3769 [(0,0)] HALF_D_PLUS_2 [3765] [] [] [] [] [3768,3769,3770,3767] CONDITIONAL_S
DISCARD 3770 [(0,1)] 0 [3765] [] [] [] [] [3768,3769,3770,3767] CONDITIONAL_S
IDLE 3771 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 3772 [(1,0)] D [] [] [] [] [] [] none
MERGE 3773 [(1,0),(0,0)] D [] [3776,3777,3778,3775] [] [] [((0,0),(1,0))] [] none
DISCARD 3774 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3775 [(1,0),(0,0)] D [3773] [] [] [] [((0,0),(1,0))] [3776,3777,3778,3775] CONDITIONAL_S
Y_MEAS 3776 [(1,0)] HALF_D_PLUS_2 [3773] [] [] [] [] [3776,3777,3778,3775] CONDITIONAL_S
IDLE 3777 [(0,0)] HALF_D_PLUS_2 [3773] [] [] [] [] [3776,3777,3778,3775] CONDITIONAL_S
DISCARD 3778 [(1,0)] 0 [3773] [] [] [] [] [3776,3777,3778,3775] CONDITIONAL_S
IDLE 3779 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 3780 [(0,1)] D [] [] [] [] [] [] none
MERGE 3781 [(0,1),(0,0)] D [] [3784,3785,3786,3783] [] [] [((0,0),(0,1))] [] none
DISCARD 3782 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3783 [(0,1),(0,0)] D [3781] [] [] [] [((0,0),(0,1))] [3784,3785,3786,3783] CONDITIONAL_S
Y_MEAS 3784 [(0,1)] HALF_D_PLUS_2 [3781] [] [] [] [] [3784,3785,3786,3783] CONDITIONAL_S
IDLE 3785 [(0,0)] HALF_D_PLUS_2 [3781] [] [] [] [] [3784,3785,3786,3783] CONDITIONAL_S
DISCARD 3786 [(0,1)] 0 [3781] [] [] [] [] [3784,3785,3786,3783] CONDITIONAL_S
IDLE 3787 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 3788 [(1,0)] D [] [] [] [] [] [] none
MERGE 3789 [(1,0),(0,0)] D [] [3792,3793,3794,3791] [] [] [((0,0),(1,0))] [] none
DISCARD 3790 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3791 [(1,0),(0,0)] D [3789] [] [] [] [((0,0),(1,0))] [3792,3793,3794,3791] CONDITIONAL_S
Y_MEAS 3792 [(1,0)] HALF_D_PLUS_2 [3789] [] [] [] [] [3792,3793,3794,3791] CONDITIONAL_S
IDLE 3793 [(0,0)] HALF_D_PLUS_2 [3789] [] [] [] [] [3792,3793,3794,3791] CONDITIONAL_S
DISCARD 3794 [(1,0)] 0 [3789] [] [] [] [] [3792,3793,3794,3791] CONDITIONAL_S
IDLE 3795 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 3796 [(0,1)] D [] [] [] [] [] [] none
MERGE 3797 [(0,1),(0,0)] D [] [3800,3801,3802,3799] [] [] [((0,0),(0,1))] [] none
DISCARD 3798 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3799 [(0,1),(0,0)] D [3797] [] [] [] [((0,0),(0,1))] [3800,3801,3802,3799] CONDITIONAL_S
Y_MEAS 3800 [(0,1)] HALF_D_PLUS_2 [3797] [] [] [] [] [3800,3801,3802,3799] CONDITIONAL_S
IDLE 3801 [(0,0)] HALF_D_PLUS_2 [3797] [] [] [] [] [3800,3801,3802,3799] CONDITIONAL_S
DISCARD 3802 [(0,1)] 0 [3797] [] [] [] [] [3800,3801,3802,3799] CONDITIONAL_S
IDLE 3803 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 3804 [(1,0)] D [] [] [] [] [] [] none
MERGE 3805 [(1,0),(0,0)] D [] [3808,3809,3810,3807] [] [] [((0,0),(1,0))] [] none
DISCARD 3806 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3807 [(1,0),(0,0)] D [3805] [] [] [] [((0,0),(1,0))] [3808,3809,3810,3807] CONDITIONAL_S
Y_MEAS 3808 [(1,0)] HALF_D_PLUS_2 [3805] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
IDLE 3809 [(0,0)] HALF_D_PLUS_2 [3805] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
DISCARD 3810 [(1,0)] 0 [3805] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
IDLE 3811 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 3812 [(0,1)] D [] [] [] [] [] [] none
MERGE 3813 [(0,1),(0,0)] D [] [3816,3817,3818,3815] [] [] [((0,0),(0,1))] [] none
DISCARD 3814 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3815 [(0,1),(0,0)] D [3813] [] [] [] [((0,0),(0,1))] [3816,3817,3818,3815] CONDITIONAL_S
Y_MEAS 3816 [(0,1)] HALF_D_PLUS_2 [3813] [] [] [] [] [3816,3817,3818,3815] CONDITIONAL_S
IDLE 3817 [(0,0)] HALF_D_PLUS_2 [3813] [] [] [] [] [3816,3817,3818,3815] CONDITIONAL_S
DISCARD 3818 [(0,1)] 0 [3813] [] [] [] [] [3816,3817,3818,3815] CONDITIONAL_S
IDLE 3819 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 3820 [(1,0)] D [] [] [] [] [] [] none
MERGE 3821 [(1,0),(0,0)] D [] [3824,3825,3826,3823] [] [] [((0,0),(1,0))] [] none
DISCARD 3822 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3823 [(1,0),(0,0)] D [3821] [] [] [] [((0,0),(1,0))] [3824,3825,3826,3823] CONDITIONAL_S
Y_MEAS 3824 [(1,0)] HALF_D_PLUS_2 [3821] [] [] [] [] [3824,3825,3826,3823] CONDITIONAL_S
IDLE 3825 [(0,0)] HALF_D_PLUS_2 [3821] [] [] [] [] [3824,3825,3826,3823] CONDITIONAL_S
DISCARD 3826 [(1,0)] 0 [3821] [] [] [] [] [3824,3825,3826,3823] CONDITIONAL_S
IDLE 3827 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 3828 [(0,1)] D [] [] [] [] [] [] none
MERGE 3829 [(0,1),(0,0)] D [] [3832,3833,3834,3831] [] [] [((0,0),(0,1))] [] none
DISCARD 3830 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3831 [(0,1),(0,0)] D [3829] [] [] [] [((0,0),(0,1))] [3832,3833,3834,3831] CONDITIONAL_S
Y_MEAS 3832 [(0,1)] HALF_D_PLUS_2 [3829] [] [] [] [] [3832,3833,3834,3831] CONDITIONAL_S
IDLE 3833 [(0,0)] HALF_D_PLUS_2 [3829] [] [] [] [] [3832,3833,3834,3831] CONDITIONAL_S
DISCARD 3834 [(0,1)] 0 [3829] [] [] [] [] [3832,3833,3834,3831] CONDITIONAL_S
IDLE 3835 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 3836 [(1,0)] D [] [] [] [] [] [] none
MERGE 3837 [(1,0),(0,0)] D [] [3840,3841,3842,3839] [] [] [((0,0),(1,0))] [] none
DISCARD 3838 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3839 [(1,0),(0,0)] D [3837] [] [] [] [((0,0),(1,0))] [3840,3841,3842,3839] CONDITIONAL_S
Y_MEAS 3840 [(1,0)] HALF_D_PLUS_2 [3837] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
IDLE 3841 [(0,0)] HALF_D_PLUS_2 [3837] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
DISCARD 3842 [(1,0)] 0 [3837] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
IDLE 3843 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 3844 [(0,1)] D [] [] [] [] [] [] none
MERGE 3845 [(0,1),(0,0)] D [] [3848,3849,3850,3847] [] [] [((0,0),(0,1))] [] none
DISCARD 3846 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3847 [(0,1),(0,0)] D [3845] [] [] [] [((0,0),(0,1))] [3848,3849,3850,3847] CONDITIONAL_S
Y_MEAS 3848 [(0,1)] HALF_D_PLUS_2 [3845] [] [] [] [] [3848,3849,3850,3847] CONDITIONAL_S
IDLE 3849 [(0,0)] HALF_D_PLUS_2 [3845] [] [] [] [] [3848,3849,3850,3847] CONDITIONAL_S
DISCARD 3850 [(0,1)] 0 [3845] [] [] [] [] [3848,3849,3850,3847] CONDITIONAL_S
IDLE 3851 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 3852 [(1,0)] D [] [] [] [] [] [] none
MERGE 3853 [(1,0),(0,0)] D [] [3856,3857,3858,3855] [] [] [((0,0),(1,0))] [] none
DISCARD 3854 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3855 [(1,0),(0,0)] D [3853] [] [] [] [((0,0),(1,0))] [3856,3857,3858,3855] CONDITIONAL_S
Y_MEAS 3856 [(1,0)] HALF_D_PLUS_2 [3853] [] [] [] [] [3856,3857,3858,3855] CONDITIONAL_S
IDLE 3857 [(0,0)] HALF_D_PLUS_2 [3853] [] [] [] [] [3856,3857,3858,3855] CONDITIONAL_S
DISCARD 3858 [(1,0)] 0 [3853] [] [] [] [] [3856,3857,3858,3855] CONDITIONAL_S
IDLE 3859 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 3860 [(0,1)] D [] [] [] [] [] [] none
MERGE 3861 [(0,1),(0,0)] D [] [3864,3865,3866,3863] [] [] [((0,0),(0,1))] [] none
DISCARD 3862 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3863 [(0,1),(0,0)] D [3861] [] [] [] [((0,0),(0,1))] [3864,3865,3866,3863] CONDITIONAL_S
Y_MEAS 3864 [(0,1)] HALF_D_PLUS_2 [3861] [] [] [] [] [3864,3865,3866,3863] CONDITIONAL_S
IDLE 3865 [(0,0)] HALF_D_PLUS_2 [3861] [] [] [] [] [3864,3865,3866,3863] CONDITIONAL_S
DISCARD 3866 [(0,1)] 0 [3861] [] [] [] [] [3864,3865,3866,3863] CONDITIONAL_S
IDLE 3867 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 3868 [(1,0)] D [] [] [] [] [] [] none
MERGE 3869 [(1,0),(0,0)] D [] [3872,3873,3874,3871] [] [] [((0,0),(1,0))] [] none
DISCARD 3870 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3871 [(1,0),(0,0)] D [3869] [] [] [] [((0,0),(1,0))] [3872,3873,3874,3871] CONDITIONAL_S
Y_MEAS 3872 [(1,0)] HALF_D_PLUS_2 [3869] [] [] [] [] [3872,3873,3874,3871] CONDITIONAL_S
IDLE 3873 [(0,0)] HALF_D_PLUS_2 [3869] [] [] [] [] [3872,3873,3874,3871] CONDITIONAL_S
DISCARD 3874 [(1,0)] 0 [3869] [] [] [] [] [3872,3873,3874,3871] CONDITIONAL_S
IDLE 3875 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 3876 [(0,1)] D [] [] [] [] [] [] none
MERGE 3877 [(0,1),(0,0)] D [] [3880,3881,3882,3879] [] [] [((0,0),(0,1))] [] none
DISCARD 3878 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3879 [(0,1),(0,0)] D [3877] [] [] [] [((0,0),(0,1))] [3880,3881,3882,3879] CONDITIONAL_S
Y_MEAS 3880 [(0,1)] HALF_D_PLUS_2 [3877] [] [] [] [] [3880,3881,3882,3879] CONDITIONAL_S
IDLE 3881 [(0,0)] HALF_D_PLUS_2 [3877] [] [] [] [] [3880,3881,3882,3879] CONDITIONAL_S
DISCARD 3882 [(0,1)] 0 [3877] [] [] [] [] [3880,3881,3882,3879] CONDITIONAL_S
IDLE 3883 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 3884 [(1,0)] D [] [] [] [] [] [] none
MERGE 3885 [(1,0),(0,0)] D [] [3888,3889,3890,3887] [] [] [((0,0),(1,0))] [] none
DISCARD 3886 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3887 [(1,0),(0,0)] D [3885] [] [] [] [((0,0),(1,0))] [3888,3889,3890,3887] CONDITIONAL_S
Y_MEAS 3888 [(1,0)] HALF_D_PLUS_2 [3885] [] [] [] [] [3888,3889,3890,3887] CONDITIONAL_S
IDLE 3889 [(0,0)] HALF_D_PLUS_2 [3885] [] [] [] [] [3888,3889,3890,3887] CONDITIONAL_S
DISCARD 3890 [(1,0)] 0 [3885] [] [] [] [] [3888,3889,3890,3887] CONDITIONAL_S
IDLE 3891 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 3892 [(0,1)] D [] [] [] [] [] [] none
MERGE 3893 [(0,1),(0,0)] D [] [3896,3897,3898,3895] [] [] [((0,0),(0,1))] [] none
DISCARD 3894 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3895 [(0,1),(0,0)] D [3893] [] [] [] [((0,0),(0,1))] [3896,3897,3898,3895] CONDITIONAL_S
Y_MEAS 3896 [(0,1)] HALF_D_PLUS_2 [3893] [] [] [] [] [3896,3897,3898,3895] CONDITIONAL_S
IDLE 3897 [(0,0)] HALF_D_PLUS_2 [3893] [] [] [] [] [3896,3897,3898,3895] CONDITIONAL_S
DISCARD 3898 [(0,1)] 0 [3893] [] [] [] [] [3896,3897,3898,3895] CONDITIONAL_S
IDLE 3899 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 3900 [(1,0)] D [] [] [] [] [] [] none
MERGE 3901 [(1,0),(0,0)] D [] [3904,3905,3906,3903] [] [] [((0,0),(1,0))] [] none
DISCARD 3902 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3903 [(1,0),(0,0)] D [3901] [] [] [] [((0,0),(1,0))] [3904,3905,3906,3903] CONDITIONAL_S
Y_MEAS 3904 [(1,0)] HALF_D_PLUS_2 [3901] [] [] [] [] [3904,3905,3906,3903] CONDITIONAL_S
IDLE 3905 [(0,0)] HALF_D_PLUS_2 [3901] [] [] [] [] [3904,3905,3906,3903] CONDITIONAL_S
DISCARD 3906 [(1,0)] 0 [3901] [] [] [] [] [3904,3905,3906,3903] CONDITIONAL_S
IDLE 3907 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3908 [(0,1)] D [] [] [] [] [] [] none
MERGE 3909 [(0,1),(0,0)] D [] [3912,3913,3914,3911] [] [] [((0,0),(0,1))] [] none
DISCARD 3910 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3911 [(0,1),(0,0)] D [3909] [] [] [] [((0,0),(0,1))] [3912,3913,3914,3911] CONDITIONAL_S
Y_MEAS 3912 [(0,1)] HALF_D_PLUS_2 [3909] [] [] [] [] [3912,3913,3914,3911] CONDITIONAL_S
IDLE 3913 [(0,0)] HALF_D_PLUS_2 [3909] [] [] [] [] [3912,3913,3914,3911] CONDITIONAL_S
DISCARD 3914 [(0,1)] 0 [3909] [] [] [] [] [3912,3913,3914,3911] CONDITIONAL_S
IDLE 3915 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 3916 [(1,0)] D [] [] [] [] [] [] none
MERGE 3917 [(1,0),(0,0)] D [] [3920,3921,3922,3919] [] [] [((0,0),(1,0))] [] none
DISCARD 3918 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3919 [(1,0),(0,0)] D [3917] [] [] [] [((0,0),(1,0))] [3920,3921,3922,3919] CONDITIONAL_S
Y_MEAS 3920 [(1,0)] HALF_D_PLUS_2 [3917] [] [] [] [] [3920,3921,3922,3919] CONDITIONAL_S
IDLE 3921 [(0,0)] HALF_D_PLUS_2 [3917] [] [] [] [] [3920,3921,3922,3919] CONDITIONAL_S
DISCARD 3922 [(1,0)] 0 [3917] [] [] [] [] [3920,3921,3922,3919] CONDITIONAL_S
IDLE 3923 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 3924 [(0,1)] D [] [] [] [] [] [] none
MERGE 3925 [(0,1),(0,0)] D [] [3928,3929,3930,3927] [] [] [((0,0),(0,1))] [] none
DISCARD 3926 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3927 [(0,1),(0,0)] D [3925] [] [] [] [((0,0),(0,1))] [3928,3929,3930,3927] CONDITIONAL_S
Y_MEAS 3928 [(0,1)] HALF_D_PLUS_2 [3925] [] [] [] [] [3928,3929,3930,3927] CONDITIONAL_S
IDLE 3929 [(0,0)] HALF_D_PLUS_2 [3925] [] [] [] [] [3928,3929,3930,3927] CONDITIONAL_S
DISCARD 3930 [(0,1)] 0 [3925] [] [] [] [] [3928,3929,3930,3927] CONDITIONAL_S
IDLE 3931 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 3932 [(1,0)] D [] [] [] [] [] [] none
MERGE 3933 [(1,0),(0,0)] D [] [3936,3937,3938,3935] [] [] [((0,0),(1,0))] [] none
DISCARD 3934 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3935 [(1,0),(0,0)] D [3933] [] [] [] [((0,0),(1,0))] [3936,3937,3938,3935] CONDITIONAL_S
Y_MEAS 3936 [(1,0)] HALF_D_PLUS_2 [3933] [] [] [] [] [3936,3937,3938,3935] CONDITIONAL_S
IDLE 3937 [(0,0)] HALF_D_PLUS_2 [3933] [] [] [] [] [3936,3937,3938,3935] CONDITIONAL_S
DISCARD 3938 [(1,0)] 0 [3933] [] [] [] [] [3936,3937,3938,3935] CONDITIONAL_S
IDLE 3939 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 3940 [(0,1)] D [] [] [] [] [] [] none
MERGE 3941 [(0,1),(0,0)] D [] [3944,3945,3946,3943] [] [] [((0,0),(0,1))] [] none
DISCARD 3942 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3943 [(0,1),(0,0)] D [3941] [] [] [] [((0,0),(0,1))] [3944,3945,3946,3943] CONDITIONAL_S
Y_MEAS 3944 [(0,1)] HALF_D_PLUS_2 [3941] [] [] [] [] [3944,3945,3946,3943] CONDITIONAL_S
IDLE 3945 [(0,0)] HALF_D_PLUS_2 [3941] [] [] [] [] [3944,3945,3946,3943] CONDITIONAL_S
DISCARD 3946 [(0,1)] 0 [3941] [] [] [] [] [3944,3945,3946,3943] CONDITIONAL_S
IDLE 3947 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 3948 [(1,0)] D [] [] [] [] [] [] none
MERGE 3949 [(1,0),(0,0)] D [] [3952,3953,3954,3951] [] [] [((0,0),(1,0))] [] none
DISCARD 3950 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3951 [(1,0),(0,0)] D [3949] [] [] [] [((0,0),(1,0))] [3952,3953,3954,3951] CONDITIONAL_S
Y_MEAS 3952 [(1,0)] HALF_D_PLUS_2 [3949] [] [] [] [] [3952,3953,3954,3951] CONDITIONAL_S
IDLE 3953 [(0,0)] HALF_D_PLUS_2 [3949] [] [] [] [] [3952,3953,3954,3951] CONDITIONAL_S
DISCARD 3954 [(1,0)] 0 [3949] [] [] [] [] [3952,3953,3954,3951] CONDITIONAL_S
IDLE 3955 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 3956 [(0,1)] D [] [] [] [] [] [] none
MERGE 3957 [(0,1),(0,0)] D [] [3960,3961,3962,3959] [] [] [((0,0),(0,1))] [] none
DISCARD 3958 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3959 [(0,1),(0,0)] D [3957] [] [] [] [((0,0),(0,1))] [3960,3961,3962,3959] CONDITIONAL_S
Y_MEAS 3960 [(0,1)] HALF_D_PLUS_2 [3957] [] [] [] [] [3960,3961,3962,3959] CONDITIONAL_S
IDLE 3961 [(0,0)] HALF_D_PLUS_2 [3957] [] [] [] [] [3960,3961,3962,3959] CONDITIONAL_S
DISCARD 3962 [(0,1)] 0 [3957] [] [] [] [] [3960,3961,3962,3959] CONDITIONAL_S
IDLE 3963 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 3964 [(1,0)] D [] [] [] [] [] [] none
MERGE 3965 [(1,0),(0,0)] D [] [3968,3969,3970,3967] [] [] [((0,0),(1,0))] [] none
DISCARD 3966 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3967 [(1,0),(0,0)] D [3965] [] [] [] [((0,0),(1,0))] [3968,3969,3970,3967] CONDITIONAL_S
Y_MEAS 3968 [(1,0)] HALF_D_PLUS_2 [3965] [] [] [] [] [3968,3969,3970,3967] CONDITIONAL_S
IDLE 3969 [(0,0)] HALF_D_PLUS_2 [3965] [] [] [] [] [3968,3969,3970,3967] CONDITIONAL_S
DISCARD 3970 [(1,0)] 0 [3965] [] [] [] [] [3968,3969,3970,3967] CONDITIONAL_S
IDLE 3971 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3972 [(0,1)] D [] [] [] [] [] [] none
MERGE 3973 [(0,1),(0,0)] D [] [3976,3977,3978,3975] [] [] [((0,0),(0,1))] [] none
DISCARD 3974 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3975 [(0,1),(0,0)] D [3973] [] [] [] [((0,0),(0,1))] [3976,3977,3978,3975] CONDITIONAL_S
Y_MEAS 3976 [(0,1)] HALF_D_PLUS_2 [3973] [] [] [] [] [3976,3977,3978,3975] CONDITIONAL_S
IDLE 3977 [(0,0)] HALF_D_PLUS_2 [3973] [] [] [] [] [3976,3977,3978,3975] CONDITIONAL_S
DISCARD 3978 [(0,1)] 0 [3973] [] [] [] [] [3976,3977,3978,3975] CONDITIONAL_S
IDLE 3979 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 3980 [(1,0)] D [] [] [] [] [] [] none
MERGE 3981 [(1,0),(0,0)] D [] [3984,3985,3986,3983] [] [] [((0,0),(1,0))] [] none
DISCARD 3982 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3983 [(1,0),(0,0)] D [3981] [] [] [] [((0,0),(1,0))] [3984,3985,3986,3983] CONDITIONAL_S
Y_MEAS 3984 [(1,0)] HALF_D_PLUS_2 [3981] [] [] [] [] [3984,3985,3986,3983] CONDITIONAL_S
IDLE 3985 [(0,0)] HALF_D_PLUS_2 [3981] [] [] [] [] [3984,3985,3986,3983] CONDITIONAL_S
DISCARD 3986 [(1,0)] 0 [3981] [] [] [] [] [3984,3985,3986,3983] CONDITIONAL_S
IDLE 3987 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 3988 [(0,1)] D [] [] [] [] [] [] none
MERGE 3989 [(0,1),(0,0)] D [] [3992,3993,3994,3991] [] [] [((0,0),(0,1))] [] none
DISCARD 3990 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3991 [(0,1),(0,0)] D [3989] [] [] [] [((0,0),(0,1))] [3992,3993,3994,3991] CONDITIONAL_S
Y_MEAS 3992 [(0,1)] HALF_D_PLUS_2 [3989] [] [] [] [] [3992,3993,3994,3991] CONDITIONAL_S
IDLE 3993 [(0,0)] HALF_D_PLUS_2 [3989] [] [] [] [] [3992,3993,3994,3991] CONDITIONAL_S
DISCARD 3994 [(0,1)] 0 [3989] [] [] [] [] [3992,3993,3994,3991] CONDITIONAL_S
IDLE 3995 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 3996 [(1,0)] D [] [] [] [] [] [] none
MERGE 3997 [(1,0),(0,0)] D [] [4000,4001,4002,3999] [] [] [((0,0),(1,0))] [] none
DISCARD 3998 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3999 [(1,0),(0,0)] D [3997] [] [] [] [((0,0),(1,0))] [4000,4001,4002,3999] CONDITIONAL_S
Y_MEAS 4000 [(1,0)] HALF_D_PLUS_2 [3997] [] [] [] [] [4000,4001,4002,3999] CONDITIONAL_S
IDLE 4001 [(0,0)] HALF_D_PLUS_2 [3997] [] [] [] [] [4000,4001,4002,3999] CONDITIONAL_S
DISCARD 4002 [(1,0)] 0 [3997] [] [] [] [] [4000,4001,4002,3999] CONDITIONAL_S
IDLE 4003 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 4004 [(0,1)] D [] [] [] [] [] [] none
MERGE 4005 [(0,1),(0,0)] D [] [4008,4009,4010,4007] [] [] [((0,0),(0,1))] [] none
DISCARD 4006 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4007 [(0,1),(0,0)] D [4005] [] [] [] [((0,0),(0,1))] [4008,4009,4010,4007] CONDITIONAL_S
Y_MEAS 4008 [(0,1)] HALF_D_PLUS_2 [4005] [] [] [] [] [4008,4009,4010,4007] CONDITIONAL_S
IDLE 4009 [(0,0)] HALF_D_PLUS_2 [4005] [] [] [] [] [4008,4009,4010,4007] CONDITIONAL_S
DISCARD 4010 [(0,1)] 0 [4005] [] [] [] [] [4008,4009,4010,4007] CONDITIONAL_S
IDLE 4011 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4012 [(1,0)] D [] [] [] [] [] [] none
MERGE 4013 [(1,0),(0,0)] D [] [4016,4017,4018,4015] [] [] [((0,0),(1,0))] [] none
DISCARD 4014 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4015 [(1,0),(0,0)] D [4013] [] [] [] [((0,0),(1,0))] [4016,4017,4018,4015] CONDITIONAL_S
Y_MEAS 4016 [(1,0)] HALF_D_PLUS_2 [4013] [] [] [] [] [4016,4017,4018,4015] CONDITIONAL_S
IDLE 4017 [(0,0)] HALF_D_PLUS_2 [4013] [] [] [] [] [4016,4017,4018,4015] CONDITIONAL_S
DISCARD 4018 [(1,0)] 0 [4013] [] [] [] [] [4016,4017,4018,4015] CONDITIONAL_S
IDLE 4019 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 4020 [(0,1)] D [] [] [] [] [] [] none
MERGE 4021 [(0,1),(0,0)] D [] [4024,4025,4026,4023] [] [] [((0,0),(0,1))] [] none
DISCARD 4022 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4023 [(0,1),(0,0)] D [4021] [] [] [] [((0,0),(0,1))] [4024,4025,4026,4023] CONDITIONAL_S
Y_MEAS 4024 [(0,1)] HALF_D_PLUS_2 [4021] [] [] [] [] [4024,4025,4026,4023] CONDITIONAL_S
IDLE 4025 [(0,0)] HALF_D_PLUS_2 [4021] [] [] [] [] [4024,4025,4026,4023] CONDITIONAL_S
DISCARD 4026 [(0,1)] 0 [4021] [] [] [] [] [4024,4025,4026,4023] CONDITIONAL_S
IDLE 4027 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 4028 [(1,0)] D [] [] [] [] [] [] none
MERGE 4029 [(1,0),(0,0)] D [] [4032,4033,4034,4031] [] [] [((0,0),(1,0))] [] none
DISCARD 4030 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4031 [(1,0),(0,0)] D [4029] [] [] [] [((0,0),(1,0))] [4032,4033,4034,4031] CONDITIONAL_S
Y_MEAS 4032 [(1,0)] HALF_D_PLUS_2 [4029] [] [] [] [] [4032,4033,4034,4031] CONDITIONAL_S
IDLE 4033 [(0,0)] HALF_D_PLUS_2 [4029] [] [] [] [] [4032,4033,4034,4031] CONDITIONAL_S
DISCARD 4034 [(1,0)] 0 [4029] [] [] [] [] [4032,4033,4034,4031] CONDITIONAL_S
IDLE 4035 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 4036 [(0,1)] D [] [] [] [] [] [] none
MERGE 4037 [(0,1),(0,0)] D [] [4040,4041,4042,4039] [] [] [((0,0),(0,1))] [] none
DISCARD 4038 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4039 [(0,1),(0,0)] D [4037] [] [] [] [((0,0),(0,1))] [4040,4041,4042,4039] CONDITIONAL_S
Y_MEAS 4040 [(0,1)] HALF_D_PLUS_2 [4037] [] [] [] [] [4040,4041,4042,4039] CONDITIONAL_S
IDLE 4041 [(0,0)] HALF_D_PLUS_2 [4037] [] [] [] [] [4040,4041,4042,4039] CONDITIONAL_S
DISCARD 4042 [(0,1)] 0 [4037] [] [] [] [] [4040,4041,4042,4039] CONDITIONAL_S
IDLE 4043 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 4044 [(1,0)] D [] [] [] [] [] [] none
MERGE 4045 [(1,0),(0,0)] D [] [4048,4049,4050,4047] [] [] [((0,0),(1,0))] [] none
DISCARD 4046 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4047 [(1,0),(0,0)] D [4045] [] [] [] [((0,0),(1,0))] [4048,4049,4050,4047] CONDITIONAL_S
Y_MEAS 4048 [(1,0)] HALF_D_PLUS_2 [4045] [] [] [] [] [4048,4049,4050,4047] CONDITIONAL_S
IDLE 4049 [(0,0)] HALF_D_PLUS_2 [4045] [] [] [] [] [4048,4049,4050,4047] CONDITIONAL_S
DISCARD 4050 [(1,0)] 0 [4045] [] [] [] [] [4048,4049,4050,4047] CONDITIONAL_S
IDLE 4051 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4052 [(0,1)] D [] [] [] [] [] [] none
MERGE 4053 [(0,1),(0,0)] D [] [4056,4057,4058,4055] [] [] [((0,0),(0,1))] [] none
DISCARD 4054 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4055 [(0,1),(0,0)] D [4053] [] [] [] [((0,0),(0,1))] [4056,4057,4058,4055] CONDITIONAL_S
Y_MEAS 4056 [(0,1)] HALF_D_PLUS_2 [4053] [] [] [] [] [4056,4057,4058,4055] CONDITIONAL_S
IDLE 4057 [(0,0)] HALF_D_PLUS_2 [4053] [] [] [] [] [4056,4057,4058,4055] CONDITIONAL_S
DISCARD 4058 [(0,1)] 0 [4053] [] [] [] [] [4056,4057,4058,4055] CONDITIONAL_S
IDLE 4059 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 4060 [(1,0)] D [] [] [] [] [] [] none
MERGE 4061 [(1,0),(0,0)] D [] [4064,4065,4066,4063] [] [] [((0,0),(1,0))] [] none
DISCARD 4062 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4063 [(1,0),(0,0)] D [4061] [] [] [] [((0,0),(1,0))] [4064,4065,4066,4063] CONDITIONAL_S
Y_MEAS 4064 [(1,0)] HALF_D_PLUS_2 [4061] [] [] [] [] [4064,4065,4066,4063] CONDITIONAL_S
IDLE 4065 [(0,0)] HALF_D_PLUS_2 [4061] [] [] [] [] [4064,4065,4066,4063] CONDITIONAL_S
DISCARD 4066 [(1,0)] 0 [4061] [] [] [] [] [4064,4065,4066,4063] CONDITIONAL_S
IDLE 4067 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 4068 [(0,1)] D [] [] [] [] [] [] none
MERGE 4069 [(0,1),(0,0)] D [] [4072,4073,4074,4071] [] [] [((0,0),(0,1))] [] none
DISCARD 4070 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4071 [(0,1),(0,0)] D [4069] [] [] [] [((0,0),(0,1))] [4072,4073,4074,4071] CONDITIONAL_S
Y_MEAS 4072 [(0,1)] HALF_D_PLUS_2 [4069] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
IDLE 4073 [(0,0)] HALF_D_PLUS_2 [4069] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
DISCARD 4074 [(0,1)] 0 [4069] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
IDLE 4075 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 4076 [(1,0)] D [] [] [] [] [] [] none
MERGE 4077 [(1,0),(0,0)] D [] [4080,4081,4082,4079] [] [] [((0,0),(1,0))] [] none
DISCARD 4078 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4079 [(1,0),(0,0)] D [4077] [] [] [] [((0,0),(1,0))] [4080,4081,4082,4079] CONDITIONAL_S
Y_MEAS 4080 [(1,0)] HALF_D_PLUS_2 [4077] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
IDLE 4081 [(0,0)] HALF_D_PLUS_2 [4077] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
DISCARD 4082 [(1,0)] 0 [4077] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
IDLE 4083 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 4084 [(0,1)] D [] [] [] [] [] [] none
MERGE 4085 [(0,1),(0,0)] D [] [4088,4089,4090,4087] [] [] [((0,0),(0,1))] [] none
DISCARD 4086 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4087 [(0,1),(0,0)] D [4085] [] [] [] [((0,0),(0,1))] [4088,4089,4090,4087] CONDITIONAL_S
Y_MEAS 4088 [(0,1)] HALF_D_PLUS_2 [4085] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
IDLE 4089 [(0,0)] HALF_D_PLUS_2 [4085] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
DISCARD 4090 [(0,1)] 0 [4085] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
IDLE 4091 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 4092 [(1,0)] D [] [] [] [] [] [] none
MERGE 4093 [(1,0),(0,0)] D [] [4096,4097,4098,4095] [] [] [((0,0),(1,0))] [] none
DISCARD 4094 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4095 [(1,0),(0,0)] D [4093] [] [] [] [((0,0),(1,0))] [4096,4097,4098,4095] CONDITIONAL_S
Y_MEAS 4096 [(1,0)] HALF_D_PLUS_2 [4093] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
IDLE 4097 [(0,0)] HALF_D_PLUS_2 [4093] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
DISCARD 4098 [(1,0)] 0 [4093] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
IDLE 4099 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 4100 [(0,1)] D [] [] [] [] [] [] none
MERGE 4101 [(0,1),(0,0)] D [] [4104,4105,4106,4103] [] [] [((0,0),(0,1))] [] none
DISCARD 4102 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4103 [(0,1),(0,0)] D [4101] [] [] [] [((0,0),(0,1))] [4104,4105,4106,4103] CONDITIONAL_S
Y_MEAS 4104 [(0,1)] HALF_D_PLUS_2 [4101] [] [] [] [] [4104,4105,4106,4103] CONDITIONAL_S
IDLE 4105 [(0,0)] HALF_D_PLUS_2 [4101] [] [] [] [] [4104,4105,4106,4103] CONDITIONAL_S
DISCARD 4106 [(0,1)] 0 [4101] [] [] [] [] [4104,4105,4106,4103] CONDITIONAL_S
IDLE 4107 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 4108 [(1,0)] D [] [] [] [] [] [] none
MERGE 4109 [(1,0),(0,0)] D [] [4112,4113,4114,4111] [] [] [((0,0),(1,0))] [] none
DISCARD 4110 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4111 [(1,0),(0,0)] D [4109] [] [] [] [((0,0),(1,0))] [4112,4113,4114,4111] CONDITIONAL_S
Y_MEAS 4112 [(1,0)] HALF_D_PLUS_2 [4109] [] [] [] [] [4112,4113,4114,4111] CONDITIONAL_S
IDLE 4113 [(0,0)] HALF_D_PLUS_2 [4109] [] [] [] [] [4112,4113,4114,4111] CONDITIONAL_S
DISCARD 4114 [(1,0)] 0 [4109] [] [] [] [] [4112,4113,4114,4111] CONDITIONAL_S
IDLE 4115 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 4116 [(0,1)] D [] [] [] [] [] [] none
MERGE 4117 [(0,1),(0,0)] D [] [4120,4121,4122,4119] [] [] [((0,0),(0,1))] [] none
DISCARD 4118 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4119 [(0,1),(0,0)] D [4117] [] [] [] [((0,0),(0,1))] [4120,4121,4122,4119] CONDITIONAL_S
Y_MEAS 4120 [(0,1)] HALF_D_PLUS_2 [4117] [] [] [] [] [4120,4121,4122,4119] CONDITIONAL_S
IDLE 4121 [(0,0)] HALF_D_PLUS_2 [4117] [] [] [] [] [4120,4121,4122,4119] CONDITIONAL_S
DISCARD 4122 [(0,1)] 0 [4117] [] [] [] [] [4120,4121,4122,4119] CONDITIONAL_S
IDLE 4123 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 4124 [(1,0)] D [] [] [] [] [] [] none
MERGE 4125 [(1,0),(0,0)] D [] [4128,4129,4130,4127] [] [] [((0,0),(1,0))] [] none
DISCARD 4126 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4127 [(1,0),(0,0)] D [4125] [] [] [] [((0,0),(1,0))] [4128,4129,4130,4127] CONDITIONAL_S
Y_MEAS 4128 [(1,0)] HALF_D_PLUS_2 [4125] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
IDLE 4129 [(0,0)] HALF_D_PLUS_2 [4125] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
DISCARD 4130 [(1,0)] 0 [4125] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
IDLE 4131 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 4132 [(0,1)] D [] [] [] [] [] [] none
MERGE 4133 [(0,1),(0,0)] D [] [4136,4137,4138,4135] [] [] [((0,0),(0,1))] [] none
DISCARD 4134 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4135 [(0,1),(0,0)] D [4133] [] [] [] [((0,0),(0,1))] [4136,4137,4138,4135] CONDITIONAL_S
Y_MEAS 4136 [(0,1)] HALF_D_PLUS_2 [4133] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
IDLE 4137 [(0,0)] HALF_D_PLUS_2 [4133] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
DISCARD 4138 [(0,1)] 0 [4133] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
IDLE 4139 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4140 [(1,0)] D [] [] [] [] [] [] none
MERGE 4141 [(1,0),(0,0)] D [] [4144,4145,4146,4143] [] [] [((0,0),(1,0))] [] none
DISCARD 4142 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4143 [(1,0),(0,0)] D [4141] [] [] [] [((0,0),(1,0))] [4144,4145,4146,4143] CONDITIONAL_S
Y_MEAS 4144 [(1,0)] HALF_D_PLUS_2 [4141] [] [] [] [] [4144,4145,4146,4143] CONDITIONAL_S
IDLE 4145 [(0,0)] HALF_D_PLUS_2 [4141] [] [] [] [] [4144,4145,4146,4143] CONDITIONAL_S
DISCARD 4146 [(1,0)] 0 [4141] [] [] [] [] [4144,4145,4146,4143] CONDITIONAL_S
IDLE 4147 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 4148 [(0,1)] D [] [] [] [] [] [] none
MERGE 4149 [(0,1),(0,0)] D [] [4152,4153,4154,4151] [] [] [((0,0),(0,1))] [] none
DISCARD 4150 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4151 [(0,1),(0,0)] D [4149] [] [] [] [((0,0),(0,1))] [4152,4153,4154,4151] CONDITIONAL_S
Y_MEAS 4152 [(0,1)] HALF_D_PLUS_2 [4149] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
IDLE 4153 [(0,0)] HALF_D_PLUS_2 [4149] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
DISCARD 4154 [(0,1)] 0 [4149] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
IDLE 4155 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 4156 [(1,0)] D [] [] [] [] [] [] none
MERGE 4157 [(1,0),(0,0)] D [] [4160,4161,4162,4159] [] [] [((0,0),(1,0))] [] none
DISCARD 4158 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4159 [(1,0),(0,0)] D [4157] [] [] [] [((0,0),(1,0))] [4160,4161,4162,4159] CONDITIONAL_S
Y_MEAS 4160 [(1,0)] HALF_D_PLUS_2 [4157] [] [] [] [] [4160,4161,4162,4159] CONDITIONAL_S
IDLE 4161 [(0,0)] HALF_D_PLUS_2 [4157] [] [] [] [] [4160,4161,4162,4159] CONDITIONAL_S
DISCARD 4162 [(1,0)] 0 [4157] [] [] [] [] [4160,4161,4162,4159] CONDITIONAL_S
IDLE 4163 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 4164 [(0,1)] D [] [] [] [] [] [] none
MERGE 4165 [(0,1),(0,0)] D [] [4168,4169,4170,4167] [] [] [((0,0),(0,1))] [] none
DISCARD 4166 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4167 [(0,1),(0,0)] D [4165] [] [] [] [((0,0),(0,1))] [4168,4169,4170,4167] CONDITIONAL_S
Y_MEAS 4168 [(0,1)] HALF_D_PLUS_2 [4165] [] [] [] [] [4168,4169,4170,4167] CONDITIONAL_S
IDLE 4169 [(0,0)] HALF_D_PLUS_2 [4165] [] [] [] [] [4168,4169,4170,4167] CONDITIONAL_S
DISCARD 4170 [(0,1)] 0 [4165] [] [] [] [] [4168,4169,4170,4167] CONDITIONAL_S
IDLE 4171 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 4172 [(1,0)] D [] [] [] [] [] [] none
MERGE 4173 [(1,0),(0,0)] D [] [4176,4177,4178,4175] [] [] [((0,0),(1,0))] [] none
DISCARD 4174 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4175 [(1,0),(0,0)] D [4173] [] [] [] [((0,0),(1,0))] [4176,4177,4178,4175] CONDITIONAL_S
Y_MEAS 4176 [(1,0)] HALF_D_PLUS_2 [4173] [] [] [] [] [4176,4177,4178,4175] CONDITIONAL_S
IDLE 4177 [(0,0)] HALF_D_PLUS_2 [4173] [] [] [] [] [4176,4177,4178,4175] CONDITIONAL_S
DISCARD 4178 [(1,0)] 0 [4173] [] [] [] [] [4176,4177,4178,4175] CONDITIONAL_S
IDLE 4179 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 4180 [(0,1)] D [] [] [] [] [] [] none
MERGE 4181 [(0,1),(0,0)] D [] [4184,4185,4186,4183] [] [] [((0,0),(0,1))] [] none
DISCARD 4182 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4183 [(0,1),(0,0)] D [4181] [] [] [] [((0,0),(0,1))] [4184,4185,4186,4183] CONDITIONAL_S
Y_MEAS 4184 [(0,1)] HALF_D_PLUS_2 [4181] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
IDLE 4185 [(0,0)] HALF_D_PLUS_2 [4181] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
DISCARD 4186 [(0,1)] 0 [4181] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
IDLE 4187 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 4188 [(1,0)] D [] [] [] [] [] [] none
MERGE 4189 [(1,0),(0,0)] D [] [4192,4193,4194,4191] [] [] [((0,0),(1,0))] [] none
DISCARD 4190 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4191 [(1,0),(0,0)] D [4189] [] [] [] [((0,0),(1,0))] [4192,4193,4194,4191] CONDITIONAL_S
Y_MEAS 4192 [(1,0)] HALF_D_PLUS_2 [4189] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
IDLE 4193 [(0,0)] HALF_D_PLUS_2 [4189] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
DISCARD 4194 [(1,0)] 0 [4189] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
IDLE 4195 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 4196 [(0,1)] D [] [] [] [] [] [] none
MERGE 4197 [(0,1),(0,0)] D [] [4200,4201,4202,4199] [] [] [((0,0),(0,1))] [] none
DISCARD 4198 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4199 [(0,1),(0,0)] D [4197] [] [] [] [((0,0),(0,1))] [4200,4201,4202,4199] CONDITIONAL_S
Y_MEAS 4200 [(0,1)] HALF_D_PLUS_2 [4197] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
IDLE 4201 [(0,0)] HALF_D_PLUS_2 [4197] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
DISCARD 4202 [(0,1)] 0 [4197] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
IDLE 4203 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 4204 [(1,0)] D [] [] [] [] [] [] none
MERGE 4205 [(1,0),(0,0)] D [] [4208,4209,4210,4207] [] [] [((0,0),(1,0))] [] none
DISCARD 4206 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4207 [(1,0),(0,0)] D [4205] [] [] [] [((0,0),(1,0))] [4208,4209,4210,4207] CONDITIONAL_S
Y_MEAS 4208 [(1,0)] HALF_D_PLUS_2 [4205] [] [] [] [] [4208,4209,4210,4207] CONDITIONAL_S
IDLE 4209 [(0,0)] HALF_D_PLUS_2 [4205] [] [] [] [] [4208,4209,4210,4207] CONDITIONAL_S
DISCARD 4210 [(1,0)] 0 [4205] [] [] [] [] [4208,4209,4210,4207] CONDITIONAL_S
IDLE 4211 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 4212 [(0,1)] D [] [] [] [] [] [] none
MERGE 4213 [(0,1),(0,0)] D [] [4216,4217,4218,4215] [] [] [((0,0),(0,1))] [] none
DISCARD 4214 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4215 [(0,1),(0,0)] D [4213] [] [] [] [((0,0),(0,1))] [4216,4217,4218,4215] CONDITIONAL_S
Y_MEAS 4216 [(0,1)] HALF_D_PLUS_2 [4213] [] [] [] [] [4216,4217,4218,4215] CONDITIONAL_S
IDLE 4217 [(0,0)] HALF_D_PLUS_2 [4213] [] [] [] [] [4216,4217,4218,4215] CONDITIONAL_S
DISCARD 4218 [(0,1)] 0 [4213] [] [] [] [] [4216,4217,4218,4215] CONDITIONAL_S
IDLE 4219 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4220 [(1,0)] D [] [] [] [] [] [] none
MERGE 4221 [(1,0),(0,0)] D [] [4224,4225,4226,4223] [] [] [((0,0),(1,0))] [] none
DISCARD 4222 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4223 [(1,0),(0,0)] D [4221] [] [] [] [((0,0),(1,0))] [4224,4225,4226,4223] CONDITIONAL_S
Y_MEAS 4224 [(1,0)] HALF_D_PLUS_2 [4221] [] [] [] [] [4224,4225,4226,4223] CONDITIONAL_S
IDLE 4225 [(0,0)] HALF_D_PLUS_2 [4221] [] [] [] [] [4224,4225,4226,4223] CONDITIONAL_S
DISCARD 4226 [(1,0)] 0 [4221] [] [] [] [] [4224,4225,4226,4223] CONDITIONAL_S
IDLE 4227 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4228 [(0,1)] D [] [] [] [] [] [] none
MERGE 4229 [(0,1),(0,0)] D [] [4232,4233,4234,4231] [] [] [((0,0),(0,1))] [] none
DISCARD 4230 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4231 [(0,1),(0,0)] D [4229] [] [] [] [((0,0),(0,1))] [4232,4233,4234,4231] CONDITIONAL_S
Y_MEAS 4232 [(0,1)] HALF_D_PLUS_2 [4229] [] [] [] [] [4232,4233,4234,4231] CONDITIONAL_S
IDLE 4233 [(0,0)] HALF_D_PLUS_2 [4229] [] [] [] [] [4232,4233,4234,4231] CONDITIONAL_S
DISCARD 4234 [(0,1)] 0 [4229] [] [] [] [] [4232,4233,4234,4231] CONDITIONAL_S
IDLE 4235 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 4236 [(1,0)] D [] [] [] [] [] [] none
MERGE 4237 [(1,0),(0,0)] D [] [4240,4241,4242,4239] [] [] [((0,0),(1,0))] [] none
DISCARD 4238 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4239 [(1,0),(0,0)] D [4237] [] [] [] [((0,0),(1,0))] [4240,4241,4242,4239] CONDITIONAL_S
Y_MEAS 4240 [(1,0)] HALF_D_PLUS_2 [4237] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
IDLE 4241 [(0,0)] HALF_D_PLUS_2 [4237] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
DISCARD 4242 [(1,0)] 0 [4237] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
IDLE 4243 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 4244 [(0,1)] D [] [] [] [] [] [] none
MERGE 4245 [(0,1),(0,0)] D [] [4248,4249,4250,4247] [] [] [((0,0),(0,1))] [] none
DISCARD 4246 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4247 [(0,1),(0,0)] D [4245] [] [] [] [((0,0),(0,1))] [4248,4249,4250,4247] CONDITIONAL_S
Y_MEAS 4248 [(0,1)] HALF_D_PLUS_2 [4245] [] [] [] [] [4248,4249,4250,4247] CONDITIONAL_S
IDLE 4249 [(0,0)] HALF_D_PLUS_2 [4245] [] [] [] [] [4248,4249,4250,4247] CONDITIONAL_S
DISCARD 4250 [(0,1)] 0 [4245] [] [] [] [] [4248,4249,4250,4247] CONDITIONAL_S
IDLE 4251 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 4252 [(1,0)] D [] [] [] [] [] [] none
MERGE 4253 [(1,0),(0,0)] D [] [4256,4257,4258,4255] [] [] [((0,0),(1,0))] [] none
DISCARD 4254 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4255 [(1,0),(0,0)] D [4253] [] [] [] [((0,0),(1,0))] [4256,4257,4258,4255] CONDITIONAL_S
Y_MEAS 4256 [(1,0)] HALF_D_PLUS_2 [4253] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
IDLE 4257 [(0,0)] HALF_D_PLUS_2 [4253] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
DISCARD 4258 [(1,0)] 0 [4253] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
IDLE 4259 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4260 [(0,1)] D [] [] [] [] [] [] none
MERGE 4261 [(0,1),(0,0)] D [] [4264,4265,4266,4263] [] [] [((0,0),(0,1))] [] none
DISCARD 4262 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4263 [(0,1),(0,0)] D [4261] [] [] [] [((0,0),(0,1))] [4264,4265,4266,4263] CONDITIONAL_S
Y_MEAS 4264 [(0,1)] HALF_D_PLUS_2 [4261] [] [] [] [] [4264,4265,4266,4263] CONDITIONAL_S
IDLE 4265 [(0,0)] HALF_D_PLUS_2 [4261] [] [] [] [] [4264,4265,4266,4263] CONDITIONAL_S
DISCARD 4266 [(0,1)] 0 [4261] [] [] [] [] [4264,4265,4266,4263] CONDITIONAL_S
IDLE 4267 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4268 [(1,0)] D [] [] [] [] [] [] none
MERGE 4269 [(1,0),(0,0)] D [] [4272,4273,4274,4271] [] [] [((0,0),(1,0))] [] none
DISCARD 4270 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4271 [(1,0),(0,0)] D [4269] [] [] [] [((0,0),(1,0))] [4272,4273,4274,4271] CONDITIONAL_S
Y_MEAS 4272 [(1,0)] HALF_D_PLUS_2 [4269] [] [] [] [] [4272,4273,4274,4271] CONDITIONAL_S
IDLE 4273 [(0,0)] HALF_D_PLUS_2 [4269] [] [] [] [] [4272,4273,4274,4271] CONDITIONAL_S
DISCARD 4274 [(1,0)] 0 [4269] [] [] [] [] [4272,4273,4274,4271] CONDITIONAL_S
IDLE 4275 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 4276 [(0,1)] D [] [] [] [] [] [] none
MERGE 4277 [(0,1),(0,0)] D [] [4280,4281,4282,4279] [] [] [((0,0),(0,1))] [] none
DISCARD 4278 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4279 [(0,1),(0,0)] D [4277] [] [] [] [((0,0),(0,1))] [4280,4281,4282,4279] CONDITIONAL_S
Y_MEAS 4280 [(0,1)] HALF_D_PLUS_2 [4277] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
IDLE 4281 [(0,0)] HALF_D_PLUS_2 [4277] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
DISCARD 4282 [(0,1)] 0 [4277] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
IDLE 4283 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 4284 [(1,0)] D [] [] [] [] [] [] none
MERGE 4285 [(1,0),(0,0)] D [] [4288,4289,4290,4287] [] [] [((0,0),(1,0))] [] none
DISCARD 4286 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4287 [(1,0),(0,0)] D [4285] [] [] [] [((0,0),(1,0))] [4288,4289,4290,4287] CONDITIONAL_S
Y_MEAS 4288 [(1,0)] HALF_D_PLUS_2 [4285] [] [] [] [] [4288,4289,4290,4287] CONDITIONAL_S
IDLE 4289 [(0,0)] HALF_D_PLUS_2 [4285] [] [] [] [] [4288,4289,4290,4287] CONDITIONAL_S
DISCARD 4290 [(1,0)] 0 [4285] [] [] [] [] [4288,4289,4290,4287] CONDITIONAL_S
IDLE 4291 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 4292 [(0,1)] D [] [] [] [] [] [] none
MERGE 4293 [(0,1),(0,0)] D [] [4296,4297,4298,4295] [] [] [((0,0),(0,1))] [] none
DISCARD 4294 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4295 [(0,1),(0,0)] D [4293] [] [] [] [((0,0),(0,1))] [4296,4297,4298,4295] CONDITIONAL_S
Y_MEAS 4296 [(0,1)] HALF_D_PLUS_2 [4293] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
IDLE 4297 [(0,0)] HALF_D_PLUS_2 [4293] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
DISCARD 4298 [(0,1)] 0 [4293] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
IDLE 4299 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 4300 [(1,0)] D [] [] [] [] [] [] none
MERGE 4301 [(1,0),(0,0)] D [] [4304,4305,4306,4303] [] [] [((0,0),(1,0))] [] none
DISCARD 4302 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4303 [(1,0),(0,0)] D [4301] [] [] [] [((0,0),(1,0))] [4304,4305,4306,4303] CONDITIONAL_S
Y_MEAS 4304 [(1,0)] HALF_D_PLUS_2 [4301] [] [] [] [] [4304,4305,4306,4303] CONDITIONAL_S
IDLE 4305 [(0,0)] HALF_D_PLUS_2 [4301] [] [] [] [] [4304,4305,4306,4303] CONDITIONAL_S
DISCARD 4306 [(1,0)] 0 [4301] [] [] [] [] [4304,4305,4306,4303] CONDITIONAL_S
IDLE 4307 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4308 [(0,1)] D [] [] [] [] [] [] none
MERGE 4309 [(0,1),(0,0)] D [] [4312,4313,4314,4311] [] [] [((0,0),(0,1))] [] none
DISCARD 4310 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4311 [(0,1),(0,0)] D [4309] [] [] [] [((0,0),(0,1))] [4312,4313,4314,4311] CONDITIONAL_S
Y_MEAS 4312 [(0,1)] HALF_D_PLUS_2 [4309] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
IDLE 4313 [(0,0)] HALF_D_PLUS_2 [4309] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
DISCARD 4314 [(0,1)] 0 [4309] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
IDLE 4315 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 4316 [(1,0)] D [] [] [] [] [] [] none
MERGE 4317 [(1,0),(0,0)] D [] [4320,4321,4322,4319] [] [] [((0,0),(1,0))] [] none
DISCARD 4318 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4319 [(1,0),(0,0)] D [4317] [] [] [] [((0,0),(1,0))] [4320,4321,4322,4319] CONDITIONAL_S
Y_MEAS 4320 [(1,0)] HALF_D_PLUS_2 [4317] [] [] [] [] [4320,4321,4322,4319] CONDITIONAL_S
IDLE 4321 [(0,0)] HALF_D_PLUS_2 [4317] [] [] [] [] [4320,4321,4322,4319] CONDITIONAL_S
DISCARD 4322 [(1,0)] 0 [4317] [] [] [] [] [4320,4321,4322,4319] CONDITIONAL_S
IDLE 4323 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 4324 [(0,1)] D [] [] [] [] [] [] none
MERGE 4325 [(0,1),(0,0)] D [] [4328,4329,4330,4327] [] [] [((0,0),(0,1))] [] none
DISCARD 4326 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4327 [(0,1),(0,0)] D [4325] [] [] [] [((0,0),(0,1))] [4328,4329,4330,4327] CONDITIONAL_S
Y_MEAS 4328 [(0,1)] HALF_D_PLUS_2 [4325] [] [] [] [] [4328,4329,4330,4327] CONDITIONAL_S
IDLE 4329 [(0,0)] HALF_D_PLUS_2 [4325] [] [] [] [] [4328,4329,4330,4327] CONDITIONAL_S
DISCARD 4330 [(0,1)] 0 [4325] [] [] [] [] [4328,4329,4330,4327] CONDITIONAL_S
IDLE 4331 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 4332 [(1,0)] D [] [] [] [] [] [] none
MERGE 4333 [(1,0),(0,0)] D [] [4336,4337,4338,4335] [] [] [((0,0),(1,0))] [] none
DISCARD 4334 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4335 [(1,0),(0,0)] D [4333] [] [] [] [((0,0),(1,0))] [4336,4337,4338,4335] CONDITIONAL_S
Y_MEAS 4336 [(1,0)] HALF_D_PLUS_2 [4333] [] [] [] [] [4336,4337,4338,4335] CONDITIONAL_S
IDLE 4337 [(0,0)] HALF_D_PLUS_2 [4333] [] [] [] [] [4336,4337,4338,4335] CONDITIONAL_S
DISCARD 4338 [(1,0)] 0 [4333] [] [] [] [] [4336,4337,4338,4335] CONDITIONAL_S
IDLE 4339 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 4340 [(0,1)] D [] [] [] [] [] [] none
MERGE 4341 [(0,1),(0,0)] D [] [4344,4345,4346,4343] [] [] [((0,0),(0,1))] [] none
DISCARD 4342 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4343 [(0,1),(0,0)] D [4341] [] [] [] [((0,0),(0,1))] [4344,4345,4346,4343] CONDITIONAL_S
Y_MEAS 4344 [(0,1)] HALF_D_PLUS_2 [4341] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
IDLE 4345 [(0,0)] HALF_D_PLUS_2 [4341] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
DISCARD 4346 [(0,1)] 0 [4341] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
IDLE 4347 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 4348 [(1,0)] D [] [] [] [] [] [] none
MERGE 4349 [(1,0),(0,0)] D [] [4352,4353,4354,4351] [] [] [((0,0),(1,0))] [] none
DISCARD 4350 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4351 [(1,0),(0,0)] D [4349] [] [] [] [((0,0),(1,0))] [4352,4353,4354,4351] CONDITIONAL_S
Y_MEAS 4352 [(1,0)] HALF_D_PLUS_2 [4349] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
IDLE 4353 [(0,0)] HALF_D_PLUS_2 [4349] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
DISCARD 4354 [(1,0)] 0 [4349] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
IDLE 4355 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 4356 [(0,1)] D [] [] [] [] [] [] none
MERGE 4357 [(0,1),(0,0)] D [] [4360,4361,4362,4359] [] [] [((0,0),(0,1))] [] none
DISCARD 4358 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4359 [(0,1),(0,0)] D [4357] [] [] [] [((0,0),(0,1))] [4360,4361,4362,4359] CONDITIONAL_S
Y_MEAS 4360 [(0,1)] HALF_D_PLUS_2 [4357] [] [] [] [] [4360,4361,4362,4359] CONDITIONAL_S
IDLE 4361 [(0,0)] HALF_D_PLUS_2 [4357] [] [] [] [] [4360,4361,4362,4359] CONDITIONAL_S
DISCARD 4362 [(0,1)] 0 [4357] [] [] [] [] [4360,4361,4362,4359] CONDITIONAL_S
IDLE 4363 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4364 [(1,0)] D [] [] [] [] [] [] none
MERGE 4365 [(1,0),(0,0)] D [] [4368,4369,4370,4367] [] [] [((0,0),(1,0))] [] none
DISCARD 4366 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4367 [(1,0),(0,0)] D [4365] [] [] [] [((0,0),(1,0))] [4368,4369,4370,4367] CONDITIONAL_S
Y_MEAS 4368 [(1,0)] HALF_D_PLUS_2 [4365] [] [] [] [] [4368,4369,4370,4367] CONDITIONAL_S
IDLE 4369 [(0,0)] HALF_D_PLUS_2 [4365] [] [] [] [] [4368,4369,4370,4367] CONDITIONAL_S
DISCARD 4370 [(1,0)] 0 [4365] [] [] [] [] [4368,4369,4370,4367] CONDITIONAL_S
IDLE 4371 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4372 [(0,1)] D [] [] [] [] [] [] none
MERGE 4373 [(0,1),(0,0)] D [] [4376,4377,4378,4375] [] [] [((0,0),(0,1))] [] none
DISCARD 4374 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4375 [(0,1),(0,0)] D [4373] [] [] [] [((0,0),(0,1))] [4376,4377,4378,4375] CONDITIONAL_S
Y_MEAS 4376 [(0,1)] HALF_D_PLUS_2 [4373] [] [] [] [] [4376,4377,4378,4375] CONDITIONAL_S
IDLE 4377 [(0,0)] HALF_D_PLUS_2 [4373] [] [] [] [] [4376,4377,4378,4375] CONDITIONAL_S
DISCARD 4378 [(0,1)] 0 [4373] [] [] [] [] [4376,4377,4378,4375] CONDITIONAL_S
IDLE 4379 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 4380 [(1,0)] D [] [] [] [] [] [] none
MERGE 4381 [(1,0),(0,0)] D [] [4384,4385,4386,4383] [] [] [((0,0),(1,0))] [] none
DISCARD 4382 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4383 [(1,0),(0,0)] D [4381] [] [] [] [((0,0),(1,0))] [4384,4385,4386,4383] CONDITIONAL_S
Y_MEAS 4384 [(1,0)] HALF_D_PLUS_2 [4381] [] [] [] [] [4384,4385,4386,4383] CONDITIONAL_S
IDLE 4385 [(0,0)] HALF_D_PLUS_2 [4381] [] [] [] [] [4384,4385,4386,4383] CONDITIONAL_S
DISCARD 4386 [(1,0)] 0 [4381] [] [] [] [] [4384,4385,4386,4383] CONDITIONAL_S
IDLE 4387 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 4388 [(0,1)] D [] [] [] [] [] [] none
MERGE 4389 [(0,1),(0,0)] D [] [4392,4393,4394,4391] [] [] [((0,0),(0,1))] [] none
DISCARD 4390 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4391 [(0,1),(0,0)] D [4389] [] [] [] [((0,0),(0,1))] [4392,4393,4394,4391] CONDITIONAL_S
Y_MEAS 4392 [(0,1)] HALF_D_PLUS_2 [4389] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
IDLE 4393 [(0,0)] HALF_D_PLUS_2 [4389] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
DISCARD 4394 [(0,1)] 0 [4389] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
IDLE 4395 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 4396 [(1,0)] D [] [] [] [] [] [] none
MERGE 4397 [(1,0),(0,0)] D [] [4400,4401,4402,4399] [] [] [((0,0),(1,0))] [] none
DISCARD 4398 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4399 [(1,0),(0,0)] D [4397] [] [] [] [((0,0),(1,0))] [4400,4401,4402,4399] CONDITIONAL_S
Y_MEAS 4400 [(1,0)] HALF_D_PLUS_2 [4397] [] [] [] [] [4400,4401,4402,4399] CONDITIONAL_S
IDLE 4401 [(0,0)] HALF_D_PLUS_2 [4397] [] [] [] [] [4400,4401,4402,4399] CONDITIONAL_S
DISCARD 4402 [(1,0)] 0 [4397] [] [] [] [] [4400,4401,4402,4399] CONDITIONAL_S
IDLE 4403 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 4404 [(0,1)] D [] [] [] [] [] [] none
MERGE 4405 [(0,1),(0,0)] D [] [4408,4409,4410,4407] [] [] [((0,0),(0,1))] [] none
DISCARD 4406 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4407 [(0,1),(0,0)] D [4405] [] [] [] [((0,0),(0,1))] [4408,4409,4410,4407] CONDITIONAL_S
Y_MEAS 4408 [(0,1)] HALF_D_PLUS_2 [4405] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
IDLE 4409 [(0,0)] HALF_D_PLUS_2 [4405] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
DISCARD 4410 [(0,1)] 0 [4405] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
IDLE 4411 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 4412 [(1,0)] D [] [] [] [] [] [] none
MERGE 4413 [(1,0),(0,0)] D [] [4416,4417,4418,4415] [] [] [((0,0),(1,0))] [] none
DISCARD 4414 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4415 [(1,0),(0,0)] D [4413] [] [] [] [((0,0),(1,0))] [4416,4417,4418,4415] CONDITIONAL_S
Y_MEAS 4416 [(1,0)] HALF_D_PLUS_2 [4413] [] [] [] [] [4416,4417,4418,4415] CONDITIONAL_S
IDLE 4417 [(0,0)] HALF_D_PLUS_2 [4413] [] [] [] [] [4416,4417,4418,4415] CONDITIONAL_S
DISCARD 4418 [(1,0)] 0 [4413] [] [] [] [] [4416,4417,4418,4415] CONDITIONAL_S
IDLE 4419 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 4420 [(0,1)] D [] [] [] [] [] [] none
MERGE 4421 [(0,1),(0,0)] D [] [4424,4425,4426,4423] [] [] [((0,0),(0,1))] [] none
DISCARD 4422 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4423 [(0,1),(0,0)] D [4421] [] [] [] [((0,0),(0,1))] [4424,4425,4426,4423] CONDITIONAL_S
Y_MEAS 4424 [(0,1)] HALF_D_PLUS_2 [4421] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
IDLE 4425 [(0,0)] HALF_D_PLUS_2 [4421] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
DISCARD 4426 [(0,1)] 0 [4421] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
IDLE 4427 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 4428 [(1,0)] D [] [] [] [] [] [] none
MERGE 4429 [(1,0),(0,0)] D [] [4432,4433,4434,4431] [] [] [((0,0),(1,0))] [] none
DISCARD 4430 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4431 [(1,0),(0,0)] D [4429] [] [] [] [((0,0),(1,0))] [4432,4433,4434,4431] CONDITIONAL_S
Y_MEAS 4432 [(1,0)] HALF_D_PLUS_2 [4429] [] [] [] [] [4432,4433,4434,4431] CONDITIONAL_S
IDLE 4433 [(0,0)] HALF_D_PLUS_2 [4429] [] [] [] [] [4432,4433,4434,4431] CONDITIONAL_S
DISCARD 4434 [(1,0)] 0 [4429] [] [] [] [] [4432,4433,4434,4431] CONDITIONAL_S
IDLE 4435 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 4436 [(0,1)] D [] [] [] [] [] [] none
MERGE 4437 [(0,1),(0,0)] D [] [4440,4441,4442,4439] [] [] [((0,0),(0,1))] [] none
DISCARD 4438 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4439 [(0,1),(0,0)] D [4437] [] [] [] [((0,0),(0,1))] [4440,4441,4442,4439] CONDITIONAL_S
Y_MEAS 4440 [(0,1)] HALF_D_PLUS_2 [4437] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
IDLE 4441 [(0,0)] HALF_D_PLUS_2 [4437] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
DISCARD 4442 [(0,1)] 0 [4437] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
IDLE 4443 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 4444 [(1,0)] D [] [] [] [] [] [] none
MERGE 4445 [(1,0),(0,0)] D [] [4448,4449,4450,4447] [] [] [((0,0),(1,0))] [] none
DISCARD 4446 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4447 [(1,0),(0,0)] D [4445] [] [] [] [((0,0),(1,0))] [4448,4449,4450,4447] CONDITIONAL_S
Y_MEAS 4448 [(1,0)] HALF_D_PLUS_2 [4445] [] [] [] [] [4448,4449,4450,4447] CONDITIONAL_S
IDLE 4449 [(0,0)] HALF_D_PLUS_2 [4445] [] [] [] [] [4448,4449,4450,4447] CONDITIONAL_S
DISCARD 4450 [(1,0)] 0 [4445] [] [] [] [] [4448,4449,4450,4447] CONDITIONAL_S
IDLE 4451 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 4452 [(0,1)] D [] [] [] [] [] [] none
MERGE 4453 [(0,1),(0,0)] D [] [4456,4457,4458,4455] [] [] [((0,0),(0,1))] [] none
DISCARD 4454 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4455 [(0,1),(0,0)] D [4453] [] [] [] [((0,0),(0,1))] [4456,4457,4458,4455] CONDITIONAL_S
Y_MEAS 4456 [(0,1)] HALF_D_PLUS_2 [4453] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
IDLE 4457 [(0,0)] HALF_D_PLUS_2 [4453] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
DISCARD 4458 [(0,1)] 0 [4453] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
IDLE 4459 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 4460 [(1,0)] D [] [] [] [] [] [] none
MERGE 4461 [(1,0),(0,0)] D [] [4464,4465,4466,4463] [] [] [((0,0),(1,0))] [] none
DISCARD 4462 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4463 [(1,0),(0,0)] D [4461] [] [] [] [((0,0),(1,0))] [4464,4465,4466,4463] CONDITIONAL_S
Y_MEAS 4464 [(1,0)] HALF_D_PLUS_2 [4461] [] [] [] [] [4464,4465,4466,4463] CONDITIONAL_S
IDLE 4465 [(0,0)] HALF_D_PLUS_2 [4461] [] [] [] [] [4464,4465,4466,4463] CONDITIONAL_S
DISCARD 4466 [(1,0)] 0 [4461] [] [] [] [] [4464,4465,4466,4463] CONDITIONAL_S
IDLE 4467 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 4468 [(0,1)] D [] [] [] [] [] [] none
MERGE 4469 [(0,1),(0,0)] D [] [4472,4473,4474,4471] [] [] [((0,0),(0,1))] [] none
DISCARD 4470 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4471 [(0,1),(0,0)] D [4469] [] [] [] [((0,0),(0,1))] [4472,4473,4474,4471] CONDITIONAL_S
Y_MEAS 4472 [(0,1)] HALF_D_PLUS_2 [4469] [] [] [] [] [4472,4473,4474,4471] CONDITIONAL_S
IDLE 4473 [(0,0)] HALF_D_PLUS_2 [4469] [] [] [] [] [4472,4473,4474,4471] CONDITIONAL_S
DISCARD 4474 [(0,1)] 0 [4469] [] [] [] [] [4472,4473,4474,4471] CONDITIONAL_S
IDLE 4475 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 4476 [(1,0)] D [] [] [] [] [] [] none
MERGE 4477 [(1,0),(0,0)] D [] [4480,4481,4482,4479] [] [] [((0,0),(1,0))] [] none
DISCARD 4478 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4479 [(1,0),(0,0)] D [4477] [] [] [] [((0,0),(1,0))] [4480,4481,4482,4479] CONDITIONAL_S
Y_MEAS 4480 [(1,0)] HALF_D_PLUS_2 [4477] [] [] [] [] [4480,4481,4482,4479] CONDITIONAL_S
IDLE 4481 [(0,0)] HALF_D_PLUS_2 [4477] [] [] [] [] [4480,4481,4482,4479] CONDITIONAL_S
DISCARD 4482 [(1,0)] 0 [4477] [] [] [] [] [4480,4481,4482,4479] CONDITIONAL_S
IDLE 4483 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 4484 [(0,1)] D [] [] [] [] [] [] none
MERGE 4485 [(0,1),(0,0)] D [] [4488,4489,4490,4487] [] [] [((0,0),(0,1))] [] none
DISCARD 4486 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4487 [(0,1),(0,0)] D [4485] [] [] [] [((0,0),(0,1))] [4488,4489,4490,4487] CONDITIONAL_S
Y_MEAS 4488 [(0,1)] HALF_D_PLUS_2 [4485] [] [] [] [] [4488,4489,4490,4487] CONDITIONAL_S
IDLE 4489 [(0,0)] HALF_D_PLUS_2 [4485] [] [] [] [] [4488,4489,4490,4487] CONDITIONAL_S
DISCARD 4490 [(0,1)] 0 [4485] [] [] [] [] [4488,4489,4490,4487] CONDITIONAL_S
IDLE 4491 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 4492 [(1,0)] D [] [] [] [] [] [] none
MERGE 4493 [(1,0),(0,0)] D [] [4496,4497,4498,4495] [] [] [((0,0),(1,0))] [] none
DISCARD 4494 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4495 [(1,0),(0,0)] D [4493] [] [] [] [((0,0),(1,0))] [4496,4497,4498,4495] CONDITIONAL_S
Y_MEAS 4496 [(1,0)] HALF_D_PLUS_2 [4493] [] [] [] [] [4496,4497,4498,4495] CONDITIONAL_S
IDLE 4497 [(0,0)] HALF_D_PLUS_2 [4493] [] [] [] [] [4496,4497,4498,4495] CONDITIONAL_S
DISCARD 4498 [(1,0)] 0 [4493] [] [] [] [] [4496,4497,4498,4495] CONDITIONAL_S
IDLE 4499 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 4500 [(0,1)] D [] [] [] [] [] [] none
MERGE 4501 [(0,1),(0,0)] D [] [4504,4505,4506,4503] [] [] [((0,0),(0,1))] [] none
DISCARD 4502 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4503 [(0,1),(0,0)] D [4501] [] [] [] [((0,0),(0,1))] [4504,4505,4506,4503] CONDITIONAL_S
Y_MEAS 4504 [(0,1)] HALF_D_PLUS_2 [4501] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
IDLE 4505 [(0,0)] HALF_D_PLUS_2 [4501] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
DISCARD 4506 [(0,1)] 0 [4501] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
IDLE 4507 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 4508 [(1,0)] D [] [] [] [] [] [] none
MERGE 4509 [(1,0),(0,0)] D [] [4512,4513,4514,4511] [] [] [((0,0),(1,0))] [] none
DISCARD 4510 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4511 [(1,0),(0,0)] D [4509] [] [] [] [((0,0),(1,0))] [4512,4513,4514,4511] CONDITIONAL_S
Y_MEAS 4512 [(1,0)] HALF_D_PLUS_2 [4509] [] [] [] [] [4512,4513,4514,4511] CONDITIONAL_S
IDLE 4513 [(0,0)] HALF_D_PLUS_2 [4509] [] [] [] [] [4512,4513,4514,4511] CONDITIONAL_S
DISCARD 4514 [(1,0)] 0 [4509] [] [] [] [] [4512,4513,4514,4511] CONDITIONAL_S
IDLE 4515 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4516 [(0,1)] D [] [] [] [] [] [] none
MERGE 4517 [(0,1),(0,0)] D [] [4520,4521,4522,4519] [] [] [((0,0),(0,1))] [] none
DISCARD 4518 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4519 [(0,1),(0,0)] D [4517] [] [] [] [((0,0),(0,1))] [4520,4521,4522,4519] CONDITIONAL_S
Y_MEAS 4520 [(0,1)] HALF_D_PLUS_2 [4517] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
IDLE 4521 [(0,0)] HALF_D_PLUS_2 [4517] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
DISCARD 4522 [(0,1)] 0 [4517] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
IDLE 4523 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 4524 [(1,0)] D [] [] [] [] [] [] none
MERGE 4525 [(1,0),(0,0)] D [] [4528,4529,4530,4527] [] [] [((0,0),(1,0))] [] none
DISCARD 4526 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4527 [(1,0),(0,0)] D [4525] [] [] [] [((0,0),(1,0))] [4528,4529,4530,4527] CONDITIONAL_S
Y_MEAS 4528 [(1,0)] HALF_D_PLUS_2 [4525] [] [] [] [] [4528,4529,4530,4527] CONDITIONAL_S
IDLE 4529 [(0,0)] HALF_D_PLUS_2 [4525] [] [] [] [] [4528,4529,4530,4527] CONDITIONAL_S
DISCARD 4530 [(1,0)] 0 [4525] [] [] [] [] [4528,4529,4530,4527] CONDITIONAL_S
IDLE 4531 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 4532 [(0,1)] D [] [] [] [] [] [] none
MERGE 4533 [(0,1),(0,0)] D [] [4536,4537,4538,4535] [] [] [((0,0),(0,1))] [] none
DISCARD 4534 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4535 [(0,1),(0,0)] D [4533] [] [] [] [((0,0),(0,1))] [4536,4537,4538,4535] CONDITIONAL_S
Y_MEAS 4536 [(0,1)] HALF_D_PLUS_2 [4533] [] [] [] [] [4536,4537,4538,4535] CONDITIONAL_S
IDLE 4537 [(0,0)] HALF_D_PLUS_2 [4533] [] [] [] [] [4536,4537,4538,4535] CONDITIONAL_S
DISCARD 4538 [(0,1)] 0 [4533] [] [] [] [] [4536,4537,4538,4535] CONDITIONAL_S
IDLE 4539 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 4540 [(1,0)] D [] [] [] [] [] [] none
MERGE 4541 [(1,0),(0,0)] D [] [4544,4545,4546,4543] [] [] [((0,0),(1,0))] [] none
DISCARD 4542 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4543 [(1,0),(0,0)] D [4541] [] [] [] [((0,0),(1,0))] [4544,4545,4546,4543] CONDITIONAL_S
Y_MEAS 4544 [(1,0)] HALF_D_PLUS_2 [4541] [] [] [] [] [4544,4545,4546,4543] CONDITIONAL_S
IDLE 4545 [(0,0)] HALF_D_PLUS_2 [4541] [] [] [] [] [4544,4545,4546,4543] CONDITIONAL_S
DISCARD 4546 [(1,0)] 0 [4541] [] [] [] [] [4544,4545,4546,4543] CONDITIONAL_S
IDLE 4547 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 4548 [(0,1)] D [] [] [] [] [] [] none
MERGE 4549 [(0,1),(0,0)] D [] [4552,4553,4554,4551] [] [] [((0,0),(0,1))] [] none
DISCARD 4550 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4551 [(0,1),(0,0)] D [4549] [] [] [] [((0,0),(0,1))] [4552,4553,4554,4551] CONDITIONAL_S
Y_MEAS 4552 [(0,1)] HALF_D_PLUS_2 [4549] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
IDLE 4553 [(0,0)] HALF_D_PLUS_2 [4549] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
DISCARD 4554 [(0,1)] 0 [4549] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
IDLE 4555 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4556 [(1,0)] D [] [] [] [] [] [] none
MERGE 4557 [(1,0),(0,0)] D [] [4560,4561,4562,4559] [] [] [((0,0),(1,0))] [] none
DISCARD 4558 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4559 [(1,0),(0,0)] D [4557] [] [] [] [((0,0),(1,0))] [4560,4561,4562,4559] CONDITIONAL_S
Y_MEAS 4560 [(1,0)] HALF_D_PLUS_2 [4557] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
IDLE 4561 [(0,0)] HALF_D_PLUS_2 [4557] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
DISCARD 4562 [(1,0)] 0 [4557] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
IDLE 4563 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 4564 [(0,1)] D [] [] [] [] [] [] none
MERGE 4565 [(0,1),(0,0)] D [] [4568,4569,4570,4567] [] [] [((0,0),(0,1))] [] none
DISCARD 4566 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4567 [(0,1),(0,0)] D [4565] [] [] [] [((0,0),(0,1))] [4568,4569,4570,4567] CONDITIONAL_S
Y_MEAS 4568 [(0,1)] HALF_D_PLUS_2 [4565] [] [] [] [] [4568,4569,4570,4567] CONDITIONAL_S
IDLE 4569 [(0,0)] HALF_D_PLUS_2 [4565] [] [] [] [] [4568,4569,4570,4567] CONDITIONAL_S
DISCARD 4570 [(0,1)] 0 [4565] [] [] [] [] [4568,4569,4570,4567] CONDITIONAL_S
IDLE 4571 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 4572 [(1,0)] D [] [] [] [] [] [] none
MERGE 4573 [(1,0),(0,0)] D [] [4576,4577,4578,4575] [] [] [((0,0),(1,0))] [] none
DISCARD 4574 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4575 [(1,0),(0,0)] D [4573] [] [] [] [((0,0),(1,0))] [4576,4577,4578,4575] CONDITIONAL_S
Y_MEAS 4576 [(1,0)] HALF_D_PLUS_2 [4573] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
IDLE 4577 [(0,0)] HALF_D_PLUS_2 [4573] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
DISCARD 4578 [(1,0)] 0 [4573] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
IDLE 4579 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 4580 [(0,1)] D [] [] [] [] [] [] none
MERGE 4581 [(0,1),(0,0)] D [] [4584,4585,4586,4583] [] [] [((0,0),(0,1))] [] none
DISCARD 4582 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4583 [(0,1),(0,0)] D [4581] [] [] [] [((0,0),(0,1))] [4584,4585,4586,4583] CONDITIONAL_S
Y_MEAS 4584 [(0,1)] HALF_D_PLUS_2 [4581] [] [] [] [] [4584,4585,4586,4583] CONDITIONAL_S
IDLE 4585 [(0,0)] HALF_D_PLUS_2 [4581] [] [] [] [] [4584,4585,4586,4583] CONDITIONAL_S
DISCARD 4586 [(0,1)] 0 [4581] [] [] [] [] [4584,4585,4586,4583] CONDITIONAL_S
IDLE 4587 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4588 [(1,0)] D [] [] [] [] [] [] none
MERGE 4589 [(1,0),(0,0)] D [] [4592,4593,4594,4591] [] [] [((0,0),(1,0))] [] none
DISCARD 4590 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4591 [(1,0),(0,0)] D [4589] [] [] [] [((0,0),(1,0))] [4592,4593,4594,4591] CONDITIONAL_S
Y_MEAS 4592 [(1,0)] HALF_D_PLUS_2 [4589] [] [] [] [] [4592,4593,4594,4591] CONDITIONAL_S
IDLE 4593 [(0,0)] HALF_D_PLUS_2 [4589] [] [] [] [] [4592,4593,4594,4591] CONDITIONAL_S
DISCARD 4594 [(1,0)] 0 [4589] [] [] [] [] [4592,4593,4594,4591] CONDITIONAL_S
IDLE 4595 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 4596 [(0,1)] D [] [] [] [] [] [] none
MERGE 4597 [(0,1),(0,0)] D [] [4600,4601,4602,4599] [] [] [((0,0),(0,1))] [] none
DISCARD 4598 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4599 [(0,1),(0,0)] D [4597] [] [] [] [((0,0),(0,1))] [4600,4601,4602,4599] CONDITIONAL_S
Y_MEAS 4600 [(0,1)] HALF_D_PLUS_2 [4597] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
IDLE 4601 [(0,0)] HALF_D_PLUS_2 [4597] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
DISCARD 4602 [(0,1)] 0 [4597] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
IDLE 4603 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 4604 [(1,0)] D [] [] [] [] [] [] none
MERGE 4605 [(1,0),(0,0)] D [] [4608,4609,4610,4607] [] [] [((0,0),(1,0))] [] none
DISCARD 4606 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4607 [(1,0),(0,0)] D [4605] [] [] [] [((0,0),(1,0))] [4608,4609,4610,4607] CONDITIONAL_S
Y_MEAS 4608 [(1,0)] HALF_D_PLUS_2 [4605] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
IDLE 4609 [(0,0)] HALF_D_PLUS_2 [4605] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
DISCARD 4610 [(1,0)] 0 [4605] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
IDLE 4611 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 4612 [(0,1)] D [] [] [] [] [] [] none
MERGE 4613 [(0,1),(0,0)] D [] [4616,4617,4618,4615] [] [] [((0,0),(0,1))] [] none
DISCARD 4614 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4615 [(0,1),(0,0)] D [4613] [] [] [] [((0,0),(0,1))] [4616,4617,4618,4615] CONDITIONAL_S
Y_MEAS 4616 [(0,1)] HALF_D_PLUS_2 [4613] [] [] [] [] [4616,4617,4618,4615] CONDITIONAL_S
IDLE 4617 [(0,0)] HALF_D_PLUS_2 [4613] [] [] [] [] [4616,4617,4618,4615] CONDITIONAL_S
DISCARD 4618 [(0,1)] 0 [4613] [] [] [] [] [4616,4617,4618,4615] CONDITIONAL_S
IDLE 4619 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 4620 [(1,0)] D [] [] [] [] [] [] none
MERGE 4621 [(1,0),(0,0)] D [] [4624,4625,4626,4623] [] [] [((0,0),(1,0))] [] none
DISCARD 4622 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4623 [(1,0),(0,0)] D [4621] [] [] [] [((0,0),(1,0))] [4624,4625,4626,4623] CONDITIONAL_S
Y_MEAS 4624 [(1,0)] HALF_D_PLUS_2 [4621] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
IDLE 4625 [(0,0)] HALF_D_PLUS_2 [4621] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
DISCARD 4626 [(1,0)] 0 [4621] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
IDLE 4627 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 4628 [(0,1)] D [] [] [] [] [] [] none
MERGE 4629 [(0,1),(0,0)] D [] [4632,4633,4634,4631] [] [] [((0,0),(0,1))] [] none
DISCARD 4630 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4631 [(0,1),(0,0)] D [4629] [] [] [] [((0,0),(0,1))] [4632,4633,4634,4631] CONDITIONAL_S
Y_MEAS 4632 [(0,1)] HALF_D_PLUS_2 [4629] [] [] [] [] [4632,4633,4634,4631] CONDITIONAL_S
IDLE 4633 [(0,0)] HALF_D_PLUS_2 [4629] [] [] [] [] [4632,4633,4634,4631] CONDITIONAL_S
DISCARD 4634 [(0,1)] 0 [4629] [] [] [] [] [4632,4633,4634,4631] CONDITIONAL_S
IDLE 4635 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 4636 [(1,0)] D [] [] [] [] [] [] none
MERGE 4637 [(1,0),(0,0)] D [] [4640,4641,4642,4639] [] [] [((0,0),(1,0))] [] none
DISCARD 4638 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4639 [(1,0),(0,0)] D [4637] [] [] [] [((0,0),(1,0))] [4640,4641,4642,4639] CONDITIONAL_S
Y_MEAS 4640 [(1,0)] HALF_D_PLUS_2 [4637] [] [] [] [] [4640,4641,4642,4639] CONDITIONAL_S
IDLE 4641 [(0,0)] HALF_D_PLUS_2 [4637] [] [] [] [] [4640,4641,4642,4639] CONDITIONAL_S
DISCARD 4642 [(1,0)] 0 [4637] [] [] [] [] [4640,4641,4642,4639] CONDITIONAL_S
IDLE 4643 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 4644 [(0,1)] D [] [] [] [] [] [] none
MERGE 4645 [(0,1),(0,0)] D [] [4648,4649,4650,4647] [] [] [((0,0),(0,1))] [] none
DISCARD 4646 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4647 [(0,1),(0,0)] D [4645] [] [] [] [((0,0),(0,1))] [4648,4649,4650,4647] CONDITIONAL_S
Y_MEAS 4648 [(0,1)] HALF_D_PLUS_2 [4645] [] [] [] [] [4648,4649,4650,4647] CONDITIONAL_S
IDLE 4649 [(0,0)] HALF_D_PLUS_2 [4645] [] [] [] [] [4648,4649,4650,4647] CONDITIONAL_S
DISCARD 4650 [(0,1)] 0 [4645] [] [] [] [] [4648,4649,4650,4647] CONDITIONAL_S
IDLE 4651 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 4652 [(1,0)] D [] [] [] [] [] [] none
MERGE 4653 [(1,0),(0,0)] D [] [4656,4657,4658,4655] [] [] [((0,0),(1,0))] [] none
DISCARD 4654 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4655 [(1,0),(0,0)] D [4653] [] [] [] [((0,0),(1,0))] [4656,4657,4658,4655] CONDITIONAL_S
Y_MEAS 4656 [(1,0)] HALF_D_PLUS_2 [4653] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
IDLE 4657 [(0,0)] HALF_D_PLUS_2 [4653] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
DISCARD 4658 [(1,0)] 0 [4653] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
IDLE 4659 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 4660 [(0,1)] D [] [] [] [] [] [] none
MERGE 4661 [(0,1),(0,0)] D [] [4664,4665,4666,4663] [] [] [((0,0),(0,1))] [] none
DISCARD 4662 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4663 [(0,1),(0,0)] D [4661] [] [] [] [((0,0),(0,1))] [4664,4665,4666,4663] CONDITIONAL_S
Y_MEAS 4664 [(0,1)] HALF_D_PLUS_2 [4661] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
IDLE 4665 [(0,0)] HALF_D_PLUS_2 [4661] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
DISCARD 4666 [(0,1)] 0 [4661] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
IDLE 4667 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4668 [(1,0)] D [] [] [] [] [] [] none
MERGE 4669 [(1,0),(0,0)] D [] [4672,4673,4674,4671] [] [] [((0,0),(1,0))] [] none
DISCARD 4670 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4671 [(1,0),(0,0)] D [4669] [] [] [] [((0,0),(1,0))] [4672,4673,4674,4671] CONDITIONAL_S
Y_MEAS 4672 [(1,0)] HALF_D_PLUS_2 [4669] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
IDLE 4673 [(0,0)] HALF_D_PLUS_2 [4669] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
DISCARD 4674 [(1,0)] 0 [4669] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
IDLE 4675 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 4676 [(0,1)] D [] [] [] [] [] [] none
MERGE 4677 [(0,1),(0,0)] D [] [4680,4681,4682,4679] [] [] [((0,0),(0,1))] [] none
DISCARD 4678 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4679 [(0,1),(0,0)] D [4677] [] [] [] [((0,0),(0,1))] [4680,4681,4682,4679] CONDITIONAL_S
Y_MEAS 4680 [(0,1)] HALF_D_PLUS_2 [4677] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
IDLE 4681 [(0,0)] HALF_D_PLUS_2 [4677] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
DISCARD 4682 [(0,1)] 0 [4677] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
IDLE 4683 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 4684 [(1,0)] D [] [] [] [] [] [] none
MERGE 4685 [(1,0),(0,0)] D [] [4688,4689,4690,4687] [] [] [((0,0),(1,0))] [] none
DISCARD 4686 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4687 [(1,0),(0,0)] D [4685] [] [] [] [((0,0),(1,0))] [4688,4689,4690,4687] CONDITIONAL_S
Y_MEAS 4688 [(1,0)] HALF_D_PLUS_2 [4685] [] [] [] [] [4688,4689,4690,4687] CONDITIONAL_S
IDLE 4689 [(0,0)] HALF_D_PLUS_2 [4685] [] [] [] [] [4688,4689,4690,4687] CONDITIONAL_S
DISCARD 4690 [(1,0)] 0 [4685] [] [] [] [] [4688,4689,4690,4687] CONDITIONAL_S
IDLE 4691 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 4692 [(0,1)] D [] [] [] [] [] [] none
MERGE 4693 [(0,1),(0,0)] D [] [4696,4697,4698,4695] [] [] [((0,0),(0,1))] [] none
DISCARD 4694 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4695 [(0,1),(0,0)] D [4693] [] [] [] [((0,0),(0,1))] [4696,4697,4698,4695] CONDITIONAL_S
Y_MEAS 4696 [(0,1)] HALF_D_PLUS_2 [4693] [] [] [] [] [4696,4697,4698,4695] CONDITIONAL_S
IDLE 4697 [(0,0)] HALF_D_PLUS_2 [4693] [] [] [] [] [4696,4697,4698,4695] CONDITIONAL_S
DISCARD 4698 [(0,1)] 0 [4693] [] [] [] [] [4696,4697,4698,4695] CONDITIONAL_S
IDLE 4699 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 4700 [(1,0)] D [] [] [] [] [] [] none
MERGE 4701 [(1,0),(0,0)] D [] [4704,4705,4706,4703] [] [] [((0,0),(1,0))] [] none
DISCARD 4702 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4703 [(1,0),(0,0)] D [4701] [] [] [] [((0,0),(1,0))] [4704,4705,4706,4703] CONDITIONAL_S
Y_MEAS 4704 [(1,0)] HALF_D_PLUS_2 [4701] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
IDLE 4705 [(0,0)] HALF_D_PLUS_2 [4701] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
DISCARD 4706 [(1,0)] 0 [4701] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
IDLE 4707 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4708 [(0,1)] D [] [] [] [] [] [] none
MERGE 4709 [(0,1),(0,0)] D [] [4712,4713,4714,4711] [] [] [((0,0),(0,1))] [] none
DISCARD 4710 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4711 [(0,1),(0,0)] D [4709] [] [] [] [((0,0),(0,1))] [4712,4713,4714,4711] CONDITIONAL_S
Y_MEAS 4712 [(0,1)] HALF_D_PLUS_2 [4709] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
IDLE 4713 [(0,0)] HALF_D_PLUS_2 [4709] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
DISCARD 4714 [(0,1)] 0 [4709] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
IDLE 4715 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 4716 [(1,0)] D [] [] [] [] [] [] none
MERGE 4717 [(1,0),(0,0)] D [] [4720,4721,4722,4719] [] [] [((0,0),(1,0))] [] none
DISCARD 4718 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4719 [(1,0),(0,0)] D [4717] [] [] [] [((0,0),(1,0))] [4720,4721,4722,4719] CONDITIONAL_S
Y_MEAS 4720 [(1,0)] HALF_D_PLUS_2 [4717] [] [] [] [] [4720,4721,4722,4719] CONDITIONAL_S
IDLE 4721 [(0,0)] HALF_D_PLUS_2 [4717] [] [] [] [] [4720,4721,4722,4719] CONDITIONAL_S
DISCARD 4722 [(1,0)] 0 [4717] [] [] [] [] [4720,4721,4722,4719] CONDITIONAL_S
IDLE 4723 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 4724 [(0,1)] D [] [] [] [] [] [] none
MERGE 4725 [(0,1),(0,0)] D [] [4728,4729,4730,4727] [] [] [((0,0),(0,1))] [] none
DISCARD 4726 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4727 [(0,1),(0,0)] D [4725] [] [] [] [((0,0),(0,1))] [4728,4729,4730,4727] CONDITIONAL_S
Y_MEAS 4728 [(0,1)] HALF_D_PLUS_2 [4725] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
IDLE 4729 [(0,0)] HALF_D_PLUS_2 [4725] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
DISCARD 4730 [(0,1)] 0 [4725] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
IDLE 4731 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 4732 [(1,0)] D [] [] [] [] [] [] none
MERGE 4733 [(1,0),(0,0)] D [] [4736,4737,4738,4735] [] [] [((0,0),(1,0))] [] none
DISCARD 4734 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4735 [(1,0),(0,0)] D [4733] [] [] [] [((0,0),(1,0))] [4736,4737,4738,4735] CONDITIONAL_S
Y_MEAS 4736 [(1,0)] HALF_D_PLUS_2 [4733] [] [] [] [] [4736,4737,4738,4735] CONDITIONAL_S
IDLE 4737 [(0,0)] HALF_D_PLUS_2 [4733] [] [] [] [] [4736,4737,4738,4735] CONDITIONAL_S
DISCARD 4738 [(1,0)] 0 [4733] [] [] [] [] [4736,4737,4738,4735] CONDITIONAL_S
IDLE 4739 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 4740 [(0,1)] D [] [] [] [] [] [] none
MERGE 4741 [(0,1),(0,0)] D [] [4744,4745,4746,4743] [] [] [((0,0),(0,1))] [] none
DISCARD 4742 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4743 [(0,1),(0,0)] D [4741] [] [] [] [((0,0),(0,1))] [4744,4745,4746,4743] CONDITIONAL_S
Y_MEAS 4744 [(0,1)] HALF_D_PLUS_2 [4741] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
IDLE 4745 [(0,0)] HALF_D_PLUS_2 [4741] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
DISCARD 4746 [(0,1)] 0 [4741] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
IDLE 4747 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 4748 [(1,0)] D [] [] [] [] [] [] none
MERGE 4749 [(1,0),(0,0)] D [] [4752,4753,4754,4751] [] [] [((0,0),(1,0))] [] none
DISCARD 4750 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4751 [(1,0),(0,0)] D [4749] [] [] [] [((0,0),(1,0))] [4752,4753,4754,4751] CONDITIONAL_S
Y_MEAS 4752 [(1,0)] HALF_D_PLUS_2 [4749] [] [] [] [] [4752,4753,4754,4751] CONDITIONAL_S
IDLE 4753 [(0,0)] HALF_D_PLUS_2 [4749] [] [] [] [] [4752,4753,4754,4751] CONDITIONAL_S
DISCARD 4754 [(1,0)] 0 [4749] [] [] [] [] [4752,4753,4754,4751] CONDITIONAL_S
IDLE 4755 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4756 [(0,1)] D [] [] [] [] [] [] none
MERGE 4757 [(0,1),(0,0)] D [] [4760,4761,4762,4759] [] [] [((0,0),(0,1))] [] none
DISCARD 4758 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4759 [(0,1),(0,0)] D [4757] [] [] [] [((0,0),(0,1))] [4760,4761,4762,4759] CONDITIONAL_S
Y_MEAS 4760 [(0,1)] HALF_D_PLUS_2 [4757] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
IDLE 4761 [(0,0)] HALF_D_PLUS_2 [4757] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
DISCARD 4762 [(0,1)] 0 [4757] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
IDLE 4763 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 4764 [(1,0)] D [] [] [] [] [] [] none
MERGE 4765 [(1,0),(0,0)] D [] [4768,4769,4770,4767] [] [] [((0,0),(1,0))] [] none
DISCARD 4766 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4767 [(1,0),(0,0)] D [4765] [] [] [] [((0,0),(1,0))] [4768,4769,4770,4767] CONDITIONAL_S
Y_MEAS 4768 [(1,0)] HALF_D_PLUS_2 [4765] [] [] [] [] [4768,4769,4770,4767] CONDITIONAL_S
IDLE 4769 [(0,0)] HALF_D_PLUS_2 [4765] [] [] [] [] [4768,4769,4770,4767] CONDITIONAL_S
DISCARD 4770 [(1,0)] 0 [4765] [] [] [] [] [4768,4769,4770,4767] CONDITIONAL_S
IDLE 4771 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 4772 [(0,1)] D [] [] [] [] [] [] none
MERGE 4773 [(0,1),(0,0)] D [] [4776,4777,4778,4775] [] [] [((0,0),(0,1))] [] none
DISCARD 4774 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4775 [(0,1),(0,0)] D [4773] [] [] [] [((0,0),(0,1))] [4776,4777,4778,4775] CONDITIONAL_S
Y_MEAS 4776 [(0,1)] HALF_D_PLUS_2 [4773] [] [] [] [] [4776,4777,4778,4775] CONDITIONAL_S
IDLE 4777 [(0,0)] HALF_D_PLUS_2 [4773] [] [] [] [] [4776,4777,4778,4775] CONDITIONAL_S
DISCARD 4778 [(0,1)] 0 [4773] [] [] [] [] [4776,4777,4778,4775] CONDITIONAL_S
IDLE 4779 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 4780 [(1,0)] D [] [] [] [] [] [] none
MERGE 4781 [(1,0),(0,0)] D [] [4784,4785,4786,4783] [] [] [((0,0),(1,0))] [] none
DISCARD 4782 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4783 [(1,0),(0,0)] D [4781] [] [] [] [((0,0),(1,0))] [4784,4785,4786,4783] CONDITIONAL_S
Y_MEAS 4784 [(1,0)] HALF_D_PLUS_2 [4781] [] [] [] [] [4784,4785,4786,4783] CONDITIONAL_S
IDLE 4785 [(0,0)] HALF_D_PLUS_2 [4781] [] [] [] [] [4784,4785,4786,4783] CONDITIONAL_S
DISCARD 4786 [(1,0)] 0 [4781] [] [] [] [] [4784,4785,4786,4783] CONDITIONAL_S
IDLE 4787 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4788 [(0,1)] D [] [] [] [] [] [] none
MERGE 4789 [(0,1),(0,0)] D [] [4792,4793,4794,4791] [] [] [((0,0),(0,1))] [] none
DISCARD 4790 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4791 [(0,1),(0,0)] D [4789] [] [] [] [((0,0),(0,1))] [4792,4793,4794,4791] CONDITIONAL_S
Y_MEAS 4792 [(0,1)] HALF_D_PLUS_2 [4789] [] [] [] [] [4792,4793,4794,4791] CONDITIONAL_S
IDLE 4793 [(0,0)] HALF_D_PLUS_2 [4789] [] [] [] [] [4792,4793,4794,4791] CONDITIONAL_S
DISCARD 4794 [(0,1)] 0 [4789] [] [] [] [] [4792,4793,4794,4791] CONDITIONAL_S
IDLE 4795 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 4796 [(1,0)] D [] [] [] [] [] [] none
MERGE 4797 [(1,0),(0,0)] D [] [4800,4801,4802,4799] [] [] [((0,0),(1,0))] [] none
DISCARD 4798 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4799 [(1,0),(0,0)] D [4797] [] [] [] [((0,0),(1,0))] [4800,4801,4802,4799] CONDITIONAL_S
Y_MEAS 4800 [(1,0)] HALF_D_PLUS_2 [4797] [] [] [] [] [4800,4801,4802,4799] CONDITIONAL_S
IDLE 4801 [(0,0)] HALF_D_PLUS_2 [4797] [] [] [] [] [4800,4801,4802,4799] CONDITIONAL_S
DISCARD 4802 [(1,0)] 0 [4797] [] [] [] [] [4800,4801,4802,4799] CONDITIONAL_S
IDLE 4803 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 4804 [(0,1)] D [] [] [] [] [] [] none
MERGE 4805 [(0,1),(0,0)] D [] [4808,4809,4810,4807] [] [] [((0,0),(0,1))] [] none
DISCARD 4806 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4807 [(0,1),(0,0)] D [4805] [] [] [] [((0,0),(0,1))] [4808,4809,4810,4807] CONDITIONAL_S
Y_MEAS 4808 [(0,1)] HALF_D_PLUS_2 [4805] [] [] [] [] [4808,4809,4810,4807] CONDITIONAL_S
IDLE 4809 [(0,0)] HALF_D_PLUS_2 [4805] [] [] [] [] [4808,4809,4810,4807] CONDITIONAL_S
DISCARD 4810 [(0,1)] 0 [4805] [] [] [] [] [4808,4809,4810,4807] CONDITIONAL_S
IDLE 4811 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 4812 [(1,0)] D [] [] [] [] [] [] none
MERGE 4813 [(1,0),(0,0)] D [] [4816,4817,4818,4815] [] [] [((0,0),(1,0))] [] none
DISCARD 4814 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4815 [(1,0),(0,0)] D [4813] [] [] [] [((0,0),(1,0))] [4816,4817,4818,4815] CONDITIONAL_S
Y_MEAS 4816 [(1,0)] HALF_D_PLUS_2 [4813] [] [] [] [] [4816,4817,4818,4815] CONDITIONAL_S
IDLE 4817 [(0,0)] HALF_D_PLUS_2 [4813] [] [] [] [] [4816,4817,4818,4815] CONDITIONAL_S
DISCARD 4818 [(1,0)] 0 [4813] [] [] [] [] [4816,4817,4818,4815] CONDITIONAL_S
IDLE 4819 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 4820 [(0,1)] D [] [] [] [] [] [] none
MERGE 4821 [(0,1),(0,0)] D [] [4824,4825,4826,4823] [] [] [((0,0),(0,1))] [] none
DISCARD 4822 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4823 [(0,1),(0,0)] D [4821] [] [] [] [((0,0),(0,1))] [4824,4825,4826,4823] CONDITIONAL_S
Y_MEAS 4824 [(0,1)] HALF_D_PLUS_2 [4821] [] [] [] [] [4824,4825,4826,4823] CONDITIONAL_S
IDLE 4825 [(0,0)] HALF_D_PLUS_2 [4821] [] [] [] [] [4824,4825,4826,4823] CONDITIONAL_S
DISCARD 4826 [(0,1)] 0 [4821] [] [] [] [] [4824,4825,4826,4823] CONDITIONAL_S
IDLE 4827 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 4828 [(1,0)] D [] [] [] [] [] [] none
MERGE 4829 [(1,0),(0,0)] D [] [4832,4833,4834,4831] [] [] [((0,0),(1,0))] [] none
DISCARD 4830 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4831 [(1,0),(0,0)] D [4829] [] [] [] [((0,0),(1,0))] [4832,4833,4834,4831] CONDITIONAL_S
Y_MEAS 4832 [(1,0)] HALF_D_PLUS_2 [4829] [] [] [] [] [4832,4833,4834,4831] CONDITIONAL_S
IDLE 4833 [(0,0)] HALF_D_PLUS_2 [4829] [] [] [] [] [4832,4833,4834,4831] CONDITIONAL_S
DISCARD 4834 [(1,0)] 0 [4829] [] [] [] [] [4832,4833,4834,4831] CONDITIONAL_S
IDLE 4835 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 4836 [(0,1)] D [] [] [] [] [] [] none
MERGE 4837 [(0,1),(0,0)] D [] [4840,4841,4842,4839] [] [] [((0,0),(0,1))] [] none
DISCARD 4838 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4839 [(0,1),(0,0)] D [4837] [] [] [] [((0,0),(0,1))] [4840,4841,4842,4839] CONDITIONAL_S
Y_MEAS 4840 [(0,1)] HALF_D_PLUS_2 [4837] [] [] [] [] [4840,4841,4842,4839] CONDITIONAL_S
IDLE 4841 [(0,0)] HALF_D_PLUS_2 [4837] [] [] [] [] [4840,4841,4842,4839] CONDITIONAL_S
DISCARD 4842 [(0,1)] 0 [4837] [] [] [] [] [4840,4841,4842,4839] CONDITIONAL_S
IDLE 4843 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 4844 [(1,0)] D [] [] [] [] [] [] none
MERGE 4845 [(1,0),(0,0)] D [] [4848,4849,4850,4847] [] [] [((0,0),(1,0))] [] none
DISCARD 4846 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4847 [(1,0),(0,0)] D [4845] [] [] [] [((0,0),(1,0))] [4848,4849,4850,4847] CONDITIONAL_S
Y_MEAS 4848 [(1,0)] HALF_D_PLUS_2 [4845] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
IDLE 4849 [(0,0)] HALF_D_PLUS_2 [4845] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
DISCARD 4850 [(1,0)] 0 [4845] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
IDLE 4851 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 4852 [(0,1)] D [] [] [] [] [] [] none
MERGE 4853 [(0,1),(0,0)] D [] [4856,4857,4858,4855] [] [] [((0,0),(0,1))] [] none
DISCARD 4854 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4855 [(0,1),(0,0)] D [4853] [] [] [] [((0,0),(0,1))] [4856,4857,4858,4855] CONDITIONAL_S
Y_MEAS 4856 [(0,1)] HALF_D_PLUS_2 [4853] [] [] [] [] [4856,4857,4858,4855] CONDITIONAL_S
IDLE 4857 [(0,0)] HALF_D_PLUS_2 [4853] [] [] [] [] [4856,4857,4858,4855] CONDITIONAL_S
DISCARD 4858 [(0,1)] 0 [4853] [] [] [] [] [4856,4857,4858,4855] CONDITIONAL_S
IDLE 4859 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 4860 [(1,0)] D [] [] [] [] [] [] none
MERGE 4861 [(1,0),(0,0)] D [] [4864,4865,4866,4863] [] [] [((0,0),(1,0))] [] none
DISCARD 4862 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4863 [(1,0),(0,0)] D [4861] [] [] [] [((0,0),(1,0))] [4864,4865,4866,4863] CONDITIONAL_S
Y_MEAS 4864 [(1,0)] HALF_D_PLUS_2 [4861] [] [] [] [] [4864,4865,4866,4863] CONDITIONAL_S
IDLE 4865 [(0,0)] HALF_D_PLUS_2 [4861] [] [] [] [] [4864,4865,4866,4863] CONDITIONAL_S
DISCARD 4866 [(1,0)] 0 [4861] [] [] [] [] [4864,4865,4866,4863] CONDITIONAL_S
IDLE 4867 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 4868 [(0,1)] D [] [] [] [] [] [] none
MERGE 4869 [(0,1),(0,0)] D [] [4872,4873,4874,4871] [] [] [((0,0),(0,1))] [] none
DISCARD 4870 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4871 [(0,1),(0,0)] D [4869] [] [] [] [((0,0),(0,1))] [4872,4873,4874,4871] CONDITIONAL_S
Y_MEAS 4872 [(0,1)] HALF_D_PLUS_2 [4869] [] [] [] [] [4872,4873,4874,4871] CONDITIONAL_S
IDLE 4873 [(0,0)] HALF_D_PLUS_2 [4869] [] [] [] [] [4872,4873,4874,4871] CONDITIONAL_S
DISCARD 4874 [(0,1)] 0 [4869] [] [] [] [] [4872,4873,4874,4871] CONDITIONAL_S
IDLE 4875 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 4876 [(1,0)] D [] [] [] [] [] [] none
MERGE 4877 [(1,0),(0,0)] D [] [4880,4881,4882,4879] [] [] [((0,0),(1,0))] [] none
DISCARD 4878 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4879 [(1,0),(0,0)] D [4877] [] [] [] [((0,0),(1,0))] [4880,4881,4882,4879] CONDITIONAL_S
Y_MEAS 4880 [(1,0)] HALF_D_PLUS_2 [4877] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
IDLE 4881 [(0,0)] HALF_D_PLUS_2 [4877] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
DISCARD 4882 [(1,0)] 0 [4877] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
IDLE 4883 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 4884 [(0,1)] D [] [] [] [] [] [] none
MERGE 4885 [(0,1),(0,0)] D [] [4888,4889,4890,4887] [] [] [((0,0),(0,1))] [] none
DISCARD 4886 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4887 [(0,1),(0,0)] D [4885] [] [] [] [((0,0),(0,1))] [4888,4889,4890,4887] CONDITIONAL_S
Y_MEAS 4888 [(0,1)] HALF_D_PLUS_2 [4885] [] [] [] [] [4888,4889,4890,4887] CONDITIONAL_S
IDLE 4889 [(0,0)] HALF_D_PLUS_2 [4885] [] [] [] [] [4888,4889,4890,4887] CONDITIONAL_S
DISCARD 4890 [(0,1)] 0 [4885] [] [] [] [] [4888,4889,4890,4887] CONDITIONAL_S
IDLE 4891 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 4892 [(1,0)] D [] [] [] [] [] [] none
MERGE 4893 [(1,0),(0,0)] D [] [4896,4897,4898,4895] [] [] [((0,0),(1,0))] [] none
DISCARD 4894 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4895 [(1,0),(0,0)] D [4893] [] [] [] [((0,0),(1,0))] [4896,4897,4898,4895] CONDITIONAL_S
Y_MEAS 4896 [(1,0)] HALF_D_PLUS_2 [4893] [] [] [] [] [4896,4897,4898,4895] CONDITIONAL_S
IDLE 4897 [(0,0)] HALF_D_PLUS_2 [4893] [] [] [] [] [4896,4897,4898,4895] CONDITIONAL_S
DISCARD 4898 [(1,0)] 0 [4893] [] [] [] [] [4896,4897,4898,4895] CONDITIONAL_S
IDLE 4899 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4900 [(0,1)] D [] [] [] [] [] [] none
MERGE 4901 [(0,1),(0,0)] D [] [4904,4905,4906,4903] [] [] [((0,0),(0,1))] [] none
DISCARD 4902 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4903 [(0,1),(0,0)] D [4901] [] [] [] [((0,0),(0,1))] [4904,4905,4906,4903] CONDITIONAL_S
Y_MEAS 4904 [(0,1)] HALF_D_PLUS_2 [4901] [] [] [] [] [4904,4905,4906,4903] CONDITIONAL_S
IDLE 4905 [(0,0)] HALF_D_PLUS_2 [4901] [] [] [] [] [4904,4905,4906,4903] CONDITIONAL_S
DISCARD 4906 [(0,1)] 0 [4901] [] [] [] [] [4904,4905,4906,4903] CONDITIONAL_S
IDLE 4907 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 4908 [(1,0)] D [] [] [] [] [] [] none
MERGE 4909 [(1,0),(0,0)] D [] [4912,4913,4914,4911] [] [] [((0,0),(1,0))] [] none
DISCARD 4910 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4911 [(1,0),(0,0)] D [4909] [] [] [] [((0,0),(1,0))] [4912,4913,4914,4911] CONDITIONAL_S
Y_MEAS 4912 [(1,0)] HALF_D_PLUS_2 [4909] [] [] [] [] [4912,4913,4914,4911] CONDITIONAL_S
IDLE 4913 [(0,0)] HALF_D_PLUS_2 [4909] [] [] [] [] [4912,4913,4914,4911] CONDITIONAL_S
DISCARD 4914 [(1,0)] 0 [4909] [] [] [] [] [4912,4913,4914,4911] CONDITIONAL_S
IDLE 4915 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4916 [(0,1)] D [] [] [] [] [] [] none
MERGE 4917 [(0,1),(0,0)] D [] [4920,4921,4922,4919] [] [] [((0,0),(0,1))] [] none
DISCARD 4918 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4919 [(0,1),(0,0)] D [4917] [] [] [] [((0,0),(0,1))] [4920,4921,4922,4919] CONDITIONAL_S
Y_MEAS 4920 [(0,1)] HALF_D_PLUS_2 [4917] [] [] [] [] [4920,4921,4922,4919] CONDITIONAL_S
IDLE 4921 [(0,0)] HALF_D_PLUS_2 [4917] [] [] [] [] [4920,4921,4922,4919] CONDITIONAL_S
DISCARD 4922 [(0,1)] 0 [4917] [] [] [] [] [4920,4921,4922,4919] CONDITIONAL_S
IDLE 4923 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 4924 [(1,0)] D [] [] [] [] [] [] none
MERGE 4925 [(1,0),(0,0)] D [] [4928,4929,4930,4927] [] [] [((0,0),(1,0))] [] none
DISCARD 4926 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4927 [(1,0),(0,0)] D [4925] [] [] [] [((0,0),(1,0))] [4928,4929,4930,4927] CONDITIONAL_S
Y_MEAS 4928 [(1,0)] HALF_D_PLUS_2 [4925] [] [] [] [] [4928,4929,4930,4927] CONDITIONAL_S
IDLE 4929 [(0,0)] HALF_D_PLUS_2 [4925] [] [] [] [] [4928,4929,4930,4927] CONDITIONAL_S
DISCARD 4930 [(1,0)] 0 [4925] [] [] [] [] [4928,4929,4930,4927] CONDITIONAL_S
IDLE 4931 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 4932 [(0,1)] D [] [] [] [] [] [] none
MERGE 4933 [(0,1),(0,0)] D [] [4936,4937,4938,4935] [] [] [((0,0),(0,1))] [] none
DISCARD 4934 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4935 [(0,1),(0,0)] D [4933] [] [] [] [((0,0),(0,1))] [4936,4937,4938,4935] CONDITIONAL_S
Y_MEAS 4936 [(0,1)] HALF_D_PLUS_2 [4933] [] [] [] [] [4936,4937,4938,4935] CONDITIONAL_S
IDLE 4937 [(0,0)] HALF_D_PLUS_2 [4933] [] [] [] [] [4936,4937,4938,4935] CONDITIONAL_S
DISCARD 4938 [(0,1)] 0 [4933] [] [] [] [] [4936,4937,4938,4935] CONDITIONAL_S
IDLE 4939 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 4940 [(1,0)] D [] [] [] [] [] [] none
MERGE 4941 [(1,0),(0,0)] D [] [4944,4945,4946,4943] [] [] [((0,0),(1,0))] [] none
DISCARD 4942 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4943 [(1,0),(0,0)] D [4941] [] [] [] [((0,0),(1,0))] [4944,4945,4946,4943] CONDITIONAL_S
Y_MEAS 4944 [(1,0)] HALF_D_PLUS_2 [4941] [] [] [] [] [4944,4945,4946,4943] CONDITIONAL_S
IDLE 4945 [(0,0)] HALF_D_PLUS_2 [4941] [] [] [] [] [4944,4945,4946,4943] CONDITIONAL_S
DISCARD 4946 [(1,0)] 0 [4941] [] [] [] [] [4944,4945,4946,4943] CONDITIONAL_S
IDLE 4947 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 4948 [(0,1)] D [] [] [] [] [] [] none
MERGE 4949 [(0,1),(0,0)] D [] [4952,4953,4954,4951] [] [] [((0,0),(0,1))] [] none
DISCARD 4950 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4951 [(0,1),(0,0)] D [4949] [] [] [] [((0,0),(0,1))] [4952,4953,4954,4951] CONDITIONAL_S
Y_MEAS 4952 [(0,1)] HALF_D_PLUS_2 [4949] [] [] [] [] [4952,4953,4954,4951] CONDITIONAL_S
IDLE 4953 [(0,0)] HALF_D_PLUS_2 [4949] [] [] [] [] [4952,4953,4954,4951] CONDITIONAL_S
DISCARD 4954 [(0,1)] 0 [4949] [] [] [] [] [4952,4953,4954,4951] CONDITIONAL_S
IDLE 4955 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 4956 [(1,0)] D [] [] [] [] [] [] none
MERGE 4957 [(1,0),(0,0)] D [] [4960,4961,4962,4959] [] [] [((0,0),(1,0))] [] none
DISCARD 4958 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4959 [(1,0),(0,0)] D [4957] [] [] [] [((0,0),(1,0))] [4960,4961,4962,4959] CONDITIONAL_S
Y_MEAS 4960 [(1,0)] HALF_D_PLUS_2 [4957] [] [] [] [] [4960,4961,4962,4959] CONDITIONAL_S
IDLE 4961 [(0,0)] HALF_D_PLUS_2 [4957] [] [] [] [] [4960,4961,4962,4959] CONDITIONAL_S
DISCARD 4962 [(1,0)] 0 [4957] [] [] [] [] [4960,4961,4962,4959] CONDITIONAL_S
IDLE 4963 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 4964 [(0,1)] D [] [] [] [] [] [] none
MERGE 4965 [(0,1),(0,0)] D [] [4968,4969,4970,4967] [] [] [((0,0),(0,1))] [] none
DISCARD 4966 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4967 [(0,1),(0,0)] D [4965] [] [] [] [((0,0),(0,1))] [4968,4969,4970,4967] CONDITIONAL_S
Y_MEAS 4968 [(0,1)] HALF_D_PLUS_2 [4965] [] [] [] [] [4968,4969,4970,4967] CONDITIONAL_S
IDLE 4969 [(0,0)] HALF_D_PLUS_2 [4965] [] [] [] [] [4968,4969,4970,4967] CONDITIONAL_S
DISCARD 4970 [(0,1)] 0 [4965] [] [] [] [] [4968,4969,4970,4967] CONDITIONAL_S
IDLE 4971 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 4972 [(1,0)] D [] [] [] [] [] [] none
MERGE 4973 [(1,0),(0,0)] D [] [4976,4977,4978,4975] [] [] [((0,0),(1,0))] [] none
DISCARD 4974 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4975 [(1,0),(0,0)] D [4973] [] [] [] [((0,0),(1,0))] [4976,4977,4978,4975] CONDITIONAL_S
Y_MEAS 4976 [(1,0)] HALF_D_PLUS_2 [4973] [] [] [] [] [4976,4977,4978,4975] CONDITIONAL_S
IDLE 4977 [(0,0)] HALF_D_PLUS_2 [4973] [] [] [] [] [4976,4977,4978,4975] CONDITIONAL_S
DISCARD 4978 [(1,0)] 0 [4973] [] [] [] [] [4976,4977,4978,4975] CONDITIONAL_S
IDLE 4979 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 4980 [(0,1)] D [] [] [] [] [] [] none
MERGE 4981 [(0,1),(0,0)] D [] [4984,4985,4986,4983] [] [] [((0,0),(0,1))] [] none
DISCARD 4982 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4983 [(0,1),(0,0)] D [4981] [] [] [] [((0,0),(0,1))] [4984,4985,4986,4983] CONDITIONAL_S
Y_MEAS 4984 [(0,1)] HALF_D_PLUS_2 [4981] [] [] [] [] [4984,4985,4986,4983] CONDITIONAL_S
IDLE 4985 [(0,0)] HALF_D_PLUS_2 [4981] [] [] [] [] [4984,4985,4986,4983] CONDITIONAL_S
DISCARD 4986 [(0,1)] 0 [4981] [] [] [] [] [4984,4985,4986,4983] CONDITIONAL_S
IDLE 4987 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4988 [(1,0)] D [] [] [] [] [] [] none
MERGE 4989 [(1,0),(0,0)] D [] [4992,4993,4994,4991] [] [] [((0,0),(1,0))] [] none
DISCARD 4990 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4991 [(1,0),(0,0)] D [4989] [] [] [] [((0,0),(1,0))] [4992,4993,4994,4991] CONDITIONAL_S
Y_MEAS 4992 [(1,0)] HALF_D_PLUS_2 [4989] [] [] [] [] [4992,4993,4994,4991] CONDITIONAL_S
IDLE 4993 [(0,0)] HALF_D_PLUS_2 [4989] [] [] [] [] [4992,4993,4994,4991] CONDITIONAL_S
DISCARD 4994 [(1,0)] 0 [4989] [] [] [] [] [4992,4993,4994,4991] CONDITIONAL_S
IDLE 4995 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4996 [(0,1)] D [] [] [] [] [] [] none
MERGE 4997 [(0,1),(0,0)] D [] [5000,5001,5002,4999] [] [] [((0,0),(0,1))] [] none
DISCARD 4998 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4999 [(0,1),(0,0)] D [4997] [] [] [] [((0,0),(0,1))] [5000,5001,5002,4999] CONDITIONAL_S
Y_MEAS 5000 [(0,1)] HALF_D_PLUS_2 [4997] [] [] [] [] [5000,5001,5002,4999] CONDITIONAL_S
IDLE 5001 [(0,0)] HALF_D_PLUS_2 [4997] [] [] [] [] [5000,5001,5002,4999] CONDITIONAL_S
DISCARD 5002 [(0,1)] 0 [4997] [] [] [] [] [5000,5001,5002,4999] CONDITIONAL_S
IDLE 5003 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 5004 [(1,0)] D [] [] [] [] [] [] none
MERGE 5005 [(1,0),(0,0)] D [] [5008,5009,5010,5007] [] [] [((0,0),(1,0))] [] none
DISCARD 5006 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5007 [(1,0),(0,0)] D [5005] [] [] [] [((0,0),(1,0))] [5008,5009,5010,5007] CONDITIONAL_S
Y_MEAS 5008 [(1,0)] HALF_D_PLUS_2 [5005] [] [] [] [] [5008,5009,5010,5007] CONDITIONAL_S
IDLE 5009 [(0,0)] HALF_D_PLUS_2 [5005] [] [] [] [] [5008,5009,5010,5007] CONDITIONAL_S
DISCARD 5010 [(1,0)] 0 [5005] [] [] [] [] [5008,5009,5010,5007] CONDITIONAL_S
IDLE 5011 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 5012 [(0,1)] D [] [] [] [] [] [] none
MERGE 5013 [(0,1),(0,0)] D [] [5016,5017,5018,5015] [] [] [((0,0),(0,1))] [] none
DISCARD 5014 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5015 [(0,1),(0,0)] D [5013] [] [] [] [((0,0),(0,1))] [5016,5017,5018,5015] CONDITIONAL_S
Y_MEAS 5016 [(0,1)] HALF_D_PLUS_2 [5013] [] [] [] [] [5016,5017,5018,5015] CONDITIONAL_S
IDLE 5017 [(0,0)] HALF_D_PLUS_2 [5013] [] [] [] [] [5016,5017,5018,5015] CONDITIONAL_S
DISCARD 5018 [(0,1)] 0 [5013] [] [] [] [] [5016,5017,5018,5015] CONDITIONAL_S
IDLE 5019 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 5020 [(1,0)] D [] [] [] [] [] [] none
MERGE 5021 [(1,0),(0,0)] D [] [5024,5025,5026,5023] [] [] [((0,0),(1,0))] [] none
DISCARD 5022 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5023 [(1,0),(0,0)] D [5021] [] [] [] [((0,0),(1,0))] [5024,5025,5026,5023] CONDITIONAL_S
Y_MEAS 5024 [(1,0)] HALF_D_PLUS_2 [5021] [] [] [] [] [5024,5025,5026,5023] CONDITIONAL_S
IDLE 5025 [(0,0)] HALF_D_PLUS_2 [5021] [] [] [] [] [5024,5025,5026,5023] CONDITIONAL_S
DISCARD 5026 [(1,0)] 0 [5021] [] [] [] [] [5024,5025,5026,5023] CONDITIONAL_S
IDLE 5027 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 5028 [(0,1)] D [] [] [] [] [] [] none
MERGE 5029 [(0,1),(0,0)] D [] [5032,5033,5034,5031] [] [] [((0,0),(0,1))] [] none
DISCARD 5030 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5031 [(0,1),(0,0)] D [5029] [] [] [] [((0,0),(0,1))] [5032,5033,5034,5031] CONDITIONAL_S
Y_MEAS 5032 [(0,1)] HALF_D_PLUS_2 [5029] [] [] [] [] [5032,5033,5034,5031] CONDITIONAL_S
IDLE 5033 [(0,0)] HALF_D_PLUS_2 [5029] [] [] [] [] [5032,5033,5034,5031] CONDITIONAL_S
DISCARD 5034 [(0,1)] 0 [5029] [] [] [] [] [5032,5033,5034,5031] CONDITIONAL_S
IDLE 5035 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 5036 [(1,0)] D [] [] [] [] [] [] none
MERGE 5037 [(1,0),(0,0)] D [] [5040,5041,5042,5039] [] [] [((0,0),(1,0))] [] none
DISCARD 5038 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5039 [(1,0),(0,0)] D [5037] [] [] [] [((0,0),(1,0))] [5040,5041,5042,5039] CONDITIONAL_S
Y_MEAS 5040 [(1,0)] HALF_D_PLUS_2 [5037] [] [] [] [] [5040,5041,5042,5039] CONDITIONAL_S
IDLE 5041 [(0,0)] HALF_D_PLUS_2 [5037] [] [] [] [] [5040,5041,5042,5039] CONDITIONAL_S
DISCARD 5042 [(1,0)] 0 [5037] [] [] [] [] [5040,5041,5042,5039] CONDITIONAL_S
IDLE 5043 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 5044 [(0,1)] D [] [] [] [] [] [] none
MERGE 5045 [(0,1),(0,0)] D [] [5048,5049,5050,5047] [] [] [((0,0),(0,1))] [] none
DISCARD 5046 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5047 [(0,1),(0,0)] D [5045] [] [] [] [((0,0),(0,1))] [5048,5049,5050,5047] CONDITIONAL_S
Y_MEAS 5048 [(0,1)] HALF_D_PLUS_2 [5045] [] [] [] [] [5048,5049,5050,5047] CONDITIONAL_S
IDLE 5049 [(0,0)] HALF_D_PLUS_2 [5045] [] [] [] [] [5048,5049,5050,5047] CONDITIONAL_S
DISCARD 5050 [(0,1)] 0 [5045] [] [] [] [] [5048,5049,5050,5047] CONDITIONAL_S
IDLE 5051 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 5052 [(1,0)] D [] [] [] [] [] [] none
MERGE 5053 [(1,0),(0,0)] D [] [5056,5057,5058,5055] [] [] [((0,0),(1,0))] [] none
DISCARD 5054 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5055 [(1,0),(0,0)] D [5053] [] [] [] [((0,0),(1,0))] [5056,5057,5058,5055] CONDITIONAL_S
Y_MEAS 5056 [(1,0)] HALF_D_PLUS_2 [5053] [] [] [] [] [5056,5057,5058,5055] CONDITIONAL_S
IDLE 5057 [(0,0)] HALF_D_PLUS_2 [5053] [] [] [] [] [5056,5057,5058,5055] CONDITIONAL_S
DISCARD 5058 [(1,0)] 0 [5053] [] [] [] [] [5056,5057,5058,5055] CONDITIONAL_S
IDLE 5059 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 5060 [(0,1)] D [] [] [] [] [] [] none
MERGE 5061 [(0,1),(0,0)] D [] [5064,5065,5066,5063] [] [] [((0,0),(0,1))] [] none
DISCARD 5062 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5063 [(0,1),(0,0)] D [5061] [] [] [] [((0,0),(0,1))] [5064,5065,5066,5063] CONDITIONAL_S
Y_MEAS 5064 [(0,1)] HALF_D_PLUS_2 [5061] [] [] [] [] [5064,5065,5066,5063] CONDITIONAL_S
IDLE 5065 [(0,0)] HALF_D_PLUS_2 [5061] [] [] [] [] [5064,5065,5066,5063] CONDITIONAL_S
DISCARD 5066 [(0,1)] 0 [5061] [] [] [] [] [5064,5065,5066,5063] CONDITIONAL_S
IDLE 5067 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 5068 [(1,0)] D [] [] [] [] [] [] none
MERGE 5069 [(1,0),(0,0)] D [] [5072,5073,5074,5071] [] [] [((0,0),(1,0))] [] none
DISCARD 5070 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5071 [(1,0),(0,0)] D [5069] [] [] [] [((0,0),(1,0))] [5072,5073,5074,5071] CONDITIONAL_S
Y_MEAS 5072 [(1,0)] HALF_D_PLUS_2 [5069] [] [] [] [] [5072,5073,5074,5071] CONDITIONAL_S
IDLE 5073 [(0,0)] HALF_D_PLUS_2 [5069] [] [] [] [] [5072,5073,5074,5071] CONDITIONAL_S
DISCARD 5074 [(1,0)] 0 [5069] [] [] [] [] [5072,5073,5074,5071] CONDITIONAL_S
IDLE 5075 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 5076 [(0,1)] D [] [] [] [] [] [] none
MERGE 5077 [(0,1),(0,0)] D [] [5080,5081,5082,5079] [] [] [((0,0),(0,1))] [] none
DISCARD 5078 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5079 [(0,1),(0,0)] D [5077] [] [] [] [((0,0),(0,1))] [5080,5081,5082,5079] CONDITIONAL_S
Y_MEAS 5080 [(0,1)] HALF_D_PLUS_2 [5077] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
IDLE 5081 [(0,0)] HALF_D_PLUS_2 [5077] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
DISCARD 5082 [(0,1)] 0 [5077] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
IDLE 5083 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 5084 [(1,0)] D [] [] [] [] [] [] none
MERGE 5085 [(1,0),(0,0)] D [] [5088,5089,5090,5087] [] [] [((0,0),(1,0))] [] none
DISCARD 5086 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5087 [(1,0),(0,0)] D [5085] [] [] [] [((0,0),(1,0))] [5088,5089,5090,5087] CONDITIONAL_S
Y_MEAS 5088 [(1,0)] HALF_D_PLUS_2 [5085] [] [] [] [] [5088,5089,5090,5087] CONDITIONAL_S
IDLE 5089 [(0,0)] HALF_D_PLUS_2 [5085] [] [] [] [] [5088,5089,5090,5087] CONDITIONAL_S
DISCARD 5090 [(1,0)] 0 [5085] [] [] [] [] [5088,5089,5090,5087] CONDITIONAL_S
IDLE 5091 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 5092 [(0,1)] D [] [] [] [] [] [] none
MERGE 5093 [(0,1),(0,0)] D [] [5096,5097,5098,5095] [] [] [((0,0),(0,1))] [] none
DISCARD 5094 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5095 [(0,1),(0,0)] D [5093] [] [] [] [((0,0),(0,1))] [5096,5097,5098,5095] CONDITIONAL_S
Y_MEAS 5096 [(0,1)] HALF_D_PLUS_2 [5093] [] [] [] [] [5096,5097,5098,5095] CONDITIONAL_S
IDLE 5097 [(0,0)] HALF_D_PLUS_2 [5093] [] [] [] [] [5096,5097,5098,5095] CONDITIONAL_S
DISCARD 5098 [(0,1)] 0 [5093] [] [] [] [] [5096,5097,5098,5095] CONDITIONAL_S
IDLE 5099 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 5100 [(1,0)] D [] [] [] [] [] [] none
MERGE 5101 [(1,0),(0,0)] D [] [5104,5105,5106,5103] [] [] [((0,0),(1,0))] [] none
DISCARD 5102 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5103 [(1,0),(0,0)] D [5101] [] [] [] [((0,0),(1,0))] [5104,5105,5106,5103] CONDITIONAL_S
Y_MEAS 5104 [(1,0)] HALF_D_PLUS_2 [5101] [] [] [] [] [5104,5105,5106,5103] CONDITIONAL_S
IDLE 5105 [(0,0)] HALF_D_PLUS_2 [5101] [] [] [] [] [5104,5105,5106,5103] CONDITIONAL_S
DISCARD 5106 [(1,0)] 0 [5101] [] [] [] [] [5104,5105,5106,5103] CONDITIONAL_S
IDLE 5107 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 5108 [(0,1)] D [] [] [] [] [] [] none
MERGE 5109 [(0,1),(0,0)] D [] [5112,5113,5114,5111] [] [] [((0,0),(0,1))] [] none
DISCARD 5110 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5111 [(0,1),(0,0)] D [5109] [] [] [] [((0,0),(0,1))] [5112,5113,5114,5111] CONDITIONAL_S
Y_MEAS 5112 [(0,1)] HALF_D_PLUS_2 [5109] [] [] [] [] [5112,5113,5114,5111] CONDITIONAL_S
IDLE 5113 [(0,0)] HALF_D_PLUS_2 [5109] [] [] [] [] [5112,5113,5114,5111] CONDITIONAL_S
DISCARD 5114 [(0,1)] 0 [5109] [] [] [] [] [5112,5113,5114,5111] CONDITIONAL_S
IDLE 5115 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 5116 [(1,0)] D [] [] [] [] [] [] none
MERGE 5117 [(1,0),(0,0)] D [] [5120,5121,5122,5119] [] [] [((0,0),(1,0))] [] none
DISCARD 5118 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5119 [(1,0),(0,0)] D [5117] [] [] [] [((0,0),(1,0))] [5120,5121,5122,5119] CONDITIONAL_S
Y_MEAS 5120 [(1,0)] HALF_D_PLUS_2 [5117] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
IDLE 5121 [(0,0)] HALF_D_PLUS_2 [5117] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
DISCARD 5122 [(1,0)] 0 [5117] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
IDLE 5123 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 5124 [(0,1)] D [] [] [] [] [] [] none
MERGE 5125 [(0,1),(0,0)] D [] [5128,5129,5130,5127] [] [] [((0,0),(0,1))] [] none
DISCARD 5126 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5127 [(0,1),(0,0)] D [5125] [] [] [] [((0,0),(0,1))] [5128,5129,5130,5127] CONDITIONAL_S
Y_MEAS 5128 [(0,1)] HALF_D_PLUS_2 [5125] [] [] [] [] [5128,5129,5130,5127] CONDITIONAL_S
IDLE 5129 [(0,0)] HALF_D_PLUS_2 [5125] [] [] [] [] [5128,5129,5130,5127] CONDITIONAL_S
DISCARD 5130 [(0,1)] 0 [5125] [] [] [] [] [5128,5129,5130,5127] CONDITIONAL_S
IDLE 5131 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 5132 [(1,0)] D [] [] [] [] [] [] none
MERGE 5133 [(1,0),(0,0)] D [] [5136,5137,5138,5135] [] [] [((0,0),(1,0))] [] none
DISCARD 5134 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5135 [(1,0),(0,0)] D [5133] [] [] [] [((0,0),(1,0))] [5136,5137,5138,5135] CONDITIONAL_S
Y_MEAS 5136 [(1,0)] HALF_D_PLUS_2 [5133] [] [] [] [] [5136,5137,5138,5135] CONDITIONAL_S
IDLE 5137 [(0,0)] HALF_D_PLUS_2 [5133] [] [] [] [] [5136,5137,5138,5135] CONDITIONAL_S
DISCARD 5138 [(1,0)] 0 [5133] [] [] [] [] [5136,5137,5138,5135] CONDITIONAL_S
IDLE 5139 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 5140 [(0,1)] D [] [] [] [] [] [] none
MERGE 5141 [(0,1),(0,0)] D [] [5144,5145,5146,5143] [] [] [((0,0),(0,1))] [] none
DISCARD 5142 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5143 [(0,1),(0,0)] D [5141] [] [] [] [((0,0),(0,1))] [5144,5145,5146,5143] CONDITIONAL_S
Y_MEAS 5144 [(0,1)] HALF_D_PLUS_2 [5141] [] [] [] [] [5144,5145,5146,5143] CONDITIONAL_S
IDLE 5145 [(0,0)] HALF_D_PLUS_2 [5141] [] [] [] [] [5144,5145,5146,5143] CONDITIONAL_S
DISCARD 5146 [(0,1)] 0 [5141] [] [] [] [] [5144,5145,5146,5143] CONDITIONAL_S
IDLE 5147 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 5148 [(1,0)] D [] [] [] [] [] [] none
MERGE 5149 [(1,0),(0,0)] D [] [5152,5153,5154,5151] [] [] [((0,0),(1,0))] [] none
DISCARD 5150 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5151 [(1,0),(0,0)] D [5149] [] [] [] [((0,0),(1,0))] [5152,5153,5154,5151] CONDITIONAL_S
Y_MEAS 5152 [(1,0)] HALF_D_PLUS_2 [5149] [] [] [] [] [5152,5153,5154,5151] CONDITIONAL_S
IDLE 5153 [(0,0)] HALF_D_PLUS_2 [5149] [] [] [] [] [5152,5153,5154,5151] CONDITIONAL_S
DISCARD 5154 [(1,0)] 0 [5149] [] [] [] [] [5152,5153,5154,5151] CONDITIONAL_S
IDLE 5155 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 5156 [(0,1)] D [] [] [] [] [] [] none
MERGE 5157 [(0,1),(0,0)] D [] [5160,5161,5162,5159] [] [] [((0,0),(0,1))] [] none
DISCARD 5158 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5159 [(0,1),(0,0)] D [5157] [] [] [] [((0,0),(0,1))] [5160,5161,5162,5159] CONDITIONAL_S
Y_MEAS 5160 [(0,1)] HALF_D_PLUS_2 [5157] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
IDLE 5161 [(0,0)] HALF_D_PLUS_2 [5157] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
DISCARD 5162 [(0,1)] 0 [5157] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
IDLE 5163 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 5164 [(1,0)] D [] [] [] [] [] [] none
MERGE 5165 [(1,0),(0,0)] D [] [5168,5169,5170,5167] [] [] [((0,0),(1,0))] [] none
DISCARD 5166 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5167 [(1,0),(0,0)] D [5165] [] [] [] [((0,0),(1,0))] [5168,5169,5170,5167] CONDITIONAL_S
Y_MEAS 5168 [(1,0)] HALF_D_PLUS_2 [5165] [] [] [] [] [5168,5169,5170,5167] CONDITIONAL_S
IDLE 5169 [(0,0)] HALF_D_PLUS_2 [5165] [] [] [] [] [5168,5169,5170,5167] CONDITIONAL_S
DISCARD 5170 [(1,0)] 0 [5165] [] [] [] [] [5168,5169,5170,5167] CONDITIONAL_S
IDLE 5171 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 5172 [(0,1)] D [] [] [] [] [] [] none
MERGE 5173 [(0,1),(0,0)] D [] [5176,5177,5178,5175] [] [] [((0,0),(0,1))] [] none
DISCARD 5174 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5175 [(0,1),(0,0)] D [5173] [] [] [] [((0,0),(0,1))] [5176,5177,5178,5175] CONDITIONAL_S
Y_MEAS 5176 [(0,1)] HALF_D_PLUS_2 [5173] [] [] [] [] [5176,5177,5178,5175] CONDITIONAL_S
IDLE 5177 [(0,0)] HALF_D_PLUS_2 [5173] [] [] [] [] [5176,5177,5178,5175] CONDITIONAL_S
DISCARD 5178 [(0,1)] 0 [5173] [] [] [] [] [5176,5177,5178,5175] CONDITIONAL_S
IDLE 5179 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 5180 [(1,0)] D [] [] [] [] [] [] none
MERGE 5181 [(1,0),(0,0)] D [] [5184,5185,5186,5183] [] [] [((0,0),(1,0))] [] none
DISCARD 5182 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5183 [(1,0),(0,0)] D [5181] [] [] [] [((0,0),(1,0))] [5184,5185,5186,5183] CONDITIONAL_S
Y_MEAS 5184 [(1,0)] HALF_D_PLUS_2 [5181] [] [] [] [] [5184,5185,5186,5183] CONDITIONAL_S
IDLE 5185 [(0,0)] HALF_D_PLUS_2 [5181] [] [] [] [] [5184,5185,5186,5183] CONDITIONAL_S
DISCARD 5186 [(1,0)] 0 [5181] [] [] [] [] [5184,5185,5186,5183] CONDITIONAL_S
IDLE 5187 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 5188 [(0,1)] D [] [] [] [] [] [] none
MERGE 5189 [(0,1),(0,0)] D [] [5192,5193,5194,5191] [] [] [((0,0),(0,1))] [] none
DISCARD 5190 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5191 [(0,1),(0,0)] D [5189] [] [] [] [((0,0),(0,1))] [5192,5193,5194,5191] CONDITIONAL_S
Y_MEAS 5192 [(0,1)] HALF_D_PLUS_2 [5189] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
IDLE 5193 [(0,0)] HALF_D_PLUS_2 [5189] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
DISCARD 5194 [(0,1)] 0 [5189] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
IDLE 5195 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 5196 [(1,0)] D [] [] [] [] [] [] none
MERGE 5197 [(1,0),(0,0)] D [] [5200,5201,5202,5199] [] [] [((0,0),(1,0))] [] none
DISCARD 5198 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5199 [(1,0),(0,0)] D [5197] [] [] [] [((0,0),(1,0))] [5200,5201,5202,5199] CONDITIONAL_S
Y_MEAS 5200 [(1,0)] HALF_D_PLUS_2 [5197] [] [] [] [] [5200,5201,5202,5199] CONDITIONAL_S
IDLE 5201 [(0,0)] HALF_D_PLUS_2 [5197] [] [] [] [] [5200,5201,5202,5199] CONDITIONAL_S
DISCARD 5202 [(1,0)] 0 [5197] [] [] [] [] [5200,5201,5202,5199] CONDITIONAL_S
IDLE 5203 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 5204 [(0,1)] D [] [] [] [] [] [] none
MERGE 5205 [(0,1),(0,0)] D [] [5208,5209,5210,5207] [] [] [((0,0),(0,1))] [] none
DISCARD 5206 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5207 [(0,1),(0,0)] D [5205] [] [] [] [((0,0),(0,1))] [5208,5209,5210,5207] CONDITIONAL_S
Y_MEAS 5208 [(0,1)] HALF_D_PLUS_2 [5205] [] [] [] [] [5208,5209,5210,5207] CONDITIONAL_S
IDLE 5209 [(0,0)] HALF_D_PLUS_2 [5205] [] [] [] [] [5208,5209,5210,5207] CONDITIONAL_S
DISCARD 5210 [(0,1)] 0 [5205] [] [] [] [] [5208,5209,5210,5207] CONDITIONAL_S
IDLE 5211 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5212 [(1,0)] D [] [] [] [] [] [] none
MERGE 5213 [(1,0),(0,0)] D [] [5216,5217,5218,5215] [] [] [((0,0),(1,0))] [] none
DISCARD 5214 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5215 [(1,0),(0,0)] D [5213] [] [] [] [((0,0),(1,0))] [5216,5217,5218,5215] CONDITIONAL_S
Y_MEAS 5216 [(1,0)] HALF_D_PLUS_2 [5213] [] [] [] [] [5216,5217,5218,5215] CONDITIONAL_S
IDLE 5217 [(0,0)] HALF_D_PLUS_2 [5213] [] [] [] [] [5216,5217,5218,5215] CONDITIONAL_S
DISCARD 5218 [(1,0)] 0 [5213] [] [] [] [] [5216,5217,5218,5215] CONDITIONAL_S
IDLE 5219 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 5220 [(0,1)] D [] [] [] [] [] [] none
MERGE 5221 [(0,1),(0,0)] D [] [5224,5225,5226,5223] [] [] [((0,0),(0,1))] [] none
DISCARD 5222 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5223 [(0,1),(0,0)] D [5221] [] [] [] [((0,0),(0,1))] [5224,5225,5226,5223] CONDITIONAL_S
Y_MEAS 5224 [(0,1)] HALF_D_PLUS_2 [5221] [] [] [] [] [5224,5225,5226,5223] CONDITIONAL_S
IDLE 5225 [(0,0)] HALF_D_PLUS_2 [5221] [] [] [] [] [5224,5225,5226,5223] CONDITIONAL_S
DISCARD 5226 [(0,1)] 0 [5221] [] [] [] [] [5224,5225,5226,5223] CONDITIONAL_S
IDLE 5227 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 5228 [(1,0)] D [] [] [] [] [] [] none
MERGE 5229 [(1,0),(0,0)] D [] [5232,5233,5234,5231] [] [] [((0,0),(1,0))] [] none
DISCARD 5230 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5231 [(1,0),(0,0)] D [5229] [] [] [] [((0,0),(1,0))] [5232,5233,5234,5231] CONDITIONAL_S
Y_MEAS 5232 [(1,0)] HALF_D_PLUS_2 [5229] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
IDLE 5233 [(0,0)] HALF_D_PLUS_2 [5229] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
DISCARD 5234 [(1,0)] 0 [5229] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
IDLE 5235 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 5236 [(0,1)] D [] [] [] [] [] [] none
MERGE 5237 [(0,1),(0,0)] D [] [5240,5241,5242,5239] [] [] [((0,0),(0,1))] [] none
DISCARD 5238 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5239 [(0,1),(0,0)] D [5237] [] [] [] [((0,0),(0,1))] [5240,5241,5242,5239] CONDITIONAL_S
Y_MEAS 5240 [(0,1)] HALF_D_PLUS_2 [5237] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
IDLE 5241 [(0,0)] HALF_D_PLUS_2 [5237] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
DISCARD 5242 [(0,1)] 0 [5237] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
IDLE 5243 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 5244 [(1,0)] D [] [] [] [] [] [] none
MERGE 5245 [(1,0),(0,0)] D [] [5248,5249,5250,5247] [] [] [((0,0),(1,0))] [] none
DISCARD 5246 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5247 [(1,0),(0,0)] D [5245] [] [] [] [((0,0),(1,0))] [5248,5249,5250,5247] CONDITIONAL_S
Y_MEAS 5248 [(1,0)] HALF_D_PLUS_2 [5245] [] [] [] [] [5248,5249,5250,5247] CONDITIONAL_S
IDLE 5249 [(0,0)] HALF_D_PLUS_2 [5245] [] [] [] [] [5248,5249,5250,5247] CONDITIONAL_S
DISCARD 5250 [(1,0)] 0 [5245] [] [] [] [] [5248,5249,5250,5247] CONDITIONAL_S
IDLE 5251 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 5252 [(0,1)] D [] [] [] [] [] [] none
MERGE 5253 [(0,1),(0,0)] D [] [5256,5257,5258,5255] [] [] [((0,0),(0,1))] [] none
DISCARD 5254 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5255 [(0,1),(0,0)] D [5253] [] [] [] [((0,0),(0,1))] [5256,5257,5258,5255] CONDITIONAL_S
Y_MEAS 5256 [(0,1)] HALF_D_PLUS_2 [5253] [] [] [] [] [5256,5257,5258,5255] CONDITIONAL_S
IDLE 5257 [(0,0)] HALF_D_PLUS_2 [5253] [] [] [] [] [5256,5257,5258,5255] CONDITIONAL_S
DISCARD 5258 [(0,1)] 0 [5253] [] [] [] [] [5256,5257,5258,5255] CONDITIONAL_S
IDLE 5259 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 5260 [(1,0)] D [] [] [] [] [] [] none
MERGE 5261 [(1,0),(0,0)] D [] [5264,5265,5266,5263] [] [] [((0,0),(1,0))] [] none
DISCARD 5262 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5263 [(1,0),(0,0)] D [5261] [] [] [] [((0,0),(1,0))] [5264,5265,5266,5263] CONDITIONAL_S
Y_MEAS 5264 [(1,0)] HALF_D_PLUS_2 [5261] [] [] [] [] [5264,5265,5266,5263] CONDITIONAL_S
IDLE 5265 [(0,0)] HALF_D_PLUS_2 [5261] [] [] [] [] [5264,5265,5266,5263] CONDITIONAL_S
DISCARD 5266 [(1,0)] 0 [5261] [] [] [] [] [5264,5265,5266,5263] CONDITIONAL_S
IDLE 5267 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 5268 [(0,1)] D [] [] [] [] [] [] none
MERGE 5269 [(0,1),(0,0)] D [] [5272,5273,5274,5271] [] [] [((0,0),(0,1))] [] none
DISCARD 5270 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5271 [(0,1),(0,0)] D [5269] [] [] [] [((0,0),(0,1))] [5272,5273,5274,5271] CONDITIONAL_S
Y_MEAS 5272 [(0,1)] HALF_D_PLUS_2 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
IDLE 5273 [(0,0)] HALF_D_PLUS_2 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
DISCARD 5274 [(0,1)] 0 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
IDLE 5275 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 5276 [(1,0)] D [] [] [] [] [] [] none
MERGE 5277 [(1,0),(0,0)] D [] [5280,5281,5282,5279] [] [] [((0,0),(1,0))] [] none
DISCARD 5278 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5279 [(1,0),(0,0)] D [5277] [] [] [] [((0,0),(1,0))] [5280,5281,5282,5279] CONDITIONAL_S
Y_MEAS 5280 [(1,0)] HALF_D_PLUS_2 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
IDLE 5281 [(0,0)] HALF_D_PLUS_2 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
DISCARD 5282 [(1,0)] 0 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
IDLE 5283 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 5284 [(0,1)] D [] [] [] [] [] [] none
MERGE 5285 [(0,1),(0,0)] D [] [5288,5289,5290,5287] [] [] [((0,0),(0,1))] [] none
DISCARD 5286 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5287 [(0,1),(0,0)] D [5285] [] [] [] [((0,0),(0,1))] [5288,5289,5290,5287] CONDITIONAL_S
Y_MEAS 5288 [(0,1)] HALF_D_PLUS_2 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
IDLE 5289 [(0,0)] HALF_D_PLUS_2 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
DISCARD 5290 [(0,1)] 0 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
IDLE 5291 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 5292 [(1,0)] D [] [] [] [] [] [] none
MERGE 5293 [(1,0),(0,0)] D [] [5296,5297,5298,5295] [] [] [((0,0),(1,0))] [] none
DISCARD 5294 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5295 [(1,0),(0,0)] D [5293] [] [] [] [((0,0),(1,0))] [5296,5297,5298,5295] CONDITIONAL_S
Y_MEAS 5296 [(1,0)] HALF_D_PLUS_2 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
IDLE 5297 [(0,0)] HALF_D_PLUS_2 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
DISCARD 5298 [(1,0)] 0 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
IDLE 5299 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 5300 [(0,1)] D [] [] [] [] [] [] none
MERGE 5301 [(0,1),(0,0)] D [] [5304,5305,5306,5303] [] [] [((0,0),(0,1))] [] none
DISCARD 5302 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5303 [(0,1),(0,0)] D [5301] [] [] [] [((0,0),(0,1))] [5304,5305,5306,5303] CONDITIONAL_S
Y_MEAS 5304 [(0,1)] HALF_D_PLUS_2 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
IDLE 5305 [(0,0)] HALF_D_PLUS_2 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
DISCARD 5306 [(0,1)] 0 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
IDLE 5307 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 5308 [(1,0)] D [] [] [] [] [] [] none
MERGE 5309 [(1,0),(0,0)] D [] [5312,5313,5314,5311] [] [] [((0,0),(1,0))] [] none
DISCARD 5310 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5311 [(1,0),(0,0)] D [5309] [] [] [] [((0,0),(1,0))] [5312,5313,5314,5311] CONDITIONAL_S
Y_MEAS 5312 [(1,0)] HALF_D_PLUS_2 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
IDLE 5313 [(0,0)] HALF_D_PLUS_2 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
DISCARD 5314 [(1,0)] 0 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
IDLE 5315 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 5316 [(0,1)] D [] [] [] [] [] [] none
MERGE 5317 [(0,1),(0,0)] D [] [5320,5321,5322,5319] [] [] [((0,0),(0,1))] [] none
DISCARD 5318 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5319 [(0,1),(0,0)] D [5317] [] [] [] [((0,0),(0,1))] [5320,5321,5322,5319] CONDITIONAL_S
Y_MEAS 5320 [(0,1)] HALF_D_PLUS_2 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
IDLE 5321 [(0,0)] HALF_D_PLUS_2 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
DISCARD 5322 [(0,1)] 0 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
IDLE 5323 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 5324 [(1,0)] D [] [] [] [] [] [] none
MERGE 5325 [(1,0),(0,0)] D [] [5328,5329,5330,5327] [] [] [((0,0),(1,0))] [] none
DISCARD 5326 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5327 [(1,0),(0,0)] D [5325] [] [] [] [((0,0),(1,0))] [5328,5329,5330,5327] CONDITIONAL_S
Y_MEAS 5328 [(1,0)] HALF_D_PLUS_2 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
IDLE 5329 [(0,0)] HALF_D_PLUS_2 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
DISCARD 5330 [(1,0)] 0 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
IDLE 5331 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 5332 [(0,1)] D [] [] [] [] [] [] none
MERGE 5333 [(0,1),(0,0)] D [] [5336,5337,5338,5335] [] [] [((0,0),(0,1))] [] none
DISCARD 5334 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5335 [(0,1),(0,0)] D [5333] [] [] [] [((0,0),(0,1))] [5336,5337,5338,5335] CONDITIONAL_S
Y_MEAS 5336 [(0,1)] HALF_D_PLUS_2 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
IDLE 5337 [(0,0)] HALF_D_PLUS_2 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
DISCARD 5338 [(0,1)] 0 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
IDLE 5339 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 5340 [(1,0)] D [] [] [] [] [] [] none
MERGE 5341 [(1,0),(0,0)] D [] [5344,5345,5346,5343] [] [] [((0,0),(1,0))] [] none
DISCARD 5342 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5343 [(1,0),(0,0)] D [5341] [] [] [] [((0,0),(1,0))] [5344,5345,5346,5343] CONDITIONAL_S
Y_MEAS 5344 [(1,0)] HALF_D_PLUS_2 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
IDLE 5345 [(0,0)] HALF_D_PLUS_2 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
DISCARD 5346 [(1,0)] 0 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
IDLE 5347 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 5348 [(0,1)] D [] [] [] [] [] [] none
MERGE 5349 [(0,1),(0,0)] D [] [5352,5353,5354,5351] [] [] [((0,0),(0,1))] [] none
DISCARD 5350 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5351 [(0,1),(0,0)] D [5349] [] [] [] [((0,0),(0,1))] [5352,5353,5354,5351] CONDITIONAL_S
Y_MEAS 5352 [(0,1)] HALF_D_PLUS_2 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
IDLE 5353 [(0,0)] HALF_D_PLUS_2 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
DISCARD 5354 [(0,1)] 0 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
INJECT_T 5355 [(1,0)] D [] [] [] [] [] [] none
MERGE 5356 [(1,0),(0,0)] D [] [5360,5361,5358,5359] [] [] [((0,0),(1,0))] [] none
DISCARD 5357 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5358 [(1,0),(0,0)] D [5356] [] [] [] [((0,0),(1,0))] [5360,5361,5358,5359] CONDITIONAL_S
Y_MEAS 5359 [(1,0)] HALF_D_PLUS_2 [5356] [] [] [] [] [5360,5361,5358,5359] CONDITIONAL_S
IDLE 5360 [(0,0)] HALF_D_PLUS_2 [5356] [] [] [] [] [5360,5361,5358,5359] CONDITIONAL_S
DISCARD 5361 [(1,0)] 0 [5356] [] [] [] [] [5360,5361,5358,5359] CONDITIONAL_S
IDLE 5362 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 5363 [(0,1)] D [] [] [] [] [] [] none
MERGE 5364 [(0,1),(0,0)] D [] [5368,5369,5366,5367] [] [] [((0,0),(0,1))] [] none
DISCARD 5365 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5366 [(0,1),(0,0)] D [5364] [] [] [] [((0,0),(0,1))] [5368,5369,5366,5367] CONDITIONAL_S
Y_MEAS 5367 [(0,1)] HALF_D_PLUS_2 [5364] [] [] [] [] [5368,5369,5366,5367] CONDITIONAL_S
IDLE 5368 [(0,0)] HALF_D_PLUS_2 [5364] [] [] [] [] [5368,5369,5366,5367] CONDITIONAL_S
DISCARD 5369 [(0,1)] 0 [5364] [] [] [] [] [5368,5369,5366,5367] CONDITIONAL_S
IDLE 5370 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 5371 [(1,0)] D [] [] [] [] [] [] none
MERGE 5372 [(1,0),(0,0)] D [] [5376,5377,5374,5375] [] [] [((0,0),(1,0))] [] none
DISCARD 5373 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5374 [(1,0),(0,0)] D [5372] [] [] [] [((0,0),(1,0))] [5376,5377,5374,5375] CONDITIONAL_S
Y_MEAS 5375 [(1,0)] HALF_D_PLUS_2 [5372] [] [] [] [] [5376,5377,5374,5375] CONDITIONAL_S
IDLE 5376 [(0,0)] HALF_D_PLUS_2 [5372] [] [] [] [] [5376,5377,5374,5375] CONDITIONAL_S
DISCARD 5377 [(1,0)] 0 [5372] [] [] [] [] [5376,5377,5374,5375] CONDITIONAL_S
IDLE 5378 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 5379 [(0,1)] D [] [] [] [] [] [] none
MERGE 5380 [(0,1),(0,0)] D [] [5384,5385,5382,5383] [] [] [((0,0),(0,1))] [] none
DISCARD 5381 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5382 [(0,1),(0,0)] D [5380] [] [] [] [((0,0),(0,1))] [5384,5385,5382,5383] CONDITIONAL_S
Y_MEAS 5383 [(0,1)] HALF_D_PLUS_2 [5380] [] [] [] [] [5384,5385,5382,5383] CONDITIONAL_S
IDLE 5384 [(0,0)] HALF_D_PLUS_2 [5380] [] [] [] [] [5384,5385,5382,5383] CONDITIONAL_S
DISCARD 5385 [(0,1)] 0 [5380] [] [] [] [] [5384,5385,5382,5383] CONDITIONAL_S
IDLE 5386 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 5387 [(1,0)] D [] [] [] [] [] [] none
MERGE 5388 [(1,0),(0,0)] D [] [5392,5393,5390,5391] [] [] [((0,0),(1,0))] [] none
DISCARD 5389 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5390 [(1,0),(0,0)] D [5388] [] [] [] [((0,0),(1,0))] [5392,5393,5390,5391] CONDITIONAL_S
Y_MEAS 5391 [(1,0)] HALF_D_PLUS_2 [5388] [] [] [] [] [5392,5393,5390,5391] CONDITIONAL_S
IDLE 5392 [(0,0)] HALF_D_PLUS_2 [5388] [] [] [] [] [5392,5393,5390,5391] CONDITIONAL_S
DISCARD 5393 [(1,0)] 0 [5388] [] [] [] [] [5392,5393,5390,5391] CONDITIONAL_S
IDLE 5394 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5395 [(0,1)] D [] [] [] [] [] [] none
MERGE 5396 [(0,1),(0,0)] D [] [5400,5401,5398,5399] [] [] [((0,0),(0,1))] [] none
DISCARD 5397 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5398 [(0,1),(0,0)] D [5396] [] [] [] [((0,0),(0,1))] [5400,5401,5398,5399] CONDITIONAL_S
Y_MEAS 5399 [(0,1)] HALF_D_PLUS_2 [5396] [] [] [] [] [5400,5401,5398,5399] CONDITIONAL_S
IDLE 5400 [(0,0)] HALF_D_PLUS_2 [5396] [] [] [] [] [5400,5401,5398,5399] CONDITIONAL_S
DISCARD 5401 [(0,1)] 0 [5396] [] [] [] [] [5400,5401,5398,5399] CONDITIONAL_S
IDLE 5402 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 5403 [(1,0)] D [] [] [] [] [] [] none
MERGE 5404 [(1,0),(0,0)] D [] [5408,5409,5406,5407] [] [] [((0,0),(1,0))] [] none
DISCARD 5405 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5406 [(1,0),(0,0)] D [5404] [] [] [] [((0,0),(1,0))] [5408,5409,5406,5407] CONDITIONAL_S
Y_MEAS 5407 [(1,0)] HALF_D_PLUS_2 [5404] [] [] [] [] [5408,5409,5406,5407] CONDITIONAL_S
IDLE 5408 [(0,0)] HALF_D_PLUS_2 [5404] [] [] [] [] [5408,5409,5406,5407] CONDITIONAL_S
DISCARD 5409 [(1,0)] 0 [5404] [] [] [] [] [5408,5409,5406,5407] CONDITIONAL_S
IDLE 5410 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 5411 [(0,1)] D [] [] [] [] [] [] none
MERGE 5412 [(0,1),(0,0)] D [] [5416,5417,5414,5415] [] [] [((0,0),(0,1))] [] none
DISCARD 5413 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5414 [(0,1),(0,0)] D [5412] [] [] [] [((0,0),(0,1))] [5416,5417,5414,5415] CONDITIONAL_S
Y_MEAS 5415 [(0,1)] HALF_D_PLUS_2 [5412] [] [] [] [] [5416,5417,5414,5415] CONDITIONAL_S
IDLE 5416 [(0,0)] HALF_D_PLUS_2 [5412] [] [] [] [] [5416,5417,5414,5415] CONDITIONAL_S
DISCARD 5417 [(0,1)] 0 [5412] [] [] [] [] [5416,5417,5414,5415] CONDITIONAL_S
IDLE 5418 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 5419 [(1,0)] D [] [] [] [] [] [] none
MERGE 5420 [(1,0),(0,0)] D [] [5424,5425,5422,5423] [] [] [((0,0),(1,0))] [] none
DISCARD 5421 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5422 [(1,0),(0,0)] D [5420] [] [] [] [((0,0),(1,0))] [5424,5425,5422,5423] CONDITIONAL_S
Y_MEAS 5423 [(1,0)] HALF_D_PLUS_2 [5420] [] [] [] [] [5424,5425,5422,5423] CONDITIONAL_S
IDLE 5424 [(0,0)] HALF_D_PLUS_2 [5420] [] [] [] [] [5424,5425,5422,5423] CONDITIONAL_S
DISCARD 5425 [(1,0)] 0 [5420] [] [] [] [] [5424,5425,5422,5423] CONDITIONAL_S
IDLE 5426 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 5427 [(0,1)] D [] [] [] [] [] [] none
MERGE 5428 [(0,1),(0,0)] D [] [5432,5433,5430,5431] [] [] [((0,0),(0,1))] [] none
DISCARD 5429 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5430 [(0,1),(0,0)] D [5428] [] [] [] [((0,0),(0,1))] [5432,5433,5430,5431] CONDITIONAL_S
Y_MEAS 5431 [(0,1)] HALF_D_PLUS_2 [5428] [] [] [] [] [5432,5433,5430,5431] CONDITIONAL_S
IDLE 5432 [(0,0)] HALF_D_PLUS_2 [5428] [] [] [] [] [5432,5433,5430,5431] CONDITIONAL_S
DISCARD 5433 [(0,1)] 0 [5428] [] [] [] [] [5432,5433,5430,5431] CONDITIONAL_S
IDLE 5434 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 5435 [(1,0)] D [] [] [] [] [] [] none
MERGE 5436 [(1,0),(0,0)] D [] [5440,5441,5438,5439] [] [] [((0,0),(1,0))] [] none
DISCARD 5437 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5438 [(1,0),(0,0)] D [5436] [] [] [] [((0,0),(1,0))] [5440,5441,5438,5439] CONDITIONAL_S
Y_MEAS 5439 [(1,0)] HALF_D_PLUS_2 [5436] [] [] [] [] [5440,5441,5438,5439] CONDITIONAL_S
IDLE 5440 [(0,0)] HALF_D_PLUS_2 [5436] [] [] [] [] [5440,5441,5438,5439] CONDITIONAL_S
DISCARD 5441 [(1,0)] 0 [5436] [] [] [] [] [5440,5441,5438,5439] CONDITIONAL_S
IDLE 5442 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 5443 [(0,1)] D [] [] [] [] [] [] none
MERGE 5444 [(0,1),(0,0)] D [] [5448,5449,5446,5447] [] [] [((0,0),(0,1))] [] none
DISCARD 5445 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5446 [(0,1),(0,0)] D [5444] [] [] [] [((0,0),(0,1))] [5448,5449,5446,5447] CONDITIONAL_S
Y_MEAS 5447 [(0,1)] HALF_D_PLUS_2 [5444] [] [] [] [] [5448,5449,5446,5447] CONDITIONAL_S
IDLE 5448 [(0,0)] HALF_D_PLUS_2 [5444] [] [] [] [] [5448,5449,5446,5447] CONDITIONAL_S
DISCARD 5449 [(0,1)] 0 [5444] [] [] [] [] [5448,5449,5446,5447] CONDITIONAL_S
IDLE 5450 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 5451 [(1,0)] D [] [] [] [] [] [] none
MERGE 5452 [(1,0),(0,0)] D [] [5456,5457,5454,5455] [] [] [((0,0),(1,0))] [] none
DISCARD 5453 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5454 [(1,0),(0,0)] D [5452] [] [] [] [((0,0),(1,0))] [5456,5457,5454,5455] CONDITIONAL_S
Y_MEAS 5455 [(1,0)] HALF_D_PLUS_2 [5452] [] [] [] [] [5456,5457,5454,5455] CONDITIONAL_S
IDLE 5456 [(0,0)] HALF_D_PLUS_2 [5452] [] [] [] [] [5456,5457,5454,5455] CONDITIONAL_S
DISCARD 5457 [(1,0)] 0 [5452] [] [] [] [] [5456,5457,5454,5455] CONDITIONAL_S
IDLE 5458 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 5459 [(0,1)] D [] [] [] [] [] [] none
MERGE 5460 [(0,1),(0,0)] D [] [5464,5465,5462,5463] [] [] [((0,0),(0,1))] [] none
DISCARD 5461 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5462 [(0,1),(0,0)] D [5460] [] [] [] [((0,0),(0,1))] [5464,5465,5462,5463] CONDITIONAL_S
Y_MEAS 5463 [(0,1)] HALF_D_PLUS_2 [5460] [] [] [] [] [5464,5465,5462,5463] CONDITIONAL_S
IDLE 5464 [(0,0)] HALF_D_PLUS_2 [5460] [] [] [] [] [5464,5465,5462,5463] CONDITIONAL_S
DISCARD 5465 [(0,1)] 0 [5460] [] [] [] [] [5464,5465,5462,5463] CONDITIONAL_S
IDLE 5466 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5467 [(1,0)] D [] [] [] [] [] [] none
MERGE 5468 [(1,0),(0,0)] D [] [5472,5473,5470,5471] [] [] [((0,0),(1,0))] [] none
DISCARD 5469 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5470 [(1,0),(0,0)] D [5468] [] [] [] [((0,0),(1,0))] [5472,5473,5470,5471] CONDITIONAL_S
Y_MEAS 5471 [(1,0)] HALF_D_PLUS_2 [5468] [] [] [] [] [5472,5473,5470,5471] CONDITIONAL_S
IDLE 5472 [(0,0)] HALF_D_PLUS_2 [5468] [] [] [] [] [5472,5473,5470,5471] CONDITIONAL_S
DISCARD 5473 [(1,0)] 0 [5468] [] [] [] [] [5472,5473,5470,5471] CONDITIONAL_S
IDLE 5474 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 5475 [(0,1)] D [] [] [] [] [] [] none
MERGE 5476 [(0,1),(0,0)] D [] [5480,5481,5478,5479] [] [] [((0,0),(0,1))] [] none
DISCARD 5477 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5478 [(0,1),(0,0)] D [5476] [] [] [] [((0,0),(0,1))] [5480,5481,5478,5479] CONDITIONAL_S
Y_MEAS 5479 [(0,1)] HALF_D_PLUS_2 [5476] [] [] [] [] [5480,5481,5478,5479] CONDITIONAL_S
IDLE 5480 [(0,0)] HALF_D_PLUS_2 [5476] [] [] [] [] [5480,5481,5478,5479] CONDITIONAL_S
DISCARD 5481 [(0,1)] 0 [5476] [] [] [] [] [5480,5481,5478,5479] CONDITIONAL_S
IDLE 5482 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5483 [(1,0)] D [] [] [] [] [] [] none
MERGE 5484 [(1,0),(0,0)] D [] [5488,5489,5486,5487] [] [] [((0,0),(1,0))] [] none
DISCARD 5485 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5486 [(1,0),(0,0)] D [5484] [] [] [] [((0,0),(1,0))] [5488,5489,5486,5487] CONDITIONAL_S
Y_MEAS 5487 [(1,0)] HALF_D_PLUS_2 [5484] [] [] [] [] [5488,5489,5486,5487] CONDITIONAL_S
IDLE 5488 [(0,0)] HALF_D_PLUS_2 [5484] [] [] [] [] [5488,5489,5486,5487] CONDITIONAL_S
DISCARD 5489 [(1,0)] 0 [5484] [] [] [] [] [5488,5489,5486,5487] CONDITIONAL_S
IDLE 5490 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 5491 [(0,1)] D [] [] [] [] [] [] none
MERGE 5492 [(0,1),(0,0)] D [] [5496,5497,5494,5495] [] [] [((0,0),(0,1))] [] none
DISCARD 5493 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5494 [(0,1),(0,0)] D [5492] [] [] [] [((0,0),(0,1))] [5496,5497,5494,5495] CONDITIONAL_S
Y_MEAS 5495 [(0,1)] HALF_D_PLUS_2 [5492] [] [] [] [] [5496,5497,5494,5495] CONDITIONAL_S
IDLE 5496 [(0,0)] HALF_D_PLUS_2 [5492] [] [] [] [] [5496,5497,5494,5495] CONDITIONAL_S
DISCARD 5497 [(0,1)] 0 [5492] [] [] [] [] [5496,5497,5494,5495] CONDITIONAL_S
IDLE 5498 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 5499 [(1,0)] D [] [] [] [] [] [] none
MERGE 5500 [(1,0),(0,0)] D [] [5504,5505,5502,5503] [] [] [((0,0),(1,0))] [] none
DISCARD 5501 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5502 [(1,0),(0,0)] D [5500] [] [] [] [((0,0),(1,0))] [5504,5505,5502,5503] CONDITIONAL_S
Y_MEAS 5503 [(1,0)] HALF_D_PLUS_2 [5500] [] [] [] [] [5504,5505,5502,5503] CONDITIONAL_S
IDLE 5504 [(0,0)] HALF_D_PLUS_2 [5500] [] [] [] [] [5504,5505,5502,5503] CONDITIONAL_S
DISCARD 5505 [(1,0)] 0 [5500] [] [] [] [] [5504,5505,5502,5503] CONDITIONAL_S
IDLE 5506 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 5507 [(0,1)] D [] [] [] [] [] [] none
MERGE 5508 [(0,1),(0,0)] D [] [5512,5513,5510,5511] [] [] [((0,0),(0,1))] [] none
DISCARD 5509 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5510 [(0,1),(0,0)] D [5508] [] [] [] [((0,0),(0,1))] [5512,5513,5510,5511] CONDITIONAL_S
Y_MEAS 5511 [(0,1)] HALF_D_PLUS_2 [5508] [] [] [] [] [5512,5513,5510,5511] CONDITIONAL_S
IDLE 5512 [(0,0)] HALF_D_PLUS_2 [5508] [] [] [] [] [5512,5513,5510,5511] CONDITIONAL_S
DISCARD 5513 [(0,1)] 0 [5508] [] [] [] [] [5512,5513,5510,5511] CONDITIONAL_S
IDLE 5514 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 5515 [(1,0)] D [] [] [] [] [] [] none
MERGE 5516 [(1,0),(0,0)] D [] [5520,5521,5518,5519] [] [] [((0,0),(1,0))] [] none
DISCARD 5517 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5518 [(1,0),(0,0)] D [5516] [] [] [] [((0,0),(1,0))] [5520,5521,5518,5519] CONDITIONAL_S
Y_MEAS 5519 [(1,0)] HALF_D_PLUS_2 [5516] [] [] [] [] [5520,5521,5518,5519] CONDITIONAL_S
IDLE 5520 [(0,0)] HALF_D_PLUS_2 [5516] [] [] [] [] [5520,5521,5518,5519] CONDITIONAL_S
DISCARD 5521 [(1,0)] 0 [5516] [] [] [] [] [5520,5521,5518,5519] CONDITIONAL_S
IDLE 5522 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 5523 [(0,1)] D [] [] [] [] [] [] none
MERGE 5524 [(0,1),(0,0)] D [] [5528,5529,5526,5527] [] [] [((0,0),(0,1))] [] none
DISCARD 5525 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5526 [(0,1),(0,0)] D [5524] [] [] [] [((0,0),(0,1))] [5528,5529,5526,5527] CONDITIONAL_S
Y_MEAS 5527 [(0,1)] HALF_D_PLUS_2 [5524] [] [] [] [] [5528,5529,5526,5527] CONDITIONAL_S
IDLE 5528 [(0,0)] HALF_D_PLUS_2 [5524] [] [] [] [] [5528,5529,5526,5527] CONDITIONAL_S
DISCARD 5529 [(0,1)] 0 [5524] [] [] [] [] [5528,5529,5526,5527] CONDITIONAL_S
IDLE 5530 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 5531 [(1,0)] D [] [] [] [] [] [] none
MERGE 5532 [(1,0),(0,0)] D [] [5536,5537,5534,5535] [] [] [((0,0),(1,0))] [] none
DISCARD 5533 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5534 [(1,0),(0,0)] D [5532] [] [] [] [((0,0),(1,0))] [5536,5537,5534,5535] CONDITIONAL_S
Y_MEAS 5535 [(1,0)] HALF_D_PLUS_2 [5532] [] [] [] [] [5536,5537,5534,5535] CONDITIONAL_S
IDLE 5536 [(0,0)] HALF_D_PLUS_2 [5532] [] [] [] [] [5536,5537,5534,5535] CONDITIONAL_S
DISCARD 5537 [(1,0)] 0 [5532] [] [] [] [] [5536,5537,5534,5535] CONDITIONAL_S
IDLE 5538 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 5539 [(0,1)] D [] [] [] [] [] [] none
MERGE 5540 [(0,1),(0,0)] D [] [5544,5545,5542,5543] [] [] [((0,0),(0,1))] [] none
DISCARD 5541 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5542 [(0,1),(0,0)] D [5540] [] [] [] [((0,0),(0,1))] [5544,5545,5542,5543] CONDITIONAL_S
Y_MEAS 5543 [(0,1)] HALF_D_PLUS_2 [5540] [] [] [] [] [5544,5545,5542,5543] CONDITIONAL_S
IDLE 5544 [(0,0)] HALF_D_PLUS_2 [5540] [] [] [] [] [5544,5545,5542,5543] CONDITIONAL_S
DISCARD 5545 [(0,1)] 0 [5540] [] [] [] [] [5544,5545,5542,5543] CONDITIONAL_S
IDLE 5546 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 5547 [(1,0)] D [] [] [] [] [] [] none
MERGE 5548 [(1,0),(0,0)] D [] [5552,5553,5550,5551] [] [] [((0,0),(1,0))] [] none
DISCARD 5549 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5550 [(1,0),(0,0)] D [5548] [] [] [] [((0,0),(1,0))] [5552,5553,5550,5551] CONDITIONAL_S
Y_MEAS 5551 [(1,0)] HALF_D_PLUS_2 [5548] [] [] [] [] [5552,5553,5550,5551] CONDITIONAL_S
IDLE 5552 [(0,0)] HALF_D_PLUS_2 [5548] [] [] [] [] [5552,5553,5550,5551] CONDITIONAL_S
DISCARD 5553 [(1,0)] 0 [5548] [] [] [] [] [5552,5553,5550,5551] CONDITIONAL_S
IDLE 5554 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 5555 [(0,1)] D [] [] [] [] [] [] none
MERGE 5556 [(0,1),(0,0)] D [] [5560,5561,5558,5559] [] [] [((0,0),(0,1))] [] none
DISCARD 5557 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5558 [(0,1),(0,0)] D [5556] [] [] [] [((0,0),(0,1))] [5560,5561,5558,5559] CONDITIONAL_S
Y_MEAS 5559 [(0,1)] HALF_D_PLUS_2 [5556] [] [] [] [] [5560,5561,5558,5559] CONDITIONAL_S
IDLE 5560 [(0,0)] HALF_D_PLUS_2 [5556] [] [] [] [] [5560,5561,5558,5559] CONDITIONAL_S
DISCARD 5561 [(0,1)] 0 [5556] [] [] [] [] [5560,5561,5558,5559] CONDITIONAL_S
IDLE 5562 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5563 [(1,0)] D [] [] [] [] [] [] none
MERGE 5564 [(1,0),(0,0)] D [] [5568,5569,5566,5567] [] [] [((0,0),(1,0))] [] none
DISCARD 5565 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5566 [(1,0),(0,0)] D [5564] [] [] [] [((0,0),(1,0))] [5568,5569,5566,5567] CONDITIONAL_S
Y_MEAS 5567 [(1,0)] HALF_D_PLUS_2 [5564] [] [] [] [] [5568,5569,5566,5567] CONDITIONAL_S
IDLE 5568 [(0,0)] HALF_D_PLUS_2 [5564] [] [] [] [] [5568,5569,5566,5567] CONDITIONAL_S
DISCARD 5569 [(1,0)] 0 [5564] [] [] [] [] [5568,5569,5566,5567] CONDITIONAL_S
IDLE 5570 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5571 [(0,1)] D [] [] [] [] [] [] none
MERGE 5572 [(0,1),(0,0)] D [] [5576,5577,5574,5575] [] [] [((0,0),(0,1))] [] none
DISCARD 5573 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5574 [(0,1),(0,0)] D [5572] [] [] [] [((0,0),(0,1))] [5576,5577,5574,5575] CONDITIONAL_S
Y_MEAS 5575 [(0,1)] HALF_D_PLUS_2 [5572] [] [] [] [] [5576,5577,5574,5575] CONDITIONAL_S
IDLE 5576 [(0,0)] HALF_D_PLUS_2 [5572] [] [] [] [] [5576,5577,5574,5575] CONDITIONAL_S
DISCARD 5577 [(0,1)] 0 [5572] [] [] [] [] [5576,5577,5574,5575] CONDITIONAL_S
IDLE 5578 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 5579 [(1,0)] D [] [] [] [] [] [] none
MERGE 5580 [(1,0),(0,0)] D [] [5584,5585,5582,5583] [] [] [((0,0),(1,0))] [] none
DISCARD 5581 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5582 [(1,0),(0,0)] D [5580] [] [] [] [((0,0),(1,0))] [5584,5585,5582,5583] CONDITIONAL_S
Y_MEAS 5583 [(1,0)] HALF_D_PLUS_2 [5580] [] [] [] [] [5584,5585,5582,5583] CONDITIONAL_S
IDLE 5584 [(0,0)] HALF_D_PLUS_2 [5580] [] [] [] [] [5584,5585,5582,5583] CONDITIONAL_S
DISCARD 5585 [(1,0)] 0 [5580] [] [] [] [] [5584,5585,5582,5583] CONDITIONAL_S
IDLE 5586 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5587 [(0,1)] D [] [] [] [] [] [] none
MERGE 5588 [(0,1),(0,0)] D [] [5592,5593,5590,5591] [] [] [((0,0),(0,1))] [] none
DISCARD 5589 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5590 [(0,1),(0,0)] D [5588] [] [] [] [((0,0),(0,1))] [5592,5593,5590,5591] CONDITIONAL_S
Y_MEAS 5591 [(0,1)] HALF_D_PLUS_2 [5588] [] [] [] [] [5592,5593,5590,5591] CONDITIONAL_S
IDLE 5592 [(0,0)] HALF_D_PLUS_2 [5588] [] [] [] [] [5592,5593,5590,5591] CONDITIONAL_S
DISCARD 5593 [(0,1)] 0 [5588] [] [] [] [] [5592,5593,5590,5591] CONDITIONAL_S
IDLE 5594 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5595 [(1,0)] D [] [] [] [] [] [] none
MERGE 5596 [(1,0),(0,0)] D [] [5600,5601,5598,5599] [] [] [((0,0),(1,0))] [] none
DISCARD 5597 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5598 [(1,0),(0,0)] D [5596] [] [] [] [((0,0),(1,0))] [5600,5601,5598,5599] CONDITIONAL_S
Y_MEAS 5599 [(1,0)] HALF_D_PLUS_2 [5596] [] [] [] [] [5600,5601,5598,5599] CONDITIONAL_S
IDLE 5600 [(0,0)] HALF_D_PLUS_2 [5596] [] [] [] [] [5600,5601,5598,5599] CONDITIONAL_S
DISCARD 5601 [(1,0)] 0 [5596] [] [] [] [] [5600,5601,5598,5599] CONDITIONAL_S
IDLE 5602 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 5603 [(0,1)] D [] [] [] [] [] [] none
MERGE 5604 [(0,1),(0,0)] D [] [5608,5609,5606,5607] [] [] [((0,0),(0,1))] [] none
DISCARD 5605 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5606 [(0,1),(0,0)] D [5604] [] [] [] [((0,0),(0,1))] [5608,5609,5606,5607] CONDITIONAL_S
Y_MEAS 5607 [(0,1)] HALF_D_PLUS_2 [5604] [] [] [] [] [5608,5609,5606,5607] CONDITIONAL_S
IDLE 5608 [(0,0)] HALF_D_PLUS_2 [5604] [] [] [] [] [5608,5609,5606,5607] CONDITIONAL_S
DISCARD 5609 [(0,1)] 0 [5604] [] [] [] [] [5608,5609,5606,5607] CONDITIONAL_S
IDLE 5610 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 5611 [(1,0)] D [] [] [] [] [] [] none
MERGE 5612 [(1,0),(0,0)] D [] [5616,5617,5614,5615] [] [] [((0,0),(1,0))] [] none
DISCARD 5613 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5614 [(1,0),(0,0)] D [5612] [] [] [] [((0,0),(1,0))] [5616,5617,5614,5615] CONDITIONAL_S
Y_MEAS 5615 [(1,0)] HALF_D_PLUS_2 [5612] [] [] [] [] [5616,5617,5614,5615] CONDITIONAL_S
IDLE 5616 [(0,0)] HALF_D_PLUS_2 [5612] [] [] [] [] [5616,5617,5614,5615] CONDITIONAL_S
DISCARD 5617 [(1,0)] 0 [5612] [] [] [] [] [5616,5617,5614,5615] CONDITIONAL_S
IDLE 5618 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 5619 [(0,1)] D [] [] [] [] [] [] none
MERGE 5620 [(0,1),(0,0)] D [] [5624,5625,5622,5623] [] [] [((0,0),(0,1))] [] none
DISCARD 5621 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5622 [(0,1),(0,0)] D [5620] [] [] [] [((0,0),(0,1))] [5624,5625,5622,5623] CONDITIONAL_S
Y_MEAS 5623 [(0,1)] HALF_D_PLUS_2 [5620] [] [] [] [] [5624,5625,5622,5623] CONDITIONAL_S
IDLE 5624 [(0,0)] HALF_D_PLUS_2 [5620] [] [] [] [] [5624,5625,5622,5623] CONDITIONAL_S
DISCARD 5625 [(0,1)] 0 [5620] [] [] [] [] [5624,5625,5622,5623] CONDITIONAL_S
IDLE 5626 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 5627 [(1,0)] D [] [] [] [] [] [] none
MERGE 5628 [(1,0),(0,0)] D [] [5632,5633,5630,5631] [] [] [((0,0),(1,0))] [] none
DISCARD 5629 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5630 [(1,0),(0,0)] D [5628] [] [] [] [((0,0),(1,0))] [5632,5633,5630,5631] CONDITIONAL_S
Y_MEAS 5631 [(1,0)] HALF_D_PLUS_2 [5628] [] [] [] [] [5632,5633,5630,5631] CONDITIONAL_S
IDLE 5632 [(0,0)] HALF_D_PLUS_2 [5628] [] [] [] [] [5632,5633,5630,5631] CONDITIONAL_S
DISCARD 5633 [(1,0)] 0 [5628] [] [] [] [] [5632,5633,5630,5631] CONDITIONAL_S
IDLE 5634 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 5635 [(0,1)] D [] [] [] [] [] [] none
MERGE 5636 [(0,1),(0,0)] D [] [5640,5641,5638,5639] [] [] [((0,0),(0,1))] [] none
DISCARD 5637 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5638 [(0,1),(0,0)] D [5636] [] [] [] [((0,0),(0,1))] [5640,5641,5638,5639] CONDITIONAL_S
Y_MEAS 5639 [(0,1)] HALF_D_PLUS_2 [5636] [] [] [] [] [5640,5641,5638,5639] CONDITIONAL_S
IDLE 5640 [(0,0)] HALF_D_PLUS_2 [5636] [] [] [] [] [5640,5641,5638,5639] CONDITIONAL_S
DISCARD 5641 [(0,1)] 0 [5636] [] [] [] [] [5640,5641,5638,5639] CONDITIONAL_S
IDLE 5642 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 5643 [(1,0)] D [] [] [] [] [] [] none
MERGE 5644 [(1,0),(0,0)] D [] [5648,5649,5646,5647] [] [] [((0,0),(1,0))] [] none
DISCARD 5645 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5646 [(1,0),(0,0)] D [5644] [] [] [] [((0,0),(1,0))] [5648,5649,5646,5647] CONDITIONAL_S
Y_MEAS 5647 [(1,0)] HALF_D_PLUS_2 [5644] [] [] [] [] [5648,5649,5646,5647] CONDITIONAL_S
IDLE 5648 [(0,0)] HALF_D_PLUS_2 [5644] [] [] [] [] [5648,5649,5646,5647] CONDITIONAL_S
DISCARD 5649 [(1,0)] 0 [5644] [] [] [] [] [5648,5649,5646,5647] CONDITIONAL_S
IDLE 5650 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5651 [(0,1)] D [] [] [] [] [] [] none
MERGE 5652 [(0,1),(0,0)] D [] [5656,5657,5654,5655] [] [] [((0,0),(0,1))] [] none
DISCARD 5653 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5654 [(0,1),(0,0)] D [5652] [] [] [] [((0,0),(0,1))] [5656,5657,5654,5655] CONDITIONAL_S
Y_MEAS 5655 [(0,1)] HALF_D_PLUS_2 [5652] [] [] [] [] [5656,5657,5654,5655] CONDITIONAL_S
IDLE 5656 [(0,0)] HALF_D_PLUS_2 [5652] [] [] [] [] [5656,5657,5654,5655] CONDITIONAL_S
DISCARD 5657 [(0,1)] 0 [5652] [] [] [] [] [5656,5657,5654,5655] CONDITIONAL_S
IDLE 5658 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 5659 [(1,0)] D [] [] [] [] [] [] none
MERGE 5660 [(1,0),(0,0)] D [] [5664,5665,5662,5663] [] [] [((0,0),(1,0))] [] none
DISCARD 5661 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5662 [(1,0),(0,0)] D [5660] [] [] [] [((0,0),(1,0))] [5664,5665,5662,5663] CONDITIONAL_S
Y_MEAS 5663 [(1,0)] HALF_D_PLUS_2 [5660] [] [] [] [] [5664,5665,5662,5663] CONDITIONAL_S
IDLE 5664 [(0,0)] HALF_D_PLUS_2 [5660] [] [] [] [] [5664,5665,5662,5663] CONDITIONAL_S
DISCARD 5665 [(1,0)] 0 [5660] [] [] [] [] [5664,5665,5662,5663] CONDITIONAL_S
IDLE 5666 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 5667 [(0,1)] D [] [] [] [] [] [] none
MERGE 5668 [(0,1),(0,0)] D [] [5672,5673,5670,5671] [] [] [((0,0),(0,1))] [] none
DISCARD 5669 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5670 [(0,1),(0,0)] D [5668] [] [] [] [((0,0),(0,1))] [5672,5673,5670,5671] CONDITIONAL_S
Y_MEAS 5671 [(0,1)] HALF_D_PLUS_2 [5668] [] [] [] [] [5672,5673,5670,5671] CONDITIONAL_S
IDLE 5672 [(0,0)] HALF_D_PLUS_2 [5668] [] [] [] [] [5672,5673,5670,5671] CONDITIONAL_S
DISCARD 5673 [(0,1)] 0 [5668] [] [] [] [] [5672,5673,5670,5671] CONDITIONAL_S
IDLE 5674 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5675 [(1,0)] D [] [] [] [] [] [] none
MERGE 5676 [(1,0),(0,0)] D [] [5680,5681,5678,5679] [] [] [((0,0),(1,0))] [] none
DISCARD 5677 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5678 [(1,0),(0,0)] D [5676] [] [] [] [((0,0),(1,0))] [5680,5681,5678,5679] CONDITIONAL_S
Y_MEAS 5679 [(1,0)] HALF_D_PLUS_2 [5676] [] [] [] [] [5680,5681,5678,5679] CONDITIONAL_S
IDLE 5680 [(0,0)] HALF_D_PLUS_2 [5676] [] [] [] [] [5680,5681,5678,5679] CONDITIONAL_S
DISCARD 5681 [(1,0)] 0 [5676] [] [] [] [] [5680,5681,5678,5679] CONDITIONAL_S
IDLE 5682 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 5683 [(0,1)] D [] [] [] [] [] [] none
MERGE 5684 [(0,1),(0,0)] D [] [5688,5689,5686,5687] [] [] [((0,0),(0,1))] [] none
DISCARD 5685 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5686 [(0,1),(0,0)] D [5684] [] [] [] [((0,0),(0,1))] [5688,5689,5686,5687] CONDITIONAL_S
Y_MEAS 5687 [(0,1)] HALF_D_PLUS_2 [5684] [] [] [] [] [5688,5689,5686,5687] CONDITIONAL_S
IDLE 5688 [(0,0)] HALF_D_PLUS_2 [5684] [] [] [] [] [5688,5689,5686,5687] CONDITIONAL_S
DISCARD 5689 [(0,1)] 0 [5684] [] [] [] [] [5688,5689,5686,5687] CONDITIONAL_S
IDLE 5690 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 5691 [(1,0)] D [] [] [] [] [] [] none
MERGE 5692 [(1,0),(0,0)] D [] [5696,5697,5694,5695] [] [] [((0,0),(1,0))] [] none
DISCARD 5693 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5694 [(1,0),(0,0)] D [5692] [] [] [] [((0,0),(1,0))] [5696,5697,5694,5695] CONDITIONAL_S
Y_MEAS 5695 [(1,0)] HALF_D_PLUS_2 [5692] [] [] [] [] [5696,5697,5694,5695] CONDITIONAL_S
IDLE 5696 [(0,0)] HALF_D_PLUS_2 [5692] [] [] [] [] [5696,5697,5694,5695] CONDITIONAL_S
DISCARD 5697 [(1,0)] 0 [5692] [] [] [] [] [5696,5697,5694,5695] CONDITIONAL_S
IDLE 5698 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 5699 [(0,1)] D [] [] [] [] [] [] none
MERGE 5700 [(0,1),(0,0)] D [] [5704,5705,5702,5703] [] [] [((0,0),(0,1))] [] none
DISCARD 5701 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5702 [(0,1),(0,0)] D [5700] [] [] [] [((0,0),(0,1))] [5704,5705,5702,5703] CONDITIONAL_S
Y_MEAS 5703 [(0,1)] HALF_D_PLUS_2 [5700] [] [] [] [] [5704,5705,5702,5703] CONDITIONAL_S
IDLE 5704 [(0,0)] HALF_D_PLUS_2 [5700] [] [] [] [] [5704,5705,5702,5703] CONDITIONAL_S
DISCARD 5705 [(0,1)] 0 [5700] [] [] [] [] [5704,5705,5702,5703] CONDITIONAL_S
IDLE 5706 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 5707 [(1,0)] D [] [] [] [] [] [] none
MERGE 5708 [(1,0),(0,0)] D [] [5712,5713,5710,5711] [] [] [((0,0),(1,0))] [] none
DISCARD 5709 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5710 [(1,0),(0,0)] D [5708] [] [] [] [((0,0),(1,0))] [5712,5713,5710,5711] CONDITIONAL_S
Y_MEAS 5711 [(1,0)] HALF_D_PLUS_2 [5708] [] [] [] [] [5712,5713,5710,5711] CONDITIONAL_S
IDLE 5712 [(0,0)] HALF_D_PLUS_2 [5708] [] [] [] [] [5712,5713,5710,5711] CONDITIONAL_S
DISCARD 5713 [(1,0)] 0 [5708] [] [] [] [] [5712,5713,5710,5711] CONDITIONAL_S
IDLE 5714 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 5715 [(0,1)] D [] [] [] [] [] [] none
MERGE 5716 [(0,1),(0,0)] D [] [5720,5721,5718,5719] [] [] [((0,0),(0,1))] [] none
DISCARD 5717 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5718 [(0,1),(0,0)] D [5716] [] [] [] [((0,0),(0,1))] [5720,5721,5718,5719] CONDITIONAL_S
Y_MEAS 5719 [(0,1)] HALF_D_PLUS_2 [5716] [] [] [] [] [5720,5721,5718,5719] CONDITIONAL_S
IDLE 5720 [(0,0)] HALF_D_PLUS_2 [5716] [] [] [] [] [5720,5721,5718,5719] CONDITIONAL_S
DISCARD 5721 [(0,1)] 0 [5716] [] [] [] [] [5720,5721,5718,5719] CONDITIONAL_S
IDLE 5722 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 5723 [(1,0)] D [] [] [] [] [] [] none
MERGE 5724 [(1,0),(0,0)] D [] [5728,5729,5726,5727] [] [] [((0,0),(1,0))] [] none
DISCARD 5725 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5726 [(1,0),(0,0)] D [5724] [] [] [] [((0,0),(1,0))] [5728,5729,5726,5727] CONDITIONAL_S
Y_MEAS 5727 [(1,0)] HALF_D_PLUS_2 [5724] [] [] [] [] [5728,5729,5726,5727] CONDITIONAL_S
IDLE 5728 [(0,0)] HALF_D_PLUS_2 [5724] [] [] [] [] [5728,5729,5726,5727] CONDITIONAL_S
DISCARD 5729 [(1,0)] 0 [5724] [] [] [] [] [5728,5729,5726,5727] CONDITIONAL_S
IDLE 5730 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5731 [(0,1)] D [] [] [] [] [] [] none
MERGE 5732 [(0,1),(0,0)] D [] [5736,5737,5734,5735] [] [] [((0,0),(0,1))] [] none
DISCARD 5733 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5734 [(0,1),(0,0)] D [5732] [] [] [] [((0,0),(0,1))] [5736,5737,5734,5735] CONDITIONAL_S
Y_MEAS 5735 [(0,1)] HALF_D_PLUS_2 [5732] [] [] [] [] [5736,5737,5734,5735] CONDITIONAL_S
IDLE 5736 [(0,0)] HALF_D_PLUS_2 [5732] [] [] [] [] [5736,5737,5734,5735] CONDITIONAL_S
DISCARD 5737 [(0,1)] 0 [5732] [] [] [] [] [5736,5737,5734,5735] CONDITIONAL_S
IDLE 5738 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 5739 [(1,0)] D [] [] [] [] [] [] none
MERGE 5740 [(1,0),(0,0)] D [] [5744,5745,5742,5743] [] [] [((0,0),(1,0))] [] none
DISCARD 5741 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5742 [(1,0),(0,0)] D [5740] [] [] [] [((0,0),(1,0))] [5744,5745,5742,5743] CONDITIONAL_S
Y_MEAS 5743 [(1,0)] HALF_D_PLUS_2 [5740] [] [] [] [] [5744,5745,5742,5743] CONDITIONAL_S
IDLE 5744 [(0,0)] HALF_D_PLUS_2 [5740] [] [] [] [] [5744,5745,5742,5743] CONDITIONAL_S
DISCARD 5745 [(1,0)] 0 [5740] [] [] [] [] [5744,5745,5742,5743] CONDITIONAL_S
IDLE 5746 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 5747 [(0,1)] D [] [] [] [] [] [] none
MERGE 5748 [(0,1),(0,0)] D [] [5752,5753,5750,5751] [] [] [((0,0),(0,1))] [] none
DISCARD 5749 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5750 [(0,1),(0,0)] D [5748] [] [] [] [((0,0),(0,1))] [5752,5753,5750,5751] CONDITIONAL_S
Y_MEAS 5751 [(0,1)] HALF_D_PLUS_2 [5748] [] [] [] [] [5752,5753,5750,5751] CONDITIONAL_S
IDLE 5752 [(0,0)] HALF_D_PLUS_2 [5748] [] [] [] [] [5752,5753,5750,5751] CONDITIONAL_S
DISCARD 5753 [(0,1)] 0 [5748] [] [] [] [] [5752,5753,5750,5751] CONDITIONAL_S
IDLE 5754 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 5755 [(1,0)] D [] [] [] [] [] [] none
MERGE 5756 [(1,0),(0,0)] D [] [5760,5761,5758,5759] [] [] [((0,0),(1,0))] [] none
DISCARD 5757 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5758 [(1,0),(0,0)] D [5756] [] [] [] [((0,0),(1,0))] [5760,5761,5758,5759] CONDITIONAL_S
Y_MEAS 5759 [(1,0)] HALF_D_PLUS_2 [5756] [] [] [] [] [5760,5761,5758,5759] CONDITIONAL_S
IDLE 5760 [(0,0)] HALF_D_PLUS_2 [5756] [] [] [] [] [5760,5761,5758,5759] CONDITIONAL_S
DISCARD 5761 [(1,0)] 0 [5756] [] [] [] [] [5760,5761,5758,5759] CONDITIONAL_S
IDLE 5762 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 5763 [(0,1)] D [] [] [] [] [] [] none
MERGE 5764 [(0,1),(0,0)] D [] [5768,5769,5766,5767] [] [] [((0,0),(0,1))] [] none
DISCARD 5765 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5766 [(0,1),(0,0)] D [5764] [] [] [] [((0,0),(0,1))] [5768,5769,5766,5767] CONDITIONAL_S
Y_MEAS 5767 [(0,1)] HALF_D_PLUS_2 [5764] [] [] [] [] [5768,5769,5766,5767] CONDITIONAL_S
IDLE 5768 [(0,0)] HALF_D_PLUS_2 [5764] [] [] [] [] [5768,5769,5766,5767] CONDITIONAL_S
DISCARD 5769 [(0,1)] 0 [5764] [] [] [] [] [5768,5769,5766,5767] CONDITIONAL_S
IDLE 5770 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 5771 [(1,0)] D [] [] [] [] [] [] none
MERGE 5772 [(1,0),(0,0)] D [] [5776,5777,5774,5775] [] [] [((0,0),(1,0))] [] none
DISCARD 5773 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5774 [(1,0),(0,0)] D [5772] [] [] [] [((0,0),(1,0))] [5776,5777,5774,5775] CONDITIONAL_S
Y_MEAS 5775 [(1,0)] HALF_D_PLUS_2 [5772] [] [] [] [] [5776,5777,5774,5775] CONDITIONAL_S
IDLE 5776 [(0,0)] HALF_D_PLUS_2 [5772] [] [] [] [] [5776,5777,5774,5775] CONDITIONAL_S
DISCARD 5777 [(1,0)] 0 [5772] [] [] [] [] [5776,5777,5774,5775] CONDITIONAL_S
IDLE 5778 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 5779 [(0,1)] D [] [] [] [] [] [] none
MERGE 5780 [(0,1),(0,0)] D [] [5784,5785,5782,5783] [] [] [((0,0),(0,1))] [] none
DISCARD 5781 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5782 [(0,1),(0,0)] D [5780] [] [] [] [((0,0),(0,1))] [5784,5785,5782,5783] CONDITIONAL_S
Y_MEAS 5783 [(0,1)] HALF_D_PLUS_2 [5780] [] [] [] [] [5784,5785,5782,5783] CONDITIONAL_S
IDLE 5784 [(0,0)] HALF_D_PLUS_2 [5780] [] [] [] [] [5784,5785,5782,5783] CONDITIONAL_S
DISCARD 5785 [(0,1)] 0 [5780] [] [] [] [] [5784,5785,5782,5783] CONDITIONAL_S
IDLE 5786 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 5787 [(1,0)] D [] [] [] [] [] [] none
MERGE 5788 [(1,0),(0,0)] D [] [5792,5793,5790,5791] [] [] [((0,0),(1,0))] [] none
DISCARD 5789 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5790 [(1,0),(0,0)] D [5788] [] [] [] [((0,0),(1,0))] [5792,5793,5790,5791] CONDITIONAL_S
Y_MEAS 5791 [(1,0)] HALF_D_PLUS_2 [5788] [] [] [] [] [5792,5793,5790,5791] CONDITIONAL_S
IDLE 5792 [(0,0)] HALF_D_PLUS_2 [5788] [] [] [] [] [5792,5793,5790,5791] CONDITIONAL_S
DISCARD 5793 [(1,0)] 0 [5788] [] [] [] [] [5792,5793,5790,5791] CONDITIONAL_S
IDLE 5794 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5795 [(0,1)] D [] [] [] [] [] [] none
MERGE 5796 [(0,1),(0,0)] D [] [5800,5801,5798,5799] [] [] [((0,0),(0,1))] [] none
DISCARD 5797 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5798 [(0,1),(0,0)] D [5796] [] [] [] [((0,0),(0,1))] [5800,5801,5798,5799] CONDITIONAL_S
Y_MEAS 5799 [(0,1)] HALF_D_PLUS_2 [5796] [] [] [] [] [5800,5801,5798,5799] CONDITIONAL_S
IDLE 5800 [(0,0)] HALF_D_PLUS_2 [5796] [] [] [] [] [5800,5801,5798,5799] CONDITIONAL_S
DISCARD 5801 [(0,1)] 0 [5796] [] [] [] [] [5800,5801,5798,5799] CONDITIONAL_S
IDLE 5802 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 5803 [(1,0)] D [] [] [] [] [] [] none
MERGE 5804 [(1,0),(0,0)] D [] [5808,5809,5806,5807] [] [] [((0,0),(1,0))] [] none
DISCARD 5805 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5806 [(1,0),(0,0)] D [5804] [] [] [] [((0,0),(1,0))] [5808,5809,5806,5807] CONDITIONAL_S
Y_MEAS 5807 [(1,0)] HALF_D_PLUS_2 [5804] [] [] [] [] [5808,5809,5806,5807] CONDITIONAL_S
IDLE 5808 [(0,0)] HALF_D_PLUS_2 [5804] [] [] [] [] [5808,5809,5806,5807] CONDITIONAL_S
DISCARD 5809 [(1,0)] 0 [5804] [] [] [] [] [5808,5809,5806,5807] CONDITIONAL_S
IDLE 5810 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5811 [(0,1)] D [] [] [] [] [] [] none
MERGE 5812 [(0,1),(0,0)] D [] [5816,5817,5814,5815] [] [] [((0,0),(0,1))] [] none
DISCARD 5813 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5814 [(0,1),(0,0)] D [5812] [] [] [] [((0,0),(0,1))] [5816,5817,5814,5815] CONDITIONAL_S
Y_MEAS 5815 [(0,1)] HALF_D_PLUS_2 [5812] [] [] [] [] [5816,5817,5814,5815] CONDITIONAL_S
IDLE 5816 [(0,0)] HALF_D_PLUS_2 [5812] [] [] [] [] [5816,5817,5814,5815] CONDITIONAL_S
DISCARD 5817 [(0,1)] 0 [5812] [] [] [] [] [5816,5817,5814,5815] CONDITIONAL_S
IDLE 5818 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 5819 [(1,0)] D [] [] [] [] [] [] none
MERGE 5820 [(1,0),(0,0)] D [] [5824,5825,5822,5823] [] [] [((0,0),(1,0))] [] none
DISCARD 5821 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5822 [(1,0),(0,0)] D [5820] [] [] [] [((0,0),(1,0))] [5824,5825,5822,5823] CONDITIONAL_S
Y_MEAS 5823 [(1,0)] HALF_D_PLUS_2 [5820] [] [] [] [] [5824,5825,5822,5823] CONDITIONAL_S
IDLE 5824 [(0,0)] HALF_D_PLUS_2 [5820] [] [] [] [] [5824,5825,5822,5823] CONDITIONAL_S
DISCARD 5825 [(1,0)] 0 [5820] [] [] [] [] [5824,5825,5822,5823] CONDITIONAL_S
IDLE 5826 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 5827 [(0,1)] D [] [] [] [] [] [] none
MERGE 5828 [(0,1),(0,0)] D [] [5832,5833,5830,5831] [] [] [((0,0),(0,1))] [] none
DISCARD 5829 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5830 [(0,1),(0,0)] D [5828] [] [] [] [((0,0),(0,1))] [5832,5833,5830,5831] CONDITIONAL_S
Y_MEAS 5831 [(0,1)] HALF_D_PLUS_2 [5828] [] [] [] [] [5832,5833,5830,5831] CONDITIONAL_S
IDLE 5832 [(0,0)] HALF_D_PLUS_2 [5828] [] [] [] [] [5832,5833,5830,5831] CONDITIONAL_S
DISCARD 5833 [(0,1)] 0 [5828] [] [] [] [] [5832,5833,5830,5831] CONDITIONAL_S
IDLE 5834 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 5835 [(1,0)] D [] [] [] [] [] [] none
MERGE 5836 [(1,0),(0,0)] D [] [5840,5841,5838,5839] [] [] [((0,0),(1,0))] [] none
DISCARD 5837 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5838 [(1,0),(0,0)] D [5836] [] [] [] [((0,0),(1,0))] [5840,5841,5838,5839] CONDITIONAL_S
Y_MEAS 5839 [(1,0)] HALF_D_PLUS_2 [5836] [] [] [] [] [5840,5841,5838,5839] CONDITIONAL_S
IDLE 5840 [(0,0)] HALF_D_PLUS_2 [5836] [] [] [] [] [5840,5841,5838,5839] CONDITIONAL_S
DISCARD 5841 [(1,0)] 0 [5836] [] [] [] [] [5840,5841,5838,5839] CONDITIONAL_S
IDLE 5842 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 5843 [(0,1)] D [] [] [] [] [] [] none
MERGE 5844 [(0,1),(0,0)] D [] [5848,5849,5846,5847] [] [] [((0,0),(0,1))] [] none
DISCARD 5845 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5846 [(0,1),(0,0)] D [5844] [] [] [] [((0,0),(0,1))] [5848,5849,5846,5847] CONDITIONAL_S
Y_MEAS 5847 [(0,1)] HALF_D_PLUS_2 [5844] [] [] [] [] [5848,5849,5846,5847] CONDITIONAL_S
IDLE 5848 [(0,0)] HALF_D_PLUS_2 [5844] [] [] [] [] [5848,5849,5846,5847] CONDITIONAL_S
DISCARD 5849 [(0,1)] 0 [5844] [] [] [] [] [5848,5849,5846,5847] CONDITIONAL_S
IDLE 5850 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 5851 [(1,0)] D [] [] [] [] [] [] none
MERGE 5852 [(1,0),(0,0)] D [] [5856,5857,5854,5855] [] [] [((0,0),(1,0))] [] none
DISCARD 5853 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5854 [(1,0),(0,0)] D [5852] [] [] [] [((0,0),(1,0))] [5856,5857,5854,5855] CONDITIONAL_S
Y_MEAS 5855 [(1,0)] HALF_D_PLUS_2 [5852] [] [] [] [] [5856,5857,5854,5855] CONDITIONAL_S
IDLE 5856 [(0,0)] HALF_D_PLUS_2 [5852] [] [] [] [] [5856,5857,5854,5855] CONDITIONAL_S
DISCARD 5857 [(1,0)] 0 [5852] [] [] [] [] [5856,5857,5854,5855] CONDITIONAL_S
IDLE 5858 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 5859 [(0,1)] D [] [] [] [] [] [] none
MERGE 5860 [(0,1),(0,0)] D [] [5864,5865,5862,5863] [] [] [((0,0),(0,1))] [] none
DISCARD 5861 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5862 [(0,1),(0,0)] D [5860] [] [] [] [((0,0),(0,1))] [5864,5865,5862,5863] CONDITIONAL_S
Y_MEAS 5863 [(0,1)] HALF_D_PLUS_2 [5860] [] [] [] [] [5864,5865,5862,5863] CONDITIONAL_S
IDLE 5864 [(0,0)] HALF_D_PLUS_2 [5860] [] [] [] [] [5864,5865,5862,5863] CONDITIONAL_S
DISCARD 5865 [(0,1)] 0 [5860] [] [] [] [] [5864,5865,5862,5863] CONDITIONAL_S
IDLE 5866 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5867 [(1,0)] D [] [] [] [] [] [] none
MERGE 5868 [(1,0),(0,0)] D [] [5872,5873,5870,5871] [] [] [((0,0),(1,0))] [] none
DISCARD 5869 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5870 [(1,0),(0,0)] D [5868] [] [] [] [((0,0),(1,0))] [5872,5873,5870,5871] CONDITIONAL_S
Y_MEAS 5871 [(1,0)] HALF_D_PLUS_2 [5868] [] [] [] [] [5872,5873,5870,5871] CONDITIONAL_S
IDLE 5872 [(0,0)] HALF_D_PLUS_2 [5868] [] [] [] [] [5872,5873,5870,5871] CONDITIONAL_S
DISCARD 5873 [(1,0)] 0 [5868] [] [] [] [] [5872,5873,5870,5871] CONDITIONAL_S
IDLE 5874 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5875 [(0,1)] D [] [] [] [] [] [] none
MERGE 5876 [(0,1),(0,0)] D [] [5880,5881,5878,5879] [] [] [((0,0),(0,1))] [] none
DISCARD 5877 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5878 [(0,1),(0,0)] D [5876] [] [] [] [((0,0),(0,1))] [5880,5881,5878,5879] CONDITIONAL_S
Y_MEAS 5879 [(0,1)] HALF_D_PLUS_2 [5876] [] [] [] [] [5880,5881,5878,5879] CONDITIONAL_S
IDLE 5880 [(0,0)] HALF_D_PLUS_2 [5876] [] [] [] [] [5880,5881,5878,5879] CONDITIONAL_S
DISCARD 5881 [(0,1)] 0 [5876] [] [] [] [] [5880,5881,5878,5879] CONDITIONAL_S
IDLE 5882 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 5883 [(1,0)] D [] [] [] [] [] [] none
MERGE 5884 [(1,0),(0,0)] D [] [5888,5889,5886,5887] [] [] [((0,0),(1,0))] [] none
DISCARD 5885 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5886 [(1,0),(0,0)] D [5884] [] [] [] [((0,0),(1,0))] [5888,5889,5886,5887] CONDITIONAL_S
Y_MEAS 5887 [(1,0)] HALF_D_PLUS_2 [5884] [] [] [] [] [5888,5889,5886,5887] CONDITIONAL_S
IDLE 5888 [(0,0)] HALF_D_PLUS_2 [5884] [] [] [] [] [5888,5889,5886,5887] CONDITIONAL_S
DISCARD 5889 [(1,0)] 0 [5884] [] [] [] [] [5888,5889,5886,5887] CONDITIONAL_S
IDLE 5890 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5891 [(0,1)] D [] [] [] [] [] [] none
MERGE 5892 [(0,1),(0,0)] D [] [5896,5897,5894,5895] [] [] [((0,0),(0,1))] [] none
DISCARD 5893 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5894 [(0,1),(0,0)] D [5892] [] [] [] [((0,0),(0,1))] [5896,5897,5894,5895] CONDITIONAL_S
Y_MEAS 5895 [(0,1)] HALF_D_PLUS_2 [5892] [] [] [] [] [5896,5897,5894,5895] CONDITIONAL_S
IDLE 5896 [(0,0)] HALF_D_PLUS_2 [5892] [] [] [] [] [5896,5897,5894,5895] CONDITIONAL_S
DISCARD 5897 [(0,1)] 0 [5892] [] [] [] [] [5896,5897,5894,5895] CONDITIONAL_S
IDLE 5898 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 5899 [(1,0)] D [] [] [] [] [] [] none
MERGE 5900 [(1,0),(0,0)] D [] [5904,5905,5902,5903] [] [] [((0,0),(1,0))] [] none
DISCARD 5901 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5902 [(1,0),(0,0)] D [5900] [] [] [] [((0,0),(1,0))] [5904,5905,5902,5903] CONDITIONAL_S
Y_MEAS 5903 [(1,0)] HALF_D_PLUS_2 [5900] [] [] [] [] [5904,5905,5902,5903] CONDITIONAL_S
IDLE 5904 [(0,0)] HALF_D_PLUS_2 [5900] [] [] [] [] [5904,5905,5902,5903] CONDITIONAL_S
DISCARD 5905 [(1,0)] 0 [5900] [] [] [] [] [5904,5905,5902,5903] CONDITIONAL_S
IDLE 5906 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 5907 [(0,1)] D [] [] [] [] [] [] none
MERGE 5908 [(0,1),(0,0)] D [] [5912,5913,5910,5911] [] [] [((0,0),(0,1))] [] none
DISCARD 5909 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5910 [(0,1),(0,0)] D [5908] [] [] [] [((0,0),(0,1))] [5912,5913,5910,5911] CONDITIONAL_S
Y_MEAS 5911 [(0,1)] HALF_D_PLUS_2 [5908] [] [] [] [] [5912,5913,5910,5911] CONDITIONAL_S
IDLE 5912 [(0,0)] HALF_D_PLUS_2 [5908] [] [] [] [] [5912,5913,5910,5911] CONDITIONAL_S
DISCARD 5913 [(0,1)] 0 [5908] [] [] [] [] [5912,5913,5910,5911] CONDITIONAL_S
IDLE 5914 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 5915 [(1,0)] D [] [] [] [] [] [] none
MERGE 5916 [(1,0),(0,0)] D [] [5920,5921,5918,5919] [] [] [((0,0),(1,0))] [] none
DISCARD 5917 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5918 [(1,0),(0,0)] D [5916] [] [] [] [((0,0),(1,0))] [5920,5921,5918,5919] CONDITIONAL_S
Y_MEAS 5919 [(1,0)] HALF_D_PLUS_2 [5916] [] [] [] [] [5920,5921,5918,5919] CONDITIONAL_S
IDLE 5920 [(0,0)] HALF_D_PLUS_2 [5916] [] [] [] [] [5920,5921,5918,5919] CONDITIONAL_S
DISCARD 5921 [(1,0)] 0 [5916] [] [] [] [] [5920,5921,5918,5919] CONDITIONAL_S
IDLE 5922 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 5923 [(0,1)] D [] [] [] [] [] [] none
MERGE 5924 [(0,1),(0,0)] D [] [5928,5929,5926,5927] [] [] [((0,0),(0,1))] [] none
DISCARD 5925 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5926 [(0,1),(0,0)] D [5924] [] [] [] [((0,0),(0,1))] [5928,5929,5926,5927] CONDITIONAL_S
Y_MEAS 5927 [(0,1)] HALF_D_PLUS_2 [5924] [] [] [] [] [5928,5929,5926,5927] CONDITIONAL_S
IDLE 5928 [(0,0)] HALF_D_PLUS_2 [5924] [] [] [] [] [5928,5929,5926,5927] CONDITIONAL_S
DISCARD 5929 [(0,1)] 0 [5924] [] [] [] [] [5928,5929,5926,5927] CONDITIONAL_S
IDLE 5930 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 5931 [(1,0)] D [] [] [] [] [] [] none
MERGE 5932 [(1,0),(0,0)] D [] [5936,5937,5934,5935] [] [] [((0,0),(1,0))] [] none
DISCARD 5933 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5934 [(1,0),(0,0)] D [5932] [] [] [] [((0,0),(1,0))] [5936,5937,5934,5935] CONDITIONAL_S
Y_MEAS 5935 [(1,0)] HALF_D_PLUS_2 [5932] [] [] [] [] [5936,5937,5934,5935] CONDITIONAL_S
IDLE 5936 [(0,0)] HALF_D_PLUS_2 [5932] [] [] [] [] [5936,5937,5934,5935] CONDITIONAL_S
DISCARD 5937 [(1,0)] 0 [5932] [] [] [] [] [5936,5937,5934,5935] CONDITIONAL_S
INJECT_T 5938 [(0,1)] D [] [] [] [] [] [] none
MERGE 5939 [(0,1),(0,0)] D [] [5944,5941,5942,5943] [] [] [((0,0),(0,1))] [] none
DISCARD 5940 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5941 [(0,1),(0,0)] D [5939] [] [] [] [((0,0),(0,1))] [5944,5941,5942,5943] CONDITIONAL_S
Y_MEAS 5942 [(0,1)] HALF_D_PLUS_2 [5939] [] [] [] [] [5944,5941,5942,5943] CONDITIONAL_S
IDLE 5943 [(0,0)] HALF_D_PLUS_2 [5939] [] [] [] [] [5944,5941,5942,5943] CONDITIONAL_S
DISCARD 5944 [(0,1)] 0 [5939] [] [] [] [] [5944,5941,5942,5943] CONDITIONAL_S
IDLE 5945 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5946 [(1,0)] D [] [] [] [] [] [] none
MERGE 5947 [(1,0),(0,0)] D [] [5952,5949,5950,5951] [] [] [((0,0),(1,0))] [] none
DISCARD 5948 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5949 [(1,0),(0,0)] D [5947] [] [] [] [((0,0),(1,0))] [5952,5949,5950,5951] CONDITIONAL_S
Y_MEAS 5950 [(1,0)] HALF_D_PLUS_2 [5947] [] [] [] [] [5952,5949,5950,5951] CONDITIONAL_S
IDLE 5951 [(0,0)] HALF_D_PLUS_2 [5947] [] [] [] [] [5952,5949,5950,5951] CONDITIONAL_S
DISCARD 5952 [(1,0)] 0 [5947] [] [] [] [] [5952,5949,5950,5951] CONDITIONAL_S
IDLE 5953 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 5954 [(0,1)] D [] [] [] [] [] [] none
MERGE 5955 [(0,1),(0,0)] D [] [5960,5957,5958,5959] [] [] [((0,0),(0,1))] [] none
DISCARD 5956 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5957 [(0,1),(0,0)] D [5955] [] [] [] [((0,0),(0,1))] [5960,5957,5958,5959] CONDITIONAL_S
Y_MEAS 5958 [(0,1)] HALF_D_PLUS_2 [5955] [] [] [] [] [5960,5957,5958,5959] CONDITIONAL_S
IDLE 5959 [(0,0)] HALF_D_PLUS_2 [5955] [] [] [] [] [5960,5957,5958,5959] CONDITIONAL_S
DISCARD 5960 [(0,1)] 0 [5955] [] [] [] [] [5960,5957,5958,5959] CONDITIONAL_S
IDLE 5961 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 5962 [(1,0)] D [] [] [] [] [] [] none
MERGE 5963 [(1,0),(0,0)] D [] [5968,5965,5966,5967] [] [] [((0,0),(1,0))] [] none
DISCARD 5964 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5965 [(1,0),(0,0)] D [5963] [] [] [] [((0,0),(1,0))] [5968,5965,5966,5967] CONDITIONAL_S
Y_MEAS 5966 [(1,0)] HALF_D_PLUS_2 [5963] [] [] [] [] [5968,5965,5966,5967] CONDITIONAL_S
IDLE 5967 [(0,0)] HALF_D_PLUS_2 [5963] [] [] [] [] [5968,5965,5966,5967] CONDITIONAL_S
DISCARD 5968 [(1,0)] 0 [5963] [] [] [] [] [5968,5965,5966,5967] CONDITIONAL_S
IDLE 5969 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 5970 [(0,1)] D [] [] [] [] [] [] none
MERGE 5971 [(0,1),(0,0)] D [] [5976,5973,5974,5975] [] [] [((0,0),(0,1))] [] none
DISCARD 5972 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5973 [(0,1),(0,0)] D [5971] [] [] [] [((0,0),(0,1))] [5976,5973,5974,5975] CONDITIONAL_S
Y_MEAS 5974 [(0,1)] HALF_D_PLUS_2 [5971] [] [] [] [] [5976,5973,5974,5975] CONDITIONAL_S
IDLE 5975 [(0,0)] HALF_D_PLUS_2 [5971] [] [] [] [] [5976,5973,5974,5975] CONDITIONAL_S
DISCARD 5976 [(0,1)] 0 [5971] [] [] [] [] [5976,5973,5974,5975] CONDITIONAL_S
INJECT_T 5977 [(1,0)] D [] [] [] [] [] [] none
MERGE 5978 [(1,0),(0,0)] D [] [5980,5981,5982,5983] [] [] [((0,0),(1,0))] [] none
DISCARD 5979 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5980 [(1,0),(0,0)] D [5978] [] [] [] [((0,0),(1,0))] [5980,5981,5982,5983] CONDITIONAL_S
Y_MEAS 5981 [(1,0)] HALF_D_PLUS_2 [5978] [] [] [] [] [5980,5981,5982,5983] CONDITIONAL_S
IDLE 5982 [(0,0)] HALF_D_PLUS_2 [5978] [] [] [] [] [5980,5981,5982,5983] CONDITIONAL_S
DISCARD 5983 [(1,0)] 0 [5978] [] [] [] [] [5980,5981,5982,5983] CONDITIONAL_S
IDLE 5984 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 5985 [(0,1)] D [] [] [] [] [] [] none
MERGE 5986 [(0,1),(0,0)] D [] [5988,5989,5990,5991] [] [] [((0,0),(0,1))] [] none
DISCARD 5987 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5988 [(0,1),(0,0)] D [5986] [] [] [] [((0,0),(0,1))] [5988,5989,5990,5991] CONDITIONAL_S
Y_MEAS 5989 [(0,1)] HALF_D_PLUS_2 [5986] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
IDLE 5990 [(0,0)] HALF_D_PLUS_2 [5986] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
DISCARD 5991 [(0,1)] 0 [5986] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
IDLE 5992 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 5993 [(1,0)] D [] [] [] [] [] [] none
MERGE 5994 [(1,0),(0,0)] D [] [5996,5997,5998,5999] [] [] [((0,0),(1,0))] [] none
DISCARD 5995 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5996 [(1,0),(0,0)] D [5994] [] [] [] [((0,0),(1,0))] [5996,5997,5998,5999] CONDITIONAL_S
Y_MEAS 5997 [(1,0)] HALF_D_PLUS_2 [5994] [] [] [] [] [5996,5997,5998,5999] CONDITIONAL_S
IDLE 5998 [(0,0)] HALF_D_PLUS_2 [5994] [] [] [] [] [5996,5997,5998,5999] CONDITIONAL_S
DISCARD 5999 [(1,0)] 0 [5994] [] [] [] [] [5996,5997,5998,5999] CONDITIONAL_S
IDLE 6000 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6001 [(0,1)] D [] [] [] [] [] [] none
MERGE 6002 [(0,1),(0,0)] D [] [6004,6005,6006,6007] [] [] [((0,0),(0,1))] [] none
DISCARD 6003 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6004 [(0,1),(0,0)] D [6002] [] [] [] [((0,0),(0,1))] [6004,6005,6006,6007] CONDITIONAL_S
Y_MEAS 6005 [(0,1)] HALF_D_PLUS_2 [6002] [] [] [] [] [6004,6005,6006,6007] CONDITIONAL_S
IDLE 6006 [(0,0)] HALF_D_PLUS_2 [6002] [] [] [] [] [6004,6005,6006,6007] CONDITIONAL_S
DISCARD 6007 [(0,1)] 0 [6002] [] [] [] [] [6004,6005,6006,6007] CONDITIONAL_S
IDLE 6008 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 6009 [(1,0)] D [] [] [] [] [] [] none
MERGE 6010 [(1,0),(0,0)] D [] [6012,6013,6014,6015] [] [] [((0,0),(1,0))] [] none
DISCARD 6011 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6012 [(1,0),(0,0)] D [6010] [] [] [] [((0,0),(1,0))] [6012,6013,6014,6015] CONDITIONAL_S
Y_MEAS 6013 [(1,0)] HALF_D_PLUS_2 [6010] [] [] [] [] [6012,6013,6014,6015] CONDITIONAL_S
IDLE 6014 [(0,0)] HALF_D_PLUS_2 [6010] [] [] [] [] [6012,6013,6014,6015] CONDITIONAL_S
DISCARD 6015 [(1,0)] 0 [6010] [] [] [] [] [6012,6013,6014,6015] CONDITIONAL_S
IDLE 6016 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 6017 [(0,1)] D [] [] [] [] [] [] none
MERGE 6018 [(0,1),(0,0)] D [] [6020,6021,6022,6023] [] [] [((0,0),(0,1))] [] none
DISCARD 6019 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6020 [(0,1),(0,0)] D [6018] [] [] [] [((0,0),(0,1))] [6020,6021,6022,6023] CONDITIONAL_S
Y_MEAS 6021 [(0,1)] HALF_D_PLUS_2 [6018] [] [] [] [] [6020,6021,6022,6023] CONDITIONAL_S
IDLE 6022 [(0,0)] HALF_D_PLUS_2 [6018] [] [] [] [] [6020,6021,6022,6023] CONDITIONAL_S
DISCARD 6023 [(0,1)] 0 [6018] [] [] [] [] [6020,6021,6022,6023] CONDITIONAL_S
IDLE 6024 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 6025 [(1,0)] D [] [] [] [] [] [] none
MERGE 6026 [(1,0),(0,0)] D [] [6028,6029,6030,6031] [] [] [((0,0),(1,0))] [] none
DISCARD 6027 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6028 [(1,0),(0,0)] D [6026] [] [] [] [((0,0),(1,0))] [6028,6029,6030,6031] CONDITIONAL_S
Y_MEAS 6029 [(1,0)] HALF_D_PLUS_2 [6026] [] [] [] [] [6028,6029,6030,6031] CONDITIONAL_S
IDLE 6030 [(0,0)] HALF_D_PLUS_2 [6026] [] [] [] [] [6028,6029,6030,6031] CONDITIONAL_S
DISCARD 6031 [(1,0)] 0 [6026] [] [] [] [] [6028,6029,6030,6031] CONDITIONAL_S
IDLE 6032 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 6033 [(0,1)] D [] [] [] [] [] [] none
MERGE 6034 [(0,1),(0,0)] D [] [6036,6037,6038,6039] [] [] [((0,0),(0,1))] [] none
DISCARD 6035 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6036 [(0,1),(0,0)] D [6034] [] [] [] [((0,0),(0,1))] [6036,6037,6038,6039] CONDITIONAL_S
Y_MEAS 6037 [(0,1)] HALF_D_PLUS_2 [6034] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
IDLE 6038 [(0,0)] HALF_D_PLUS_2 [6034] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
DISCARD 6039 [(0,1)] 0 [6034] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
IDLE 6040 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 6041 [(1,0)] D [] [] [] [] [] [] none
MERGE 6042 [(1,0),(0,0)] D [] [6044,6045,6046,6047] [] [] [((0,0),(1,0))] [] none
DISCARD 6043 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6044 [(1,0),(0,0)] D [6042] [] [] [] [((0,0),(1,0))] [6044,6045,6046,6047] CONDITIONAL_S
Y_MEAS 6045 [(1,0)] HALF_D_PLUS_2 [6042] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
IDLE 6046 [(0,0)] HALF_D_PLUS_2 [6042] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
DISCARD 6047 [(1,0)] 0 [6042] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
IDLE 6048 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 6049 [(0,1)] D [] [] [] [] [] [] none
MERGE 6050 [(0,1),(0,0)] D [] [6052,6053,6054,6055] [] [] [((0,0),(0,1))] [] none
DISCARD 6051 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6052 [(0,1),(0,0)] D [6050] [] [] [] [((0,0),(0,1))] [6052,6053,6054,6055] CONDITIONAL_S
Y_MEAS 6053 [(0,1)] HALF_D_PLUS_2 [6050] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
IDLE 6054 [(0,0)] HALF_D_PLUS_2 [6050] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
DISCARD 6055 [(0,1)] 0 [6050] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
IDLE 6056 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 6057 [(1,0)] D [] [] [] [] [] [] none
MERGE 6058 [(1,0),(0,0)] D [] [6060,6061,6062,6063] [] [] [((0,0),(1,0))] [] none
DISCARD 6059 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6060 [(1,0),(0,0)] D [6058] [] [] [] [((0,0),(1,0))] [6060,6061,6062,6063] CONDITIONAL_S
Y_MEAS 6061 [(1,0)] HALF_D_PLUS_2 [6058] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
IDLE 6062 [(0,0)] HALF_D_PLUS_2 [6058] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
DISCARD 6063 [(1,0)] 0 [6058] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
IDLE 6064 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 6065 [(0,1)] D [] [] [] [] [] [] none
MERGE 6066 [(0,1),(0,0)] D [] [6068,6069,6070,6071] [] [] [((0,0),(0,1))] [] none
DISCARD 6067 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6068 [(0,1),(0,0)] D [6066] [] [] [] [((0,0),(0,1))] [6068,6069,6070,6071] CONDITIONAL_S
Y_MEAS 6069 [(0,1)] HALF_D_PLUS_2 [6066] [] [] [] [] [6068,6069,6070,6071] CONDITIONAL_S
IDLE 6070 [(0,0)] HALF_D_PLUS_2 [6066] [] [] [] [] [6068,6069,6070,6071] CONDITIONAL_S
DISCARD 6071 [(0,1)] 0 [6066] [] [] [] [] [6068,6069,6070,6071] CONDITIONAL_S
IDLE 6072 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 6073 [(1,0)] D [] [] [] [] [] [] none
MERGE 6074 [(1,0),(0,0)] D [] [6076,6077,6078,6079] [] [] [((0,0),(1,0))] [] none
DISCARD 6075 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6076 [(1,0),(0,0)] D [6074] [] [] [] [((0,0),(1,0))] [6076,6077,6078,6079] CONDITIONAL_S
Y_MEAS 6077 [(1,0)] HALF_D_PLUS_2 [6074] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
IDLE 6078 [(0,0)] HALF_D_PLUS_2 [6074] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
DISCARD 6079 [(1,0)] 0 [6074] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
IDLE 6080 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 6081 [(0,1)] D [] [] [] [] [] [] none
MERGE 6082 [(0,1),(0,0)] D [] [6084,6085,6086,6087] [] [] [((0,0),(0,1))] [] none
DISCARD 6083 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6084 [(0,1),(0,0)] D [6082] [] [] [] [((0,0),(0,1))] [6084,6085,6086,6087] CONDITIONAL_S
Y_MEAS 6085 [(0,1)] HALF_D_PLUS_2 [6082] [] [] [] [] [6084,6085,6086,6087] CONDITIONAL_S
IDLE 6086 [(0,0)] HALF_D_PLUS_2 [6082] [] [] [] [] [6084,6085,6086,6087] CONDITIONAL_S
DISCARD 6087 [(0,1)] 0 [6082] [] [] [] [] [6084,6085,6086,6087] CONDITIONAL_S
IDLE 6088 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 6089 [(1,0)] D [] [] [] [] [] [] none
MERGE 6090 [(1,0),(0,0)] D [] [6092,6093,6094,6095] [] [] [((0,0),(1,0))] [] none
DISCARD 6091 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6092 [(1,0),(0,0)] D [6090] [] [] [] [((0,0),(1,0))] [6092,6093,6094,6095] CONDITIONAL_S
Y_MEAS 6093 [(1,0)] HALF_D_PLUS_2 [6090] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
IDLE 6094 [(0,0)] HALF_D_PLUS_2 [6090] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
DISCARD 6095 [(1,0)] 0 [6090] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
IDLE 6096 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 6097 [(0,1)] D [] [] [] [] [] [] none
MERGE 6098 [(0,1),(0,0)] D [] [6100,6101,6102,6103] [] [] [((0,0),(0,1))] [] none
DISCARD 6099 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6100 [(0,1),(0,0)] D [6098] [] [] [] [((0,0),(0,1))] [6100,6101,6102,6103] CONDITIONAL_S
Y_MEAS 6101 [(0,1)] HALF_D_PLUS_2 [6098] [] [] [] [] [6100,6101,6102,6103] CONDITIONAL_S
IDLE 6102 [(0,0)] HALF_D_PLUS_2 [6098] [] [] [] [] [6100,6101,6102,6103] CONDITIONAL_S
DISCARD 6103 [(0,1)] 0 [6098] [] [] [] [] [6100,6101,6102,6103] CONDITIONAL_S
IDLE 6104 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 6105 [(1,0)] D [] [] [] [] [] [] none
MERGE 6106 [(1,0),(0,0)] D [] [6108,6109,6110,6111] [] [] [((0,0),(1,0))] [] none
DISCARD 6107 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6108 [(1,0),(0,0)] D [6106] [] [] [] [((0,0),(1,0))] [6108,6109,6110,6111] CONDITIONAL_S
Y_MEAS 6109 [(1,0)] HALF_D_PLUS_2 [6106] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
IDLE 6110 [(0,0)] HALF_D_PLUS_2 [6106] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
DISCARD 6111 [(1,0)] 0 [6106] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
IDLE 6112 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 6113 [(0,1)] D [] [] [] [] [] [] none
MERGE 6114 [(0,1),(0,0)] D [] [6116,6117,6118,6119] [] [] [((0,0),(0,1))] [] none
DISCARD 6115 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6116 [(0,1),(0,0)] D [6114] [] [] [] [((0,0),(0,1))] [6116,6117,6118,6119] CONDITIONAL_S
Y_MEAS 6117 [(0,1)] HALF_D_PLUS_2 [6114] [] [] [] [] [6116,6117,6118,6119] CONDITIONAL_S
IDLE 6118 [(0,0)] HALF_D_PLUS_2 [6114] [] [] [] [] [6116,6117,6118,6119] CONDITIONAL_S
DISCARD 6119 [(0,1)] 0 [6114] [] [] [] [] [6116,6117,6118,6119] CONDITIONAL_S
IDLE 6120 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 6121 [(1,0)] D [] [] [] [] [] [] none
MERGE 6122 [(1,0),(0,0)] D [] [6124,6125,6126,6127] [] [] [((0,0),(1,0))] [] none
DISCARD 6123 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6124 [(1,0),(0,0)] D [6122] [] [] [] [((0,0),(1,0))] [6124,6125,6126,6127] CONDITIONAL_S
Y_MEAS 6125 [(1,0)] HALF_D_PLUS_2 [6122] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
IDLE 6126 [(0,0)] HALF_D_PLUS_2 [6122] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
DISCARD 6127 [(1,0)] 0 [6122] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
IDLE 6128 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 6129 [(0,1)] D [] [] [] [] [] [] none
MERGE 6130 [(0,1),(0,0)] D [] [6132,6133,6134,6135] [] [] [((0,0),(0,1))] [] none
DISCARD 6131 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6132 [(0,1),(0,0)] D [6130] [] [] [] [((0,0),(0,1))] [6132,6133,6134,6135] CONDITIONAL_S
Y_MEAS 6133 [(0,1)] HALF_D_PLUS_2 [6130] [] [] [] [] [6132,6133,6134,6135] CONDITIONAL_S
IDLE 6134 [(0,0)] HALF_D_PLUS_2 [6130] [] [] [] [] [6132,6133,6134,6135] CONDITIONAL_S
DISCARD 6135 [(0,1)] 0 [6130] [] [] [] [] [6132,6133,6134,6135] CONDITIONAL_S
IDLE 6136 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6137 [(1,0)] D [] [] [] [] [] [] none
MERGE 6138 [(1,0),(0,0)] D [] [6140,6141,6142,6143] [] [] [((0,0),(1,0))] [] none
DISCARD 6139 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6140 [(1,0),(0,0)] D [6138] [] [] [] [((0,0),(1,0))] [6140,6141,6142,6143] CONDITIONAL_S
Y_MEAS 6141 [(1,0)] HALF_D_PLUS_2 [6138] [] [] [] [] [6140,6141,6142,6143] CONDITIONAL_S
IDLE 6142 [(0,0)] HALF_D_PLUS_2 [6138] [] [] [] [] [6140,6141,6142,6143] CONDITIONAL_S
DISCARD 6143 [(1,0)] 0 [6138] [] [] [] [] [6140,6141,6142,6143] CONDITIONAL_S
IDLE 6144 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 6145 [(0,1)] D [] [] [] [] [] [] none
MERGE 6146 [(0,1),(0,0)] D [] [6148,6149,6150,6151] [] [] [((0,0),(0,1))] [] none
DISCARD 6147 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6148 [(0,1),(0,0)] D [6146] [] [] [] [((0,0),(0,1))] [6148,6149,6150,6151] CONDITIONAL_S
Y_MEAS 6149 [(0,1)] HALF_D_PLUS_2 [6146] [] [] [] [] [6148,6149,6150,6151] CONDITIONAL_S
IDLE 6150 [(0,0)] HALF_D_PLUS_2 [6146] [] [] [] [] [6148,6149,6150,6151] CONDITIONAL_S
DISCARD 6151 [(0,1)] 0 [6146] [] [] [] [] [6148,6149,6150,6151] CONDITIONAL_S
INJECT_T 6152 [(1,0)] D [] [] [] [] [] [] none
MERGE 6153 [(1,0),(0,0)] D [] [6155,6156,6157,6158] [] [] [((0,0),(1,0))] [] none
DISCARD 6154 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6155 [(1,0),(0,0)] D [6153] [] [] [] [((0,0),(1,0))] [6155,6156,6157,6158] CONDITIONAL_S
Y_MEAS 6156 [(1,0)] HALF_D_PLUS_2 [6153] [] [] [] [] [6155,6156,6157,6158] CONDITIONAL_S
IDLE 6157 [(0,0)] HALF_D_PLUS_2 [6153] [] [] [] [] [6155,6156,6157,6158] CONDITIONAL_S
DISCARD 6158 [(1,0)] 0 [6153] [] [] [] [] [6155,6156,6157,6158] CONDITIONAL_S
IDLE 6159 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 6160 [(0,1)] D [] [] [] [] [] [] none
MERGE 6161 [(0,1),(0,0)] D [] [6163,6164,6165,6166] [] [] [((0,0),(0,1))] [] none
DISCARD 6162 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6163 [(0,1),(0,0)] D [6161] [] [] [] [((0,0),(0,1))] [6163,6164,6165,6166] CONDITIONAL_S
Y_MEAS 6164 [(0,1)] HALF_D_PLUS_2 [6161] [] [] [] [] [6163,6164,6165,6166] CONDITIONAL_S
IDLE 6165 [(0,0)] HALF_D_PLUS_2 [6161] [] [] [] [] [6163,6164,6165,6166] CONDITIONAL_S
DISCARD 6166 [(0,1)] 0 [6161] [] [] [] [] [6163,6164,6165,6166] CONDITIONAL_S
IDLE 6167 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 6168 [(1,0)] D [] [] [] [] [] [] none
MERGE 6169 [(1,0),(0,0)] D [] [6171,6172,6173,6174] [] [] [((0,0),(1,0))] [] none
DISCARD 6170 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6171 [(1,0),(0,0)] D [6169] [] [] [] [((0,0),(1,0))] [6171,6172,6173,6174] CONDITIONAL_S
Y_MEAS 6172 [(1,0)] HALF_D_PLUS_2 [6169] [] [] [] [] [6171,6172,6173,6174] CONDITIONAL_S
IDLE 6173 [(0,0)] HALF_D_PLUS_2 [6169] [] [] [] [] [6171,6172,6173,6174] CONDITIONAL_S
DISCARD 6174 [(1,0)] 0 [6169] [] [] [] [] [6171,6172,6173,6174] CONDITIONAL_S
IDLE 6175 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 6176 [(0,1)] D [] [] [] [] [] [] none
MERGE 6177 [(0,1),(0,0)] D [] [6179,6180,6181,6182] [] [] [((0,0),(0,1))] [] none
DISCARD 6178 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6179 [(0,1),(0,0)] D [6177] [] [] [] [((0,0),(0,1))] [6179,6180,6181,6182] CONDITIONAL_S
Y_MEAS 6180 [(0,1)] HALF_D_PLUS_2 [6177] [] [] [] [] [6179,6180,6181,6182] CONDITIONAL_S
IDLE 6181 [(0,0)] HALF_D_PLUS_2 [6177] [] [] [] [] [6179,6180,6181,6182] CONDITIONAL_S
DISCARD 6182 [(0,1)] 0 [6177] [] [] [] [] [6179,6180,6181,6182] CONDITIONAL_S
IDLE 6183 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 6184 [(1,0)] D [] [] [] [] [] [] none
MERGE 6185 [(1,0),(0,0)] D [] [6187,6188,6189,6190] [] [] [((0,0),(1,0))] [] none
DISCARD 6186 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6187 [(1,0),(0,0)] D [6185] [] [] [] [((0,0),(1,0))] [6187,6188,6189,6190] CONDITIONAL_S
Y_MEAS 6188 [(1,0)] HALF_D_PLUS_2 [6185] [] [] [] [] [6187,6188,6189,6190] CONDITIONAL_S
IDLE 6189 [(0,0)] HALF_D_PLUS_2 [6185] [] [] [] [] [6187,6188,6189,6190] CONDITIONAL_S
DISCARD 6190 [(1,0)] 0 [6185] [] [] [] [] [6187,6188,6189,6190] CONDITIONAL_S
IDLE 6191 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 6192 [(0,1)] D [] [] [] [] [] [] none
MERGE 6193 [(0,1),(0,0)] D [] [6195,6196,6197,6198] [] [] [((0,0),(0,1))] [] none
DISCARD 6194 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6195 [(0,1),(0,0)] D [6193] [] [] [] [((0,0),(0,1))] [6195,6196,6197,6198] CONDITIONAL_S
Y_MEAS 6196 [(0,1)] HALF_D_PLUS_2 [6193] [] [] [] [] [6195,6196,6197,6198] CONDITIONAL_S
IDLE 6197 [(0,0)] HALF_D_PLUS_2 [6193] [] [] [] [] [6195,6196,6197,6198] CONDITIONAL_S
DISCARD 6198 [(0,1)] 0 [6193] [] [] [] [] [6195,6196,6197,6198] CONDITIONAL_S
IDLE 6199 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 6200 [(1,0)] D [] [] [] [] [] [] none
MERGE 6201 [(1,0),(0,0)] D [] [6203,6204,6205,6206] [] [] [((0,0),(1,0))] [] none
DISCARD 6202 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6203 [(1,0),(0,0)] D [6201] [] [] [] [((0,0),(1,0))] [6203,6204,6205,6206] CONDITIONAL_S
Y_MEAS 6204 [(1,0)] HALF_D_PLUS_2 [6201] [] [] [] [] [6203,6204,6205,6206] CONDITIONAL_S
IDLE 6205 [(0,0)] HALF_D_PLUS_2 [6201] [] [] [] [] [6203,6204,6205,6206] CONDITIONAL_S
DISCARD 6206 [(1,0)] 0 [6201] [] [] [] [] [6203,6204,6205,6206] CONDITIONAL_S
IDLE 6207 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6208 [(0,1)] D [] [] [] [] [] [] none
MERGE 6209 [(0,1),(0,0)] D [] [6211,6212,6213,6214] [] [] [((0,0),(0,1))] [] none
DISCARD 6210 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6211 [(0,1),(0,0)] D [6209] [] [] [] [((0,0),(0,1))] [6211,6212,6213,6214] CONDITIONAL_S
Y_MEAS 6212 [(0,1)] HALF_D_PLUS_2 [6209] [] [] [] [] [6211,6212,6213,6214] CONDITIONAL_S
IDLE 6213 [(0,0)] HALF_D_PLUS_2 [6209] [] [] [] [] [6211,6212,6213,6214] CONDITIONAL_S
DISCARD 6214 [(0,1)] 0 [6209] [] [] [] [] [6211,6212,6213,6214] CONDITIONAL_S
IDLE 6215 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 6216 [(1,0)] D [] [] [] [] [] [] none
MERGE 6217 [(1,0),(0,0)] D [] [6219,6220,6221,6222] [] [] [((0,0),(1,0))] [] none
DISCARD 6218 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6219 [(1,0),(0,0)] D [6217] [] [] [] [((0,0),(1,0))] [6219,6220,6221,6222] CONDITIONAL_S
Y_MEAS 6220 [(1,0)] HALF_D_PLUS_2 [6217] [] [] [] [] [6219,6220,6221,6222] CONDITIONAL_S
IDLE 6221 [(0,0)] HALF_D_PLUS_2 [6217] [] [] [] [] [6219,6220,6221,6222] CONDITIONAL_S
DISCARD 6222 [(1,0)] 0 [6217] [] [] [] [] [6219,6220,6221,6222] CONDITIONAL_S
IDLE 6223 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 6224 [(0,1)] D [] [] [] [] [] [] none
MERGE 6225 [(0,1),(0,0)] D [] [6227,6228,6229,6230] [] [] [((0,0),(0,1))] [] none
DISCARD 6226 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6227 [(0,1),(0,0)] D [6225] [] [] [] [((0,0),(0,1))] [6227,6228,6229,6230] CONDITIONAL_S
Y_MEAS 6228 [(0,1)] HALF_D_PLUS_2 [6225] [] [] [] [] [6227,6228,6229,6230] CONDITIONAL_S
IDLE 6229 [(0,0)] HALF_D_PLUS_2 [6225] [] [] [] [] [6227,6228,6229,6230] CONDITIONAL_S
DISCARD 6230 [(0,1)] 0 [6225] [] [] [] [] [6227,6228,6229,6230] CONDITIONAL_S
IDLE 6231 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 6232 [(1,0)] D [] [] [] [] [] [] none
MERGE 6233 [(1,0),(0,0)] D [] [6235,6236,6237,6238] [] [] [((0,0),(1,0))] [] none
DISCARD 6234 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6235 [(1,0),(0,0)] D [6233] [] [] [] [((0,0),(1,0))] [6235,6236,6237,6238] CONDITIONAL_S
Y_MEAS 6236 [(1,0)] HALF_D_PLUS_2 [6233] [] [] [] [] [6235,6236,6237,6238] CONDITIONAL_S
IDLE 6237 [(0,0)] HALF_D_PLUS_2 [6233] [] [] [] [] [6235,6236,6237,6238] CONDITIONAL_S
DISCARD 6238 [(1,0)] 0 [6233] [] [] [] [] [6235,6236,6237,6238] CONDITIONAL_S
IDLE 6239 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 6240 [(0,1)] D [] [] [] [] [] [] none
MERGE 6241 [(0,1),(0,0)] D [] [6243,6244,6245,6246] [] [] [((0,0),(0,1))] [] none
DISCARD 6242 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6243 [(0,1),(0,0)] D [6241] [] [] [] [((0,0),(0,1))] [6243,6244,6245,6246] CONDITIONAL_S
Y_MEAS 6244 [(0,1)] HALF_D_PLUS_2 [6241] [] [] [] [] [6243,6244,6245,6246] CONDITIONAL_S
IDLE 6245 [(0,0)] HALF_D_PLUS_2 [6241] [] [] [] [] [6243,6244,6245,6246] CONDITIONAL_S
DISCARD 6246 [(0,1)] 0 [6241] [] [] [] [] [6243,6244,6245,6246] CONDITIONAL_S
IDLE 6247 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 6248 [(1,0)] D [] [] [] [] [] [] none
MERGE 6249 [(1,0),(0,0)] D [] [6251,6252,6253,6254] [] [] [((0,0),(1,0))] [] none
DISCARD 6250 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6251 [(1,0),(0,0)] D [6249] [] [] [] [((0,0),(1,0))] [6251,6252,6253,6254] CONDITIONAL_S
Y_MEAS 6252 [(1,0)] HALF_D_PLUS_2 [6249] [] [] [] [] [6251,6252,6253,6254] CONDITIONAL_S
IDLE 6253 [(0,0)] HALF_D_PLUS_2 [6249] [] [] [] [] [6251,6252,6253,6254] CONDITIONAL_S
DISCARD 6254 [(1,0)] 0 [6249] [] [] [] [] [6251,6252,6253,6254] CONDITIONAL_S
IDLE 6255 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 6256 [(0,1)] D [] [] [] [] [] [] none
MERGE 6257 [(0,1),(0,0)] D [] [6259,6260,6261,6262] [] [] [((0,0),(0,1))] [] none
DISCARD 6258 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6259 [(0,1),(0,0)] D [6257] [] [] [] [((0,0),(0,1))] [6259,6260,6261,6262] CONDITIONAL_S
Y_MEAS 6260 [(0,1)] HALF_D_PLUS_2 [6257] [] [] [] [] [6259,6260,6261,6262] CONDITIONAL_S
IDLE 6261 [(0,0)] HALF_D_PLUS_2 [6257] [] [] [] [] [6259,6260,6261,6262] CONDITIONAL_S
DISCARD 6262 [(0,1)] 0 [6257] [] [] [] [] [6259,6260,6261,6262] CONDITIONAL_S
IDLE 6263 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6264 [(1,0)] D [] [] [] [] [] [] none
MERGE 6265 [(1,0),(0,0)] D [] [6267,6268,6269,6270] [] [] [((0,0),(1,0))] [] none
DISCARD 6266 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6267 [(1,0),(0,0)] D [6265] [] [] [] [((0,0),(1,0))] [6267,6268,6269,6270] CONDITIONAL_S
Y_MEAS 6268 [(1,0)] HALF_D_PLUS_2 [6265] [] [] [] [] [6267,6268,6269,6270] CONDITIONAL_S
IDLE 6269 [(0,0)] HALF_D_PLUS_2 [6265] [] [] [] [] [6267,6268,6269,6270] CONDITIONAL_S
DISCARD 6270 [(1,0)] 0 [6265] [] [] [] [] [6267,6268,6269,6270] CONDITIONAL_S
IDLE 6271 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 6272 [(0,1)] D [] [] [] [] [] [] none
MERGE 6273 [(0,1),(0,0)] D [] [6275,6276,6277,6278] [] [] [((0,0),(0,1))] [] none
DISCARD 6274 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6275 [(0,1),(0,0)] D [6273] [] [] [] [((0,0),(0,1))] [6275,6276,6277,6278] CONDITIONAL_S
Y_MEAS 6276 [(0,1)] HALF_D_PLUS_2 [6273] [] [] [] [] [6275,6276,6277,6278] CONDITIONAL_S
IDLE 6277 [(0,0)] HALF_D_PLUS_2 [6273] [] [] [] [] [6275,6276,6277,6278] CONDITIONAL_S
DISCARD 6278 [(0,1)] 0 [6273] [] [] [] [] [6275,6276,6277,6278] CONDITIONAL_S
IDLE 6279 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 6280 [(1,0)] D [] [] [] [] [] [] none
MERGE 6281 [(1,0),(0,0)] D [] [6283,6284,6285,6286] [] [] [((0,0),(1,0))] [] none
DISCARD 6282 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6283 [(1,0),(0,0)] D [6281] [] [] [] [((0,0),(1,0))] [6283,6284,6285,6286] CONDITIONAL_S
Y_MEAS 6284 [(1,0)] HALF_D_PLUS_2 [6281] [] [] [] [] [6283,6284,6285,6286] CONDITIONAL_S
IDLE 6285 [(0,0)] HALF_D_PLUS_2 [6281] [] [] [] [] [6283,6284,6285,6286] CONDITIONAL_S
DISCARD 6286 [(1,0)] 0 [6281] [] [] [] [] [6283,6284,6285,6286] CONDITIONAL_S
IDLE 6287 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 6288 [(0,1)] D [] [] [] [] [] [] none
MERGE 6289 [(0,1),(0,0)] D [] [6291,6292,6293,6294] [] [] [((0,0),(0,1))] [] none
DISCARD 6290 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6291 [(0,1),(0,0)] D [6289] [] [] [] [((0,0),(0,1))] [6291,6292,6293,6294] CONDITIONAL_S
Y_MEAS 6292 [(0,1)] HALF_D_PLUS_2 [6289] [] [] [] [] [6291,6292,6293,6294] CONDITIONAL_S
IDLE 6293 [(0,0)] HALF_D_PLUS_2 [6289] [] [] [] [] [6291,6292,6293,6294] CONDITIONAL_S
DISCARD 6294 [(0,1)] 0 [6289] [] [] [] [] [6291,6292,6293,6294] CONDITIONAL_S
IDLE 6295 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 6296 [(1,0)] D [] [] [] [] [] [] none
MERGE 6297 [(1,0),(0,0)] D [] [6299,6300,6301,6302] [] [] [((0,0),(1,0))] [] none
DISCARD 6298 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6299 [(1,0),(0,0)] D [6297] [] [] [] [((0,0),(1,0))] [6299,6300,6301,6302] CONDITIONAL_S
Y_MEAS 6300 [(1,0)] HALF_D_PLUS_2 [6297] [] [] [] [] [6299,6300,6301,6302] CONDITIONAL_S
IDLE 6301 [(0,0)] HALF_D_PLUS_2 [6297] [] [] [] [] [6299,6300,6301,6302] CONDITIONAL_S
DISCARD 6302 [(1,0)] 0 [6297] [] [] [] [] [6299,6300,6301,6302] CONDITIONAL_S
IDLE 6303 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 6304 [(0,1)] D [] [] [] [] [] [] none
MERGE 6305 [(0,1),(0,0)] D [] [6307,6308,6309,6310] [] [] [((0,0),(0,1))] [] none
DISCARD 6306 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6307 [(0,1),(0,0)] D [6305] [] [] [] [((0,0),(0,1))] [6307,6308,6309,6310] CONDITIONAL_S
Y_MEAS 6308 [(0,1)] HALF_D_PLUS_2 [6305] [] [] [] [] [6307,6308,6309,6310] CONDITIONAL_S
IDLE 6309 [(0,0)] HALF_D_PLUS_2 [6305] [] [] [] [] [6307,6308,6309,6310] CONDITIONAL_S
DISCARD 6310 [(0,1)] 0 [6305] [] [] [] [] [6307,6308,6309,6310] CONDITIONAL_S
IDLE 6311 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 6312 [(1,0)] D [] [] [] [] [] [] none
MERGE 6313 [(1,0),(0,0)] D [] [6315,6316,6317,6318] [] [] [((0,0),(1,0))] [] none
DISCARD 6314 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6315 [(1,0),(0,0)] D [6313] [] [] [] [((0,0),(1,0))] [6315,6316,6317,6318] CONDITIONAL_S
Y_MEAS 6316 [(1,0)] HALF_D_PLUS_2 [6313] [] [] [] [] [6315,6316,6317,6318] CONDITIONAL_S
IDLE 6317 [(0,0)] HALF_D_PLUS_2 [6313] [] [] [] [] [6315,6316,6317,6318] CONDITIONAL_S
DISCARD 6318 [(1,0)] 0 [6313] [] [] [] [] [6315,6316,6317,6318] CONDITIONAL_S
IDLE 6319 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 6320 [(0,1)] D [] [] [] [] [] [] none
MERGE 6321 [(0,1),(0,0)] D [] [6323,6324,6325,6326] [] [] [((0,0),(0,1))] [] none
DISCARD 6322 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6323 [(0,1),(0,0)] D [6321] [] [] [] [((0,0),(0,1))] [6323,6324,6325,6326] CONDITIONAL_S
Y_MEAS 6324 [(0,1)] HALF_D_PLUS_2 [6321] [] [] [] [] [6323,6324,6325,6326] CONDITIONAL_S
IDLE 6325 [(0,0)] HALF_D_PLUS_2 [6321] [] [] [] [] [6323,6324,6325,6326] CONDITIONAL_S
DISCARD 6326 [(0,1)] 0 [6321] [] [] [] [] [6323,6324,6325,6326] CONDITIONAL_S
IDLE 6327 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 6328 [(1,0)] D [] [] [] [] [] [] none
MERGE 6329 [(1,0),(0,0)] D [] [6331,6332,6333,6334] [] [] [((0,0),(1,0))] [] none
DISCARD 6330 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6331 [(1,0),(0,0)] D [6329] [] [] [] [((0,0),(1,0))] [6331,6332,6333,6334] CONDITIONAL_S
Y_MEAS 6332 [(1,0)] HALF_D_PLUS_2 [6329] [] [] [] [] [6331,6332,6333,6334] CONDITIONAL_S
IDLE 6333 [(0,0)] HALF_D_PLUS_2 [6329] [] [] [] [] [6331,6332,6333,6334] CONDITIONAL_S
DISCARD 6334 [(1,0)] 0 [6329] [] [] [] [] [6331,6332,6333,6334] CONDITIONAL_S
IDLE 6335 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 6336 [(0,1)] D [] [] [] [] [] [] none
MERGE 6337 [(0,1),(0,0)] D [] [6339,6340,6341,6342] [] [] [((0,0),(0,1))] [] none
DISCARD 6338 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6339 [(0,1),(0,0)] D [6337] [] [] [] [((0,0),(0,1))] [6339,6340,6341,6342] CONDITIONAL_S
Y_MEAS 6340 [(0,1)] HALF_D_PLUS_2 [6337] [] [] [] [] [6339,6340,6341,6342] CONDITIONAL_S
IDLE 6341 [(0,0)] HALF_D_PLUS_2 [6337] [] [] [] [] [6339,6340,6341,6342] CONDITIONAL_S
DISCARD 6342 [(0,1)] 0 [6337] [] [] [] [] [6339,6340,6341,6342] CONDITIONAL_S
IDLE 6343 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 6344 [(1,0)] D [] [] [] [] [] [] none
MERGE 6345 [(1,0),(0,0)] D [] [6347,6348,6349,6350] [] [] [((0,0),(1,0))] [] none
DISCARD 6346 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6347 [(1,0),(0,0)] D [6345] [] [] [] [((0,0),(1,0))] [6347,6348,6349,6350] CONDITIONAL_S
Y_MEAS 6348 [(1,0)] HALF_D_PLUS_2 [6345] [] [] [] [] [6347,6348,6349,6350] CONDITIONAL_S
IDLE 6349 [(0,0)] HALF_D_PLUS_2 [6345] [] [] [] [] [6347,6348,6349,6350] CONDITIONAL_S
DISCARD 6350 [(1,0)] 0 [6345] [] [] [] [] [6347,6348,6349,6350] CONDITIONAL_S
IDLE 6351 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 6352 [(0,1)] D [] [] [] [] [] [] none
MERGE 6353 [(0,1),(0,0)] D [] [6355,6356,6357,6358] [] [] [((0,0),(0,1))] [] none
DISCARD 6354 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6355 [(0,1),(0,0)] D [6353] [] [] [] [((0,0),(0,1))] [6355,6356,6357,6358] CONDITIONAL_S
Y_MEAS 6356 [(0,1)] HALF_D_PLUS_2 [6353] [] [] [] [] [6355,6356,6357,6358] CONDITIONAL_S
IDLE 6357 [(0,0)] HALF_D_PLUS_2 [6353] [] [] [] [] [6355,6356,6357,6358] CONDITIONAL_S
DISCARD 6358 [(0,1)] 0 [6353] [] [] [] [] [6355,6356,6357,6358] CONDITIONAL_S
IDLE 6359 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 6360 [(1,0)] D [] [] [] [] [] [] none
MERGE 6361 [(1,0),(0,0)] D [] [6363,6364,6365,6366] [] [] [((0,0),(1,0))] [] none
DISCARD 6362 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6363 [(1,0),(0,0)] D [6361] [] [] [] [((0,0),(1,0))] [6363,6364,6365,6366] CONDITIONAL_S
Y_MEAS 6364 [(1,0)] HALF_D_PLUS_2 [6361] [] [] [] [] [6363,6364,6365,6366] CONDITIONAL_S
IDLE 6365 [(0,0)] HALF_D_PLUS_2 [6361] [] [] [] [] [6363,6364,6365,6366] CONDITIONAL_S
DISCARD 6366 [(1,0)] 0 [6361] [] [] [] [] [6363,6364,6365,6366] CONDITIONAL_S
IDLE 6367 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 6368 [(0,1)] D [] [] [] [] [] [] none
MERGE 6369 [(0,1),(0,0)] D [] [6371,6372,6373,6374] [] [] [((0,0),(0,1))] [] none
DISCARD 6370 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6371 [(0,1),(0,0)] D [6369] [] [] [] [((0,0),(0,1))] [6371,6372,6373,6374] CONDITIONAL_S
Y_MEAS 6372 [(0,1)] HALF_D_PLUS_2 [6369] [] [] [] [] [6371,6372,6373,6374] CONDITIONAL_S
IDLE 6373 [(0,0)] HALF_D_PLUS_2 [6369] [] [] [] [] [6371,6372,6373,6374] CONDITIONAL_S
DISCARD 6374 [(0,1)] 0 [6369] [] [] [] [] [6371,6372,6373,6374] CONDITIONAL_S
IDLE 6375 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 6376 [(1,0)] D [] [] [] [] [] [] none
MERGE 6377 [(1,0),(0,0)] D [] [6379,6380,6381,6382] [] [] [((0,0),(1,0))] [] none
DISCARD 6378 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6379 [(1,0),(0,0)] D [6377] [] [] [] [((0,0),(1,0))] [6379,6380,6381,6382] CONDITIONAL_S
Y_MEAS 6380 [(1,0)] HALF_D_PLUS_2 [6377] [] [] [] [] [6379,6380,6381,6382] CONDITIONAL_S
IDLE 6381 [(0,0)] HALF_D_PLUS_2 [6377] [] [] [] [] [6379,6380,6381,6382] CONDITIONAL_S
DISCARD 6382 [(1,0)] 0 [6377] [] [] [] [] [6379,6380,6381,6382] CONDITIONAL_S
IDLE 6383 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 6384 [(0,1)] D [] [] [] [] [] [] none
MERGE 6385 [(0,1),(0,0)] D [] [6387,6388,6389,6390] [] [] [((0,0),(0,1))] [] none
DISCARD 6386 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6387 [(0,1),(0,0)] D [6385] [] [] [] [((0,0),(0,1))] [6387,6388,6389,6390] CONDITIONAL_S
Y_MEAS 6388 [(0,1)] HALF_D_PLUS_2 [6385] [] [] [] [] [6387,6388,6389,6390] CONDITIONAL_S
IDLE 6389 [(0,0)] HALF_D_PLUS_2 [6385] [] [] [] [] [6387,6388,6389,6390] CONDITIONAL_S
DISCARD 6390 [(0,1)] 0 [6385] [] [] [] [] [6387,6388,6389,6390] CONDITIONAL_S
IDLE 6391 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6392 [(1,0)] D [] [] [] [] [] [] none
MERGE 6393 [(1,0),(0,0)] D [] [6395,6396,6397,6398] [] [] [((0,0),(1,0))] [] none
DISCARD 6394 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6395 [(1,0),(0,0)] D [6393] [] [] [] [((0,0),(1,0))] [6395,6396,6397,6398] CONDITIONAL_S
Y_MEAS 6396 [(1,0)] HALF_D_PLUS_2 [6393] [] [] [] [] [6395,6396,6397,6398] CONDITIONAL_S
IDLE 6397 [(0,0)] HALF_D_PLUS_2 [6393] [] [] [] [] [6395,6396,6397,6398] CONDITIONAL_S
DISCARD 6398 [(1,0)] 0 [6393] [] [] [] [] [6395,6396,6397,6398] CONDITIONAL_S
IDLE 6399 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 6400 [(0,1)] D [] [] [] [] [] [] none
MERGE 6401 [(0,1),(0,0)] D [] [6403,6404,6405,6406] [] [] [((0,0),(0,1))] [] none
DISCARD 6402 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6403 [(0,1),(0,0)] D [6401] [] [] [] [((0,0),(0,1))] [6403,6404,6405,6406] CONDITIONAL_S
Y_MEAS 6404 [(0,1)] HALF_D_PLUS_2 [6401] [] [] [] [] [6403,6404,6405,6406] CONDITIONAL_S
IDLE 6405 [(0,0)] HALF_D_PLUS_2 [6401] [] [] [] [] [6403,6404,6405,6406] CONDITIONAL_S
DISCARD 6406 [(0,1)] 0 [6401] [] [] [] [] [6403,6404,6405,6406] CONDITIONAL_S
IDLE 6407 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 6408 [(1,0)] D [] [] [] [] [] [] none
MERGE 6409 [(1,0),(0,0)] D [] [6411,6412,6413,6414] [] [] [((0,0),(1,0))] [] none
DISCARD 6410 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6411 [(1,0),(0,0)] D [6409] [] [] [] [((0,0),(1,0))] [6411,6412,6413,6414] CONDITIONAL_S
Y_MEAS 6412 [(1,0)] HALF_D_PLUS_2 [6409] [] [] [] [] [6411,6412,6413,6414] CONDITIONAL_S
IDLE 6413 [(0,0)] HALF_D_PLUS_2 [6409] [] [] [] [] [6411,6412,6413,6414] CONDITIONAL_S
DISCARD 6414 [(1,0)] 0 [6409] [] [] [] [] [6411,6412,6413,6414] CONDITIONAL_S
IDLE 6415 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 6416 [(0,1)] D [] [] [] [] [] [] none
MERGE 6417 [(0,1),(0,0)] D [] [6419,6420,6421,6422] [] [] [((0,0),(0,1))] [] none
DISCARD 6418 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6419 [(0,1),(0,0)] D [6417] [] [] [] [((0,0),(0,1))] [6419,6420,6421,6422] CONDITIONAL_S
Y_MEAS 6420 [(0,1)] HALF_D_PLUS_2 [6417] [] [] [] [] [6419,6420,6421,6422] CONDITIONAL_S
IDLE 6421 [(0,0)] HALF_D_PLUS_2 [6417] [] [] [] [] [6419,6420,6421,6422] CONDITIONAL_S
DISCARD 6422 [(0,1)] 0 [6417] [] [] [] [] [6419,6420,6421,6422] CONDITIONAL_S
IDLE 6423 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 6424 [(1,0)] D [] [] [] [] [] [] none
MERGE 6425 [(1,0),(0,0)] D [] [6427,6428,6429,6430] [] [] [((0,0),(1,0))] [] none
DISCARD 6426 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6427 [(1,0),(0,0)] D [6425] [] [] [] [((0,0),(1,0))] [6427,6428,6429,6430] CONDITIONAL_S
Y_MEAS 6428 [(1,0)] HALF_D_PLUS_2 [6425] [] [] [] [] [6427,6428,6429,6430] CONDITIONAL_S
IDLE 6429 [(0,0)] HALF_D_PLUS_2 [6425] [] [] [] [] [6427,6428,6429,6430] CONDITIONAL_S
DISCARD 6430 [(1,0)] 0 [6425] [] [] [] [] [6427,6428,6429,6430] CONDITIONAL_S
IDLE 6431 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 6432 [(0,1)] D [] [] [] [] [] [] none
MERGE 6433 [(0,1),(0,0)] D [] [6435,6436,6437,6438] [] [] [((0,0),(0,1))] [] none
DISCARD 6434 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6435 [(0,1),(0,0)] D [6433] [] [] [] [((0,0),(0,1))] [6435,6436,6437,6438] CONDITIONAL_S
Y_MEAS 6436 [(0,1)] HALF_D_PLUS_2 [6433] [] [] [] [] [6435,6436,6437,6438] CONDITIONAL_S
IDLE 6437 [(0,0)] HALF_D_PLUS_2 [6433] [] [] [] [] [6435,6436,6437,6438] CONDITIONAL_S
DISCARD 6438 [(0,1)] 0 [6433] [] [] [] [] [6435,6436,6437,6438] CONDITIONAL_S
IDLE 6439 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 6440 [(1,0)] D [] [] [] [] [] [] none
MERGE 6441 [(1,0),(0,0)] D [] [6443,6444,6445,6446] [] [] [((0,0),(1,0))] [] none
DISCARD 6442 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6443 [(1,0),(0,0)] D [6441] [] [] [] [((0,0),(1,0))] [6443,6444,6445,6446] CONDITIONAL_S
Y_MEAS 6444 [(1,0)] HALF_D_PLUS_2 [6441] [] [] [] [] [6443,6444,6445,6446] CONDITIONAL_S
IDLE 6445 [(0,0)] HALF_D_PLUS_2 [6441] [] [] [] [] [6443,6444,6445,6446] CONDITIONAL_S
DISCARD 6446 [(1,0)] 0 [6441] [] [] [] [] [6443,6444,6445,6446] CONDITIONAL_S
IDLE 6447 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6448 [(0,1)] D [] [] [] [] [] [] none
MERGE 6449 [(0,1),(0,0)] D [] [6451,6452,6453,6454] [] [] [((0,0),(0,1))] [] none
DISCARD 6450 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6451 [(0,1),(0,0)] D [6449] [] [] [] [((0,0),(0,1))] [6451,6452,6453,6454] CONDITIONAL_S
Y_MEAS 6452 [(0,1)] HALF_D_PLUS_2 [6449] [] [] [] [] [6451,6452,6453,6454] CONDITIONAL_S
IDLE 6453 [(0,0)] HALF_D_PLUS_2 [6449] [] [] [] [] [6451,6452,6453,6454] CONDITIONAL_S
DISCARD 6454 [(0,1)] 0 [6449] [] [] [] [] [6451,6452,6453,6454] CONDITIONAL_S
IDLE 6455 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 6456 [(1,0)] D [] [] [] [] [] [] none
MERGE 6457 [(1,0),(0,0)] D [] [6459,6460,6461,6462] [] [] [((0,0),(1,0))] [] none
DISCARD 6458 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6459 [(1,0),(0,0)] D [6457] [] [] [] [((0,0),(1,0))] [6459,6460,6461,6462] CONDITIONAL_S
Y_MEAS 6460 [(1,0)] HALF_D_PLUS_2 [6457] [] [] [] [] [6459,6460,6461,6462] CONDITIONAL_S
IDLE 6461 [(0,0)] HALF_D_PLUS_2 [6457] [] [] [] [] [6459,6460,6461,6462] CONDITIONAL_S
DISCARD 6462 [(1,0)] 0 [6457] [] [] [] [] [6459,6460,6461,6462] CONDITIONAL_S
IDLE 6463 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 6464 [(0,1)] D [] [] [] [] [] [] none
MERGE 6465 [(0,1),(0,0)] D [] [6467,6468,6469,6470] [] [] [((0,0),(0,1))] [] none
DISCARD 6466 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6467 [(0,1),(0,0)] D [6465] [] [] [] [((0,0),(0,1))] [6467,6468,6469,6470] CONDITIONAL_S
Y_MEAS 6468 [(0,1)] HALF_D_PLUS_2 [6465] [] [] [] [] [6467,6468,6469,6470] CONDITIONAL_S
IDLE 6469 [(0,0)] HALF_D_PLUS_2 [6465] [] [] [] [] [6467,6468,6469,6470] CONDITIONAL_S
DISCARD 6470 [(0,1)] 0 [6465] [] [] [] [] [6467,6468,6469,6470] CONDITIONAL_S
IDLE 6471 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 6472 [(1,0)] D [] [] [] [] [] [] none
MERGE 6473 [(1,0),(0,0)] D [] [6475,6476,6477,6478] [] [] [((0,0),(1,0))] [] none
DISCARD 6474 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6475 [(1,0),(0,0)] D [6473] [] [] [] [((0,0),(1,0))] [6475,6476,6477,6478] CONDITIONAL_S
Y_MEAS 6476 [(1,0)] HALF_D_PLUS_2 [6473] [] [] [] [] [6475,6476,6477,6478] CONDITIONAL_S
IDLE 6477 [(0,0)] HALF_D_PLUS_2 [6473] [] [] [] [] [6475,6476,6477,6478] CONDITIONAL_S
DISCARD 6478 [(1,0)] 0 [6473] [] [] [] [] [6475,6476,6477,6478] CONDITIONAL_S
IDLE 6479 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 6480 [(0,1)] D [] [] [] [] [] [] none
MERGE 6481 [(0,1),(0,0)] D [] [6483,6484,6485,6486] [] [] [((0,0),(0,1))] [] none
DISCARD 6482 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6483 [(0,1),(0,0)] D [6481] [] [] [] [((0,0),(0,1))] [6483,6484,6485,6486] CONDITIONAL_S
Y_MEAS 6484 [(0,1)] HALF_D_PLUS_2 [6481] [] [] [] [] [6483,6484,6485,6486] CONDITIONAL_S
IDLE 6485 [(0,0)] HALF_D_PLUS_2 [6481] [] [] [] [] [6483,6484,6485,6486] CONDITIONAL_S
DISCARD 6486 [(0,1)] 0 [6481] [] [] [] [] [6483,6484,6485,6486] CONDITIONAL_S
IDLE 6487 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 6488 [(1,0)] D [] [] [] [] [] [] none
MERGE 6489 [(1,0),(0,0)] D [] [6491,6492,6493,6494] [] [] [((0,0),(1,0))] [] none
DISCARD 6490 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6491 [(1,0),(0,0)] D [6489] [] [] [] [((0,0),(1,0))] [6491,6492,6493,6494] CONDITIONAL_S
Y_MEAS 6492 [(1,0)] HALF_D_PLUS_2 [6489] [] [] [] [] [6491,6492,6493,6494] CONDITIONAL_S
IDLE 6493 [(0,0)] HALF_D_PLUS_2 [6489] [] [] [] [] [6491,6492,6493,6494] CONDITIONAL_S
DISCARD 6494 [(1,0)] 0 [6489] [] [] [] [] [6491,6492,6493,6494] CONDITIONAL_S
IDLE 6495 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 6496 [(0,1)] D [] [] [] [] [] [] none
MERGE 6497 [(0,1),(0,0)] D [] [6499,6500,6501,6502] [] [] [((0,0),(0,1))] [] none
DISCARD 6498 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6499 [(0,1),(0,0)] D [6497] [] [] [] [((0,0),(0,1))] [6499,6500,6501,6502] CONDITIONAL_S
Y_MEAS 6500 [(0,1)] HALF_D_PLUS_2 [6497] [] [] [] [] [6499,6500,6501,6502] CONDITIONAL_S
IDLE 6501 [(0,0)] HALF_D_PLUS_2 [6497] [] [] [] [] [6499,6500,6501,6502] CONDITIONAL_S
DISCARD 6502 [(0,1)] 0 [6497] [] [] [] [] [6499,6500,6501,6502] CONDITIONAL_S
IDLE 6503 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 6504 [(1,0)] D [] [] [] [] [] [] none
MERGE 6505 [(1,0),(0,0)] D [] [6507,6508,6509,6510] [] [] [((0,0),(1,0))] [] none
DISCARD 6506 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6507 [(1,0),(0,0)] D [6505] [] [] [] [((0,0),(1,0))] [6507,6508,6509,6510] CONDITIONAL_S
Y_MEAS 6508 [(1,0)] HALF_D_PLUS_2 [6505] [] [] [] [] [6507,6508,6509,6510] CONDITIONAL_S
IDLE 6509 [(0,0)] HALF_D_PLUS_2 [6505] [] [] [] [] [6507,6508,6509,6510] CONDITIONAL_S
DISCARD 6510 [(1,0)] 0 [6505] [] [] [] [] [6507,6508,6509,6510] CONDITIONAL_S
IDLE 6511 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 6512 [(0,1)] D [] [] [] [] [] [] none
MERGE 6513 [(0,1),(0,0)] D [] [6515,6516,6517,6518] [] [] [((0,0),(0,1))] [] none
DISCARD 6514 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6515 [(0,1),(0,0)] D [6513] [] [] [] [((0,0),(0,1))] [6515,6516,6517,6518] CONDITIONAL_S
Y_MEAS 6516 [(0,1)] HALF_D_PLUS_2 [6513] [] [] [] [] [6515,6516,6517,6518] CONDITIONAL_S
IDLE 6517 [(0,0)] HALF_D_PLUS_2 [6513] [] [] [] [] [6515,6516,6517,6518] CONDITIONAL_S
DISCARD 6518 [(0,1)] 0 [6513] [] [] [] [] [6515,6516,6517,6518] CONDITIONAL_S
IDLE 6519 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 6520 [(1,0)] D [] [] [] [] [] [] none
MERGE 6521 [(1,0),(0,0)] D [] [6523,6524,6525,6526] [] [] [((0,0),(1,0))] [] none
DISCARD 6522 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6523 [(1,0),(0,0)] D [6521] [] [] [] [((0,0),(1,0))] [6523,6524,6525,6526] CONDITIONAL_S
Y_MEAS 6524 [(1,0)] HALF_D_PLUS_2 [6521] [] [] [] [] [6523,6524,6525,6526] CONDITIONAL_S
IDLE 6525 [(0,0)] HALF_D_PLUS_2 [6521] [] [] [] [] [6523,6524,6525,6526] CONDITIONAL_S
DISCARD 6526 [(1,0)] 0 [6521] [] [] [] [] [6523,6524,6525,6526] CONDITIONAL_S
IDLE 6527 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 6528 [(0,1)] D [] [] [] [] [] [] none
MERGE 6529 [(0,1),(0,0)] D [] [6531,6532,6533,6534] [] [] [((0,0),(0,1))] [] none
DISCARD 6530 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6531 [(0,1),(0,0)] D [6529] [] [] [] [((0,0),(0,1))] [6531,6532,6533,6534] CONDITIONAL_S
Y_MEAS 6532 [(0,1)] HALF_D_PLUS_2 [6529] [] [] [] [] [6531,6532,6533,6534] CONDITIONAL_S
IDLE 6533 [(0,0)] HALF_D_PLUS_2 [6529] [] [] [] [] [6531,6532,6533,6534] CONDITIONAL_S
DISCARD 6534 [(0,1)] 0 [6529] [] [] [] [] [6531,6532,6533,6534] CONDITIONAL_S
IDLE 6535 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 6536 [(1,0)] D [] [] [] [] [] [] none
MERGE 6537 [(1,0),(0,0)] D [] [6539,6540,6541,6542] [] [] [((0,0),(1,0))] [] none
DISCARD 6538 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6539 [(1,0),(0,0)] D [6537] [] [] [] [((0,0),(1,0))] [6539,6540,6541,6542] CONDITIONAL_S
Y_MEAS 6540 [(1,0)] HALF_D_PLUS_2 [6537] [] [] [] [] [6539,6540,6541,6542] CONDITIONAL_S
IDLE 6541 [(0,0)] HALF_D_PLUS_2 [6537] [] [] [] [] [6539,6540,6541,6542] CONDITIONAL_S
DISCARD 6542 [(1,0)] 0 [6537] [] [] [] [] [6539,6540,6541,6542] CONDITIONAL_S
IDLE 6543 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6544 [(0,1)] D [] [] [] [] [] [] none
MERGE 6545 [(0,1),(0,0)] D [] [6547,6548,6549,6550] [] [] [((0,0),(0,1))] [] none
DISCARD 6546 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6547 [(0,1),(0,0)] D [6545] [] [] [] [((0,0),(0,1))] [6547,6548,6549,6550] CONDITIONAL_S
Y_MEAS 6548 [(0,1)] HALF_D_PLUS_2 [6545] [] [] [] [] [6547,6548,6549,6550] CONDITIONAL_S
IDLE 6549 [(0,0)] HALF_D_PLUS_2 [6545] [] [] [] [] [6547,6548,6549,6550] CONDITIONAL_S
DISCARD 6550 [(0,1)] 0 [6545] [] [] [] [] [6547,6548,6549,6550] CONDITIONAL_S
IDLE 6551 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 6552 [(1,0)] D [] [] [] [] [] [] none
MERGE 6553 [(1,0),(0,0)] D [] [6555,6556,6557,6558] [] [] [((0,0),(1,0))] [] none
DISCARD 6554 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6555 [(1,0),(0,0)] D [6553] [] [] [] [((0,0),(1,0))] [6555,6556,6557,6558] CONDITIONAL_S
Y_MEAS 6556 [(1,0)] HALF_D_PLUS_2 [6553] [] [] [] [] [6555,6556,6557,6558] CONDITIONAL_S
IDLE 6557 [(0,0)] HALF_D_PLUS_2 [6553] [] [] [] [] [6555,6556,6557,6558] CONDITIONAL_S
DISCARD 6558 [(1,0)] 0 [6553] [] [] [] [] [6555,6556,6557,6558] CONDITIONAL_S
IDLE 6559 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 6560 [(0,1)] D [] [] [] [] [] [] none
MERGE 6561 [(0,1),(0,0)] D [] [6563,6564,6565,6566] [] [] [((0,0),(0,1))] [] none
DISCARD 6562 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6563 [(0,1),(0,0)] D [6561] [] [] [] [((0,0),(0,1))] [6563,6564,6565,6566] CONDITIONAL_S
Y_MEAS 6564 [(0,1)] HALF_D_PLUS_2 [6561] [] [] [] [] [6563,6564,6565,6566] CONDITIONAL_S
IDLE 6565 [(0,0)] HALF_D_PLUS_2 [6561] [] [] [] [] [6563,6564,6565,6566] CONDITIONAL_S
DISCARD 6566 [(0,1)] 0 [6561] [] [] [] [] [6563,6564,6565,6566] CONDITIONAL_S
IDLE 6567 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 6568 [(1,0)] D [] [] [] [] [] [] none
MERGE 6569 [(1,0),(0,0)] D [] [6571,6572,6573,6574] [] [] [((0,0),(1,0))] [] none
DISCARD 6570 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6571 [(1,0),(0,0)] D [6569] [] [] [] [((0,0),(1,0))] [6571,6572,6573,6574] CONDITIONAL_S
Y_MEAS 6572 [(1,0)] HALF_D_PLUS_2 [6569] [] [] [] [] [6571,6572,6573,6574] CONDITIONAL_S
IDLE 6573 [(0,0)] HALF_D_PLUS_2 [6569] [] [] [] [] [6571,6572,6573,6574] CONDITIONAL_S
DISCARD 6574 [(1,0)] 0 [6569] [] [] [] [] [6571,6572,6573,6574] CONDITIONAL_S
IDLE 6575 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 6576 [(0,1)] D [] [] [] [] [] [] none
MERGE 6577 [(0,1),(0,0)] D [] [6579,6580,6581,6582] [] [] [((0,0),(0,1))] [] none
DISCARD 6578 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6579 [(0,1),(0,0)] D [6577] [] [] [] [((0,0),(0,1))] [6579,6580,6581,6582] CONDITIONAL_S
Y_MEAS 6580 [(0,1)] HALF_D_PLUS_2 [6577] [] [] [] [] [6579,6580,6581,6582] CONDITIONAL_S
IDLE 6581 [(0,0)] HALF_D_PLUS_2 [6577] [] [] [] [] [6579,6580,6581,6582] CONDITIONAL_S
DISCARD 6582 [(0,1)] 0 [6577] [] [] [] [] [6579,6580,6581,6582] CONDITIONAL_S
IDLE 6583 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 6584 [(1,0)] D [] [] [] [] [] [] none
MERGE 6585 [(1,0),(0,0)] D [] [6587,6588,6589,6590] [] [] [((0,0),(1,0))] [] none
DISCARD 6586 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6587 [(1,0),(0,0)] D [6585] [] [] [] [((0,0),(1,0))] [6587,6588,6589,6590] CONDITIONAL_S
Y_MEAS 6588 [(1,0)] HALF_D_PLUS_2 [6585] [] [] [] [] [6587,6588,6589,6590] CONDITIONAL_S
IDLE 6589 [(0,0)] HALF_D_PLUS_2 [6585] [] [] [] [] [6587,6588,6589,6590] CONDITIONAL_S
DISCARD 6590 [(1,0)] 0 [6585] [] [] [] [] [6587,6588,6589,6590] CONDITIONAL_S
IDLE 6591 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 6592 [(0,1)] D [] [] [] [] [] [] none
MERGE 6593 [(0,1),(0,0)] D [] [6595,6596,6597,6598] [] [] [((0,0),(0,1))] [] none
DISCARD 6594 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6595 [(0,1),(0,0)] D [6593] [] [] [] [((0,0),(0,1))] [6595,6596,6597,6598] CONDITIONAL_S
Y_MEAS 6596 [(0,1)] HALF_D_PLUS_2 [6593] [] [] [] [] [6595,6596,6597,6598] CONDITIONAL_S
IDLE 6597 [(0,0)] HALF_D_PLUS_2 [6593] [] [] [] [] [6595,6596,6597,6598] CONDITIONAL_S
DISCARD 6598 [(0,1)] 0 [6593] [] [] [] [] [6595,6596,6597,6598] CONDITIONAL_S
IDLE 6599 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 6600 [(1,0)] D [] [] [] [] [] [] none
MERGE 6601 [(1,0),(0,0)] D [] [6603,6604,6605,6606] [] [] [((0,0),(1,0))] [] none
DISCARD 6602 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6603 [(1,0),(0,0)] D [6601] [] [] [] [((0,0),(1,0))] [6603,6604,6605,6606] CONDITIONAL_S
Y_MEAS 6604 [(1,0)] HALF_D_PLUS_2 [6601] [] [] [] [] [6603,6604,6605,6606] CONDITIONAL_S
IDLE 6605 [(0,0)] HALF_D_PLUS_2 [6601] [] [] [] [] [6603,6604,6605,6606] CONDITIONAL_S
DISCARD 6606 [(1,0)] 0 [6601] [] [] [] [] [6603,6604,6605,6606] CONDITIONAL_S
IDLE 6607 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 6608 [(0,1)] D [] [] [] [] [] [] none
MERGE 6609 [(0,1),(0,0)] D [] [6611,6612,6613,6614] [] [] [((0,0),(0,1))] [] none
DISCARD 6610 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6611 [(0,1),(0,0)] D [6609] [] [] [] [((0,0),(0,1))] [6611,6612,6613,6614] CONDITIONAL_S
Y_MEAS 6612 [(0,1)] HALF_D_PLUS_2 [6609] [] [] [] [] [6611,6612,6613,6614] CONDITIONAL_S
IDLE 6613 [(0,0)] HALF_D_PLUS_2 [6609] [] [] [] [] [6611,6612,6613,6614] CONDITIONAL_S
DISCARD 6614 [(0,1)] 0 [6609] [] [] [] [] [6611,6612,6613,6614] CONDITIONAL_S
IDLE 6615 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 6616 [(1,0)] D [] [] [] [] [] [] none
MERGE 6617 [(1,0),(0,0)] D [] [6619,6620,6621,6622] [] [] [((0,0),(1,0))] [] none
DISCARD 6618 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6619 [(1,0),(0,0)] D [6617] [] [] [] [((0,0),(1,0))] [6619,6620,6621,6622] CONDITIONAL_S
Y_MEAS 6620 [(1,0)] HALF_D_PLUS_2 [6617] [] [] [] [] [6619,6620,6621,6622] CONDITIONAL_S
IDLE 6621 [(0,0)] HALF_D_PLUS_2 [6617] [] [] [] [] [6619,6620,6621,6622] CONDITIONAL_S
DISCARD 6622 [(1,0)] 0 [6617] [] [] [] [] [6619,6620,6621,6622] CONDITIONAL_S
IDLE 6623 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 6624 [(0,1)] D [] [] [] [] [] [] none
MERGE 6625 [(0,1),(0,0)] D [] [6627,6628,6629,6630] [] [] [((0,0),(0,1))] [] none
DISCARD 6626 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6627 [(0,1),(0,0)] D [6625] [] [] [] [((0,0),(0,1))] [6627,6628,6629,6630] CONDITIONAL_S
Y_MEAS 6628 [(0,1)] HALF_D_PLUS_2 [6625] [] [] [] [] [6627,6628,6629,6630] CONDITIONAL_S
IDLE 6629 [(0,0)] HALF_D_PLUS_2 [6625] [] [] [] [] [6627,6628,6629,6630] CONDITIONAL_S
DISCARD 6630 [(0,1)] 0 [6625] [] [] [] [] [6627,6628,6629,6630] CONDITIONAL_S
IDLE 6631 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6632 [(1,0)] D [] [] [] [] [] [] none
MERGE 6633 [(1,0),(0,0)] D [] [6635,6636,6637,6638] [] [] [((0,0),(1,0))] [] none
DISCARD 6634 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6635 [(1,0),(0,0)] D [6633] [] [] [] [((0,0),(1,0))] [6635,6636,6637,6638] CONDITIONAL_S
Y_MEAS 6636 [(1,0)] HALF_D_PLUS_2 [6633] [] [] [] [] [6635,6636,6637,6638] CONDITIONAL_S
IDLE 6637 [(0,0)] HALF_D_PLUS_2 [6633] [] [] [] [] [6635,6636,6637,6638] CONDITIONAL_S
DISCARD 6638 [(1,0)] 0 [6633] [] [] [] [] [6635,6636,6637,6638] CONDITIONAL_S
IDLE 6639 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6640 [(0,1)] D [] [] [] [] [] [] none
MERGE 6641 [(0,1),(0,0)] D [] [6643,6644,6645,6646] [] [] [((0,0),(0,1))] [] none
DISCARD 6642 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6643 [(0,1),(0,0)] D [6641] [] [] [] [((0,0),(0,1))] [6643,6644,6645,6646] CONDITIONAL_S
Y_MEAS 6644 [(0,1)] HALF_D_PLUS_2 [6641] [] [] [] [] [6643,6644,6645,6646] CONDITIONAL_S
IDLE 6645 [(0,0)] HALF_D_PLUS_2 [6641] [] [] [] [] [6643,6644,6645,6646] CONDITIONAL_S
DISCARD 6646 [(0,1)] 0 [6641] [] [] [] [] [6643,6644,6645,6646] CONDITIONAL_S
IDLE 6647 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 6648 [(1,0)] D [] [] [] [] [] [] none
MERGE 6649 [(1,0),(0,0)] D [] [6651,6652,6653,6654] [] [] [((0,0),(1,0))] [] none
DISCARD 6650 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6651 [(1,0),(0,0)] D [6649] [] [] [] [((0,0),(1,0))] [6651,6652,6653,6654] CONDITIONAL_S
Y_MEAS 6652 [(1,0)] HALF_D_PLUS_2 [6649] [] [] [] [] [6651,6652,6653,6654] CONDITIONAL_S
IDLE 6653 [(0,0)] HALF_D_PLUS_2 [6649] [] [] [] [] [6651,6652,6653,6654] CONDITIONAL_S
DISCARD 6654 [(1,0)] 0 [6649] [] [] [] [] [6651,6652,6653,6654] CONDITIONAL_S
IDLE 6655 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 6656 [(0,1)] D [] [] [] [] [] [] none
MERGE 6657 [(0,1),(0,0)] D [] [6659,6660,6661,6662] [] [] [((0,0),(0,1))] [] none
DISCARD 6658 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6659 [(0,1),(0,0)] D [6657] [] [] [] [((0,0),(0,1))] [6659,6660,6661,6662] CONDITIONAL_S
Y_MEAS 6660 [(0,1)] HALF_D_PLUS_2 [6657] [] [] [] [] [6659,6660,6661,6662] CONDITIONAL_S
IDLE 6661 [(0,0)] HALF_D_PLUS_2 [6657] [] [] [] [] [6659,6660,6661,6662] CONDITIONAL_S
DISCARD 6662 [(0,1)] 0 [6657] [] [] [] [] [6659,6660,6661,6662] CONDITIONAL_S
IDLE 6663 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 6664 [(1,0)] D [] [] [] [] [] [] none
MERGE 6665 [(1,0),(0,0)] D [] [6667,6668,6669,6670] [] [] [((0,0),(1,0))] [] none
DISCARD 6666 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6667 [(1,0),(0,0)] D [6665] [] [] [] [((0,0),(1,0))] [6667,6668,6669,6670] CONDITIONAL_S
Y_MEAS 6668 [(1,0)] HALF_D_PLUS_2 [6665] [] [] [] [] [6667,6668,6669,6670] CONDITIONAL_S
IDLE 6669 [(0,0)] HALF_D_PLUS_2 [6665] [] [] [] [] [6667,6668,6669,6670] CONDITIONAL_S
DISCARD 6670 [(1,0)] 0 [6665] [] [] [] [] [6667,6668,6669,6670] CONDITIONAL_S
IDLE 6671 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 6672 [(0,1)] D [] [] [] [] [] [] none
MERGE 6673 [(0,1),(0,0)] D [] [6675,6676,6677,6678] [] [] [((0,0),(0,1))] [] none
DISCARD 6674 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6675 [(0,1),(0,0)] D [6673] [] [] [] [((0,0),(0,1))] [6675,6676,6677,6678] CONDITIONAL_S
Y_MEAS 6676 [(0,1)] HALF_D_PLUS_2 [6673] [] [] [] [] [6675,6676,6677,6678] CONDITIONAL_S
IDLE 6677 [(0,0)] HALF_D_PLUS_2 [6673] [] [] [] [] [6675,6676,6677,6678] CONDITIONAL_S
DISCARD 6678 [(0,1)] 0 [6673] [] [] [] [] [6675,6676,6677,6678] CONDITIONAL_S
IDLE 6679 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 6680 [(1,0)] D [] [] [] [] [] [] none
MERGE 6681 [(1,0),(0,0)] D [] [6683,6684,6685,6686] [] [] [((0,0),(1,0))] [] none
DISCARD 6682 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6683 [(1,0),(0,0)] D [6681] [] [] [] [((0,0),(1,0))] [6683,6684,6685,6686] CONDITIONAL_S
Y_MEAS 6684 [(1,0)] HALF_D_PLUS_2 [6681] [] [] [] [] [6683,6684,6685,6686] CONDITIONAL_S
IDLE 6685 [(0,0)] HALF_D_PLUS_2 [6681] [] [] [] [] [6683,6684,6685,6686] CONDITIONAL_S
DISCARD 6686 [(1,0)] 0 [6681] [] [] [] [] [6683,6684,6685,6686] CONDITIONAL_S
IDLE 6687 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 6688 [(0,1)] D [] [] [] [] [] [] none
MERGE 6689 [(0,1),(0,0)] D [] [6691,6692,6693,6694] [] [] [((0,0),(0,1))] [] none
DISCARD 6690 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6691 [(0,1),(0,0)] D [6689] [] [] [] [((0,0),(0,1))] [6691,6692,6693,6694] CONDITIONAL_S
Y_MEAS 6692 [(0,1)] HALF_D_PLUS_2 [6689] [] [] [] [] [6691,6692,6693,6694] CONDITIONAL_S
IDLE 6693 [(0,0)] HALF_D_PLUS_2 [6689] [] [] [] [] [6691,6692,6693,6694] CONDITIONAL_S
DISCARD 6694 [(0,1)] 0 [6689] [] [] [] [] [6691,6692,6693,6694] CONDITIONAL_S
IDLE 6695 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 6696 [(1,0)] D [] [] [] [] [] [] none
MERGE 6697 [(1,0),(0,0)] D [] [6699,6700,6701,6702] [] [] [((0,0),(1,0))] [] none
DISCARD 6698 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6699 [(1,0),(0,0)] D [6697] [] [] [] [((0,0),(1,0))] [6699,6700,6701,6702] CONDITIONAL_S
Y_MEAS 6700 [(1,0)] HALF_D_PLUS_2 [6697] [] [] [] [] [6699,6700,6701,6702] CONDITIONAL_S
IDLE 6701 [(0,0)] HALF_D_PLUS_2 [6697] [] [] [] [] [6699,6700,6701,6702] CONDITIONAL_S
DISCARD 6702 [(1,0)] 0 [6697] [] [] [] [] [6699,6700,6701,6702] CONDITIONAL_S
IDLE 6703 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 6704 [(0,1)] D [] [] [] [] [] [] none
MERGE 6705 [(0,1),(0,0)] D [] [6707,6708,6709,6710] [] [] [((0,0),(0,1))] [] none
DISCARD 6706 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6707 [(0,1),(0,0)] D [6705] [] [] [] [((0,0),(0,1))] [6707,6708,6709,6710] CONDITIONAL_S
Y_MEAS 6708 [(0,1)] HALF_D_PLUS_2 [6705] [] [] [] [] [6707,6708,6709,6710] CONDITIONAL_S
IDLE 6709 [(0,0)] HALF_D_PLUS_2 [6705] [] [] [] [] [6707,6708,6709,6710] CONDITIONAL_S
DISCARD 6710 [(0,1)] 0 [6705] [] [] [] [] [6707,6708,6709,6710] CONDITIONAL_S
IDLE 6711 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 6712 [(1,0)] D [] [] [] [] [] [] none
MERGE 6713 [(1,0),(0,0)] D [] [6715,6716,6717,6718] [] [] [((0,0),(1,0))] [] none
DISCARD 6714 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6715 [(1,0),(0,0)] D [6713] [] [] [] [((0,0),(1,0))] [6715,6716,6717,6718] CONDITIONAL_S
Y_MEAS 6716 [(1,0)] HALF_D_PLUS_2 [6713] [] [] [] [] [6715,6716,6717,6718] CONDITIONAL_S
IDLE 6717 [(0,0)] HALF_D_PLUS_2 [6713] [] [] [] [] [6715,6716,6717,6718] CONDITIONAL_S
DISCARD 6718 [(1,0)] 0 [6713] [] [] [] [] [6715,6716,6717,6718] CONDITIONAL_S
IDLE 6719 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 6720 [(0,1)] D [] [] [] [] [] [] none
MERGE 6721 [(0,1),(0,0)] D [] [6723,6724,6725,6726] [] [] [((0,0),(0,1))] [] none
DISCARD 6722 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6723 [(0,1),(0,0)] D [6721] [] [] [] [((0,0),(0,1))] [6723,6724,6725,6726] CONDITIONAL_S
Y_MEAS 6724 [(0,1)] HALF_D_PLUS_2 [6721] [] [] [] [] [6723,6724,6725,6726] CONDITIONAL_S
IDLE 6725 [(0,0)] HALF_D_PLUS_2 [6721] [] [] [] [] [6723,6724,6725,6726] CONDITIONAL_S
DISCARD 6726 [(0,1)] 0 [6721] [] [] [] [] [6723,6724,6725,6726] CONDITIONAL_S
IDLE 6727 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 6728 [(1,0)] D [] [] [] [] [] [] none
MERGE 6729 [(1,0),(0,0)] D [] [6731,6732,6733,6734] [] [] [((0,0),(1,0))] [] none
DISCARD 6730 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6731 [(1,0),(0,0)] D [6729] [] [] [] [((0,0),(1,0))] [6731,6732,6733,6734] CONDITIONAL_S
Y_MEAS 6732 [(1,0)] HALF_D_PLUS_2 [6729] [] [] [] [] [6731,6732,6733,6734] CONDITIONAL_S
IDLE 6733 [(0,0)] HALF_D_PLUS_2 [6729] [] [] [] [] [6731,6732,6733,6734] CONDITIONAL_S
DISCARD 6734 [(1,0)] 0 [6729] [] [] [] [] [6731,6732,6733,6734] CONDITIONAL_S
IDLE 6735 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 6736 [(0,1)] D [] [] [] [] [] [] none
MERGE 6737 [(0,1),(0,0)] D [] [6739,6740,6741,6742] [] [] [((0,0),(0,1))] [] none
DISCARD 6738 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6739 [(0,1),(0,0)] D [6737] [] [] [] [((0,0),(0,1))] [6739,6740,6741,6742] CONDITIONAL_S
Y_MEAS 6740 [(0,1)] HALF_D_PLUS_2 [6737] [] [] [] [] [6739,6740,6741,6742] CONDITIONAL_S
IDLE 6741 [(0,0)] HALF_D_PLUS_2 [6737] [] [] [] [] [6739,6740,6741,6742] CONDITIONAL_S
DISCARD 6742 [(0,1)] 0 [6737] [] [] [] [] [6739,6740,6741,6742] CONDITIONAL_S
IDLE 6743 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 6744 [(1,0)] D [] [] [] [] [] [] none
MERGE 6745 [(1,0),(0,0)] D [] [6747,6748,6749,6750] [] [] [((0,0),(1,0))] [] none
DISCARD 6746 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6747 [(1,0),(0,0)] D [6745] [] [] [] [((0,0),(1,0))] [6747,6748,6749,6750] CONDITIONAL_S
Y_MEAS 6748 [(1,0)] HALF_D_PLUS_2 [6745] [] [] [] [] [6747,6748,6749,6750] CONDITIONAL_S
IDLE 6749 [(0,0)] HALF_D_PLUS_2 [6745] [] [] [] [] [6747,6748,6749,6750] CONDITIONAL_S
DISCARD 6750 [(1,0)] 0 [6745] [] [] [] [] [6747,6748,6749,6750] CONDITIONAL_S
IDLE 6751 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 6752 [(0,1)] D [] [] [] [] [] [] none
MERGE 6753 [(0,1),(0,0)] D [] [6755,6756,6757,6758] [] [] [((0,0),(0,1))] [] none
DISCARD 6754 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6755 [(0,1),(0,0)] D [6753] [] [] [] [((0,0),(0,1))] [6755,6756,6757,6758] CONDITIONAL_S
Y_MEAS 6756 [(0,1)] HALF_D_PLUS_2 [6753] [] [] [] [] [6755,6756,6757,6758] CONDITIONAL_S
IDLE 6757 [(0,0)] HALF_D_PLUS_2 [6753] [] [] [] [] [6755,6756,6757,6758] CONDITIONAL_S
DISCARD 6758 [(0,1)] 0 [6753] [] [] [] [] [6755,6756,6757,6758] CONDITIONAL_S
IDLE 6759 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6760 [(1,0)] D [] [] [] [] [] [] none
MERGE 6761 [(1,0),(0,0)] D [] [6763,6764,6765,6766] [] [] [((0,0),(1,0))] [] none
DISCARD 6762 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6763 [(1,0),(0,0)] D [6761] [] [] [] [((0,0),(1,0))] [6763,6764,6765,6766] CONDITIONAL_S
Y_MEAS 6764 [(1,0)] HALF_D_PLUS_2 [6761] [] [] [] [] [6763,6764,6765,6766] CONDITIONAL_S
IDLE 6765 [(0,0)] HALF_D_PLUS_2 [6761] [] [] [] [] [6763,6764,6765,6766] CONDITIONAL_S
DISCARD 6766 [(1,0)] 0 [6761] [] [] [] [] [6763,6764,6765,6766] CONDITIONAL_S
IDLE 6767 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 6768 [(0,1)] D [] [] [] [] [] [] none
MERGE 6769 [(0,1),(0,0)] D [] [6771,6772,6773,6774] [] [] [((0,0),(0,1))] [] none
DISCARD 6770 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6771 [(0,1),(0,0)] D [6769] [] [] [] [((0,0),(0,1))] [6771,6772,6773,6774] CONDITIONAL_S
Y_MEAS 6772 [(0,1)] HALF_D_PLUS_2 [6769] [] [] [] [] [6771,6772,6773,6774] CONDITIONAL_S
IDLE 6773 [(0,0)] HALF_D_PLUS_2 [6769] [] [] [] [] [6771,6772,6773,6774] CONDITIONAL_S
DISCARD 6774 [(0,1)] 0 [6769] [] [] [] [] [6771,6772,6773,6774] CONDITIONAL_S
IDLE 6775 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 6776 [(1,0)] D [] [] [] [] [] [] none
MERGE 6777 [(1,0),(0,0)] D [] [6779,6780,6781,6782] [] [] [((0,0),(1,0))] [] none
DISCARD 6778 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6779 [(1,0),(0,0)] D [6777] [] [] [] [((0,0),(1,0))] [6779,6780,6781,6782] CONDITIONAL_S
Y_MEAS 6780 [(1,0)] HALF_D_PLUS_2 [6777] [] [] [] [] [6779,6780,6781,6782] CONDITIONAL_S
IDLE 6781 [(0,0)] HALF_D_PLUS_2 [6777] [] [] [] [] [6779,6780,6781,6782] CONDITIONAL_S
DISCARD 6782 [(1,0)] 0 [6777] [] [] [] [] [6779,6780,6781,6782] CONDITIONAL_S
IDLE 6783 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 6784 [(0,1)] D [] [] [] [] [] [] none
MERGE 6785 [(0,1),(0,0)] D [] [6787,6788,6789,6790] [] [] [((0,0),(0,1))] [] none
DISCARD 6786 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6787 [(0,1),(0,0)] D [6785] [] [] [] [((0,0),(0,1))] [6787,6788,6789,6790] CONDITIONAL_S
Y_MEAS 6788 [(0,1)] HALF_D_PLUS_2 [6785] [] [] [] [] [6787,6788,6789,6790] CONDITIONAL_S
IDLE 6789 [(0,0)] HALF_D_PLUS_2 [6785] [] [] [] [] [6787,6788,6789,6790] CONDITIONAL_S
DISCARD 6790 [(0,1)] 0 [6785] [] [] [] [] [6787,6788,6789,6790] CONDITIONAL_S
IDLE 6791 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 6792 [(1,0)] D [] [] [] [] [] [] none
MERGE 6793 [(1,0),(0,0)] D [] [6795,6796,6797,6798] [] [] [((0,0),(1,0))] [] none
DISCARD 6794 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6795 [(1,0),(0,0)] D [6793] [] [] [] [((0,0),(1,0))] [6795,6796,6797,6798] CONDITIONAL_S
Y_MEAS 6796 [(1,0)] HALF_D_PLUS_2 [6793] [] [] [] [] [6795,6796,6797,6798] CONDITIONAL_S
IDLE 6797 [(0,0)] HALF_D_PLUS_2 [6793] [] [] [] [] [6795,6796,6797,6798] CONDITIONAL_S
DISCARD 6798 [(1,0)] 0 [6793] [] [] [] [] [6795,6796,6797,6798] CONDITIONAL_S
IDLE 6799 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 6800 [(0,1)] D [] [] [] [] [] [] none
MERGE 6801 [(0,1),(0,0)] D [] [6803,6804,6805,6806] [] [] [((0,0),(0,1))] [] none
DISCARD 6802 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6803 [(0,1),(0,0)] D [6801] [] [] [] [((0,0),(0,1))] [6803,6804,6805,6806] CONDITIONAL_S
Y_MEAS 6804 [(0,1)] HALF_D_PLUS_2 [6801] [] [] [] [] [6803,6804,6805,6806] CONDITIONAL_S
IDLE 6805 [(0,0)] HALF_D_PLUS_2 [6801] [] [] [] [] [6803,6804,6805,6806] CONDITIONAL_S
DISCARD 6806 [(0,1)] 0 [6801] [] [] [] [] [6803,6804,6805,6806] CONDITIONAL_S
IDLE 6807 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 6808 [(1,0)] D [] [] [] [] [] [] none
MERGE 6809 [(1,0),(0,0)] D [] [6811,6812,6813,6814] [] [] [((0,0),(1,0))] [] none
DISCARD 6810 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6811 [(1,0),(0,0)] D [6809] [] [] [] [((0,0),(1,0))] [6811,6812,6813,6814] CONDITIONAL_S
Y_MEAS 6812 [(1,0)] HALF_D_PLUS_2 [6809] [] [] [] [] [6811,6812,6813,6814] CONDITIONAL_S
IDLE 6813 [(0,0)] HALF_D_PLUS_2 [6809] [] [] [] [] [6811,6812,6813,6814] CONDITIONAL_S
DISCARD 6814 [(1,0)] 0 [6809] [] [] [] [] [6811,6812,6813,6814] CONDITIONAL_S
IDLE 6815 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 6816 [(0,1)] D [] [] [] [] [] [] none
MERGE 6817 [(0,1),(0,0)] D [] [6819,6820,6821,6822] [] [] [((0,0),(0,1))] [] none
DISCARD 6818 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6819 [(0,1),(0,0)] D [6817] [] [] [] [((0,0),(0,1))] [6819,6820,6821,6822] CONDITIONAL_S
Y_MEAS 6820 [(0,1)] HALF_D_PLUS_2 [6817] [] [] [] [] [6819,6820,6821,6822] CONDITIONAL_S
IDLE 6821 [(0,0)] HALF_D_PLUS_2 [6817] [] [] [] [] [6819,6820,6821,6822] CONDITIONAL_S
DISCARD 6822 [(0,1)] 0 [6817] [] [] [] [] [6819,6820,6821,6822] CONDITIONAL_S
IDLE 6823 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 6824 [(1,0)] D [] [] [] [] [] [] none
MERGE 6825 [(1,0),(0,0)] D [] [6827,6828,6829,6830] [] [] [((0,0),(1,0))] [] none
DISCARD 6826 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6827 [(1,0),(0,0)] D [6825] [] [] [] [((0,0),(1,0))] [6827,6828,6829,6830] CONDITIONAL_S
Y_MEAS 6828 [(1,0)] HALF_D_PLUS_2 [6825] [] [] [] [] [6827,6828,6829,6830] CONDITIONAL_S
IDLE 6829 [(0,0)] HALF_D_PLUS_2 [6825] [] [] [] [] [6827,6828,6829,6830] CONDITIONAL_S
DISCARD 6830 [(1,0)] 0 [6825] [] [] [] [] [6827,6828,6829,6830] CONDITIONAL_S
IDLE 6831 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 6832 [(0,1)] D [] [] [] [] [] [] none
MERGE 6833 [(0,1),(0,0)] D [] [6835,6836,6837,6838] [] [] [((0,0),(0,1))] [] none
DISCARD 6834 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6835 [(0,1),(0,0)] D [6833] [] [] [] [((0,0),(0,1))] [6835,6836,6837,6838] CONDITIONAL_S
Y_MEAS 6836 [(0,1)] HALF_D_PLUS_2 [6833] [] [] [] [] [6835,6836,6837,6838] CONDITIONAL_S
IDLE 6837 [(0,0)] HALF_D_PLUS_2 [6833] [] [] [] [] [6835,6836,6837,6838] CONDITIONAL_S
DISCARD 6838 [(0,1)] 0 [6833] [] [] [] [] [6835,6836,6837,6838] CONDITIONAL_S
IDLE 6839 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 6840 [(1,0)] D [] [] [] [] [] [] none
MERGE 6841 [(1,0),(0,0)] D [] [6843,6844,6845,6846] [] [] [((0,0),(1,0))] [] none
DISCARD 6842 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6843 [(1,0),(0,0)] D [6841] [] [] [] [((0,0),(1,0))] [6843,6844,6845,6846] CONDITIONAL_S
Y_MEAS 6844 [(1,0)] HALF_D_PLUS_2 [6841] [] [] [] [] [6843,6844,6845,6846] CONDITIONAL_S
IDLE 6845 [(0,0)] HALF_D_PLUS_2 [6841] [] [] [] [] [6843,6844,6845,6846] CONDITIONAL_S
DISCARD 6846 [(1,0)] 0 [6841] [] [] [] [] [6843,6844,6845,6846] CONDITIONAL_S
IDLE 6847 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 6848 [(0,1)] D [] [] [] [] [] [] none
MERGE 6849 [(0,1),(0,0)] D [] [6851,6852,6853,6854] [] [] [((0,0),(0,1))] [] none
DISCARD 6850 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6851 [(0,1),(0,0)] D [6849] [] [] [] [((0,0),(0,1))] [6851,6852,6853,6854] CONDITIONAL_S
Y_MEAS 6852 [(0,1)] HALF_D_PLUS_2 [6849] [] [] [] [] [6851,6852,6853,6854] CONDITIONAL_S
IDLE 6853 [(0,0)] HALF_D_PLUS_2 [6849] [] [] [] [] [6851,6852,6853,6854] CONDITIONAL_S
DISCARD 6854 [(0,1)] 0 [6849] [] [] [] [] [6851,6852,6853,6854] CONDITIONAL_S
IDLE 6855 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 6856 [(1,0)] D [] [] [] [] [] [] none
MERGE 6857 [(1,0),(0,0)] D [] [6859,6860,6861,6862] [] [] [((0,0),(1,0))] [] none
DISCARD 6858 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6859 [(1,0),(0,0)] D [6857] [] [] [] [((0,0),(1,0))] [6859,6860,6861,6862] CONDITIONAL_S
Y_MEAS 6860 [(1,0)] HALF_D_PLUS_2 [6857] [] [] [] [] [6859,6860,6861,6862] CONDITIONAL_S
IDLE 6861 [(0,0)] HALF_D_PLUS_2 [6857] [] [] [] [] [6859,6860,6861,6862] CONDITIONAL_S
DISCARD 6862 [(1,0)] 0 [6857] [] [] [] [] [6859,6860,6861,6862] CONDITIONAL_S
IDLE 6863 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 6864 [(0,1)] D [] [] [] [] [] [] none
MERGE 6865 [(0,1),(0,0)] D [] [6867,6868,6869,6870] [] [] [((0,0),(0,1))] [] none
DISCARD 6866 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6867 [(0,1),(0,0)] D [6865] [] [] [] [((0,0),(0,1))] [6867,6868,6869,6870] CONDITIONAL_S
Y_MEAS 6868 [(0,1)] HALF_D_PLUS_2 [6865] [] [] [] [] [6867,6868,6869,6870] CONDITIONAL_S
IDLE 6869 [(0,0)] HALF_D_PLUS_2 [6865] [] [] [] [] [6867,6868,6869,6870] CONDITIONAL_S
DISCARD 6870 [(0,1)] 0 [6865] [] [] [] [] [6867,6868,6869,6870] CONDITIONAL_S
IDLE 6871 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 6872 [(1,0)] D [] [] [] [] [] [] none
MERGE 6873 [(1,0),(0,0)] D [] [6875,6876,6877,6878] [] [] [((0,0),(1,0))] [] none
DISCARD 6874 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6875 [(1,0),(0,0)] D [6873] [] [] [] [((0,0),(1,0))] [6875,6876,6877,6878] CONDITIONAL_S
Y_MEAS 6876 [(1,0)] HALF_D_PLUS_2 [6873] [] [] [] [] [6875,6876,6877,6878] CONDITIONAL_S
IDLE 6877 [(0,0)] HALF_D_PLUS_2 [6873] [] [] [] [] [6875,6876,6877,6878] CONDITIONAL_S
DISCARD 6878 [(1,0)] 0 [6873] [] [] [] [] [6875,6876,6877,6878] CONDITIONAL_S
IDLE 6879 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 6880 [(0,1)] D [] [] [] [] [] [] none
MERGE 6881 [(0,1),(0,0)] D [] [6883,6884,6885,6886] [] [] [((0,0),(0,1))] [] none
DISCARD 6882 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6883 [(0,1),(0,0)] D [6881] [] [] [] [((0,0),(0,1))] [6883,6884,6885,6886] CONDITIONAL_S
Y_MEAS 6884 [(0,1)] HALF_D_PLUS_2 [6881] [] [] [] [] [6883,6884,6885,6886] CONDITIONAL_S
IDLE 6885 [(0,0)] HALF_D_PLUS_2 [6881] [] [] [] [] [6883,6884,6885,6886] CONDITIONAL_S
DISCARD 6886 [(0,1)] 0 [6881] [] [] [] [] [6883,6884,6885,6886] CONDITIONAL_S
IDLE 6887 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 6888 [(1,0)] D [] [] [] [] [] [] none
MERGE 6889 [(1,0),(0,0)] D [] [6891,6892,6893,6894] [] [] [((0,0),(1,0))] [] none
DISCARD 6890 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6891 [(1,0),(0,0)] D [6889] [] [] [] [((0,0),(1,0))] [6891,6892,6893,6894] CONDITIONAL_S
Y_MEAS 6892 [(1,0)] HALF_D_PLUS_2 [6889] [] [] [] [] [6891,6892,6893,6894] CONDITIONAL_S
IDLE 6893 [(0,0)] HALF_D_PLUS_2 [6889] [] [] [] [] [6891,6892,6893,6894] CONDITIONAL_S
DISCARD 6894 [(1,0)] 0 [6889] [] [] [] [] [6891,6892,6893,6894] CONDITIONAL_S
IDLE 6895 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 6896 [(0,1)] D [] [] [] [] [] [] none
MERGE 6897 [(0,1),(0,0)] D [] [6899,6900,6901,6902] [] [] [((0,0),(0,1))] [] none
DISCARD 6898 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6899 [(0,1),(0,0)] D [6897] [] [] [] [((0,0),(0,1))] [6899,6900,6901,6902] CONDITIONAL_S
Y_MEAS 6900 [(0,1)] HALF_D_PLUS_2 [6897] [] [] [] [] [6899,6900,6901,6902] CONDITIONAL_S
IDLE 6901 [(0,0)] HALF_D_PLUS_2 [6897] [] [] [] [] [6899,6900,6901,6902] CONDITIONAL_S
DISCARD 6902 [(0,1)] 0 [6897] [] [] [] [] [6899,6900,6901,6902] CONDITIONAL_S
IDLE 6903 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 6904 [(1,0)] D [] [] [] [] [] [] none
MERGE 6905 [(1,0),(0,0)] D [] [6907,6908,6909,6910] [] [] [((0,0),(1,0))] [] none
DISCARD 6906 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6907 [(1,0),(0,0)] D [6905] [] [] [] [((0,0),(1,0))] [6907,6908,6909,6910] CONDITIONAL_S
Y_MEAS 6908 [(1,0)] HALF_D_PLUS_2 [6905] [] [] [] [] [6907,6908,6909,6910] CONDITIONAL_S
IDLE 6909 [(0,0)] HALF_D_PLUS_2 [6905] [] [] [] [] [6907,6908,6909,6910] CONDITIONAL_S
DISCARD 6910 [(1,0)] 0 [6905] [] [] [] [] [6907,6908,6909,6910] CONDITIONAL_S
IDLE 6911 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 6912 [(0,1)] D [] [] [] [] [] [] none
MERGE 6913 [(0,1),(0,0)] D [] [6915,6916,6917,6918] [] [] [((0,0),(0,1))] [] none
DISCARD 6914 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6915 [(0,1),(0,0)] D [6913] [] [] [] [((0,0),(0,1))] [6915,6916,6917,6918] CONDITIONAL_S
Y_MEAS 6916 [(0,1)] HALF_D_PLUS_2 [6913] [] [] [] [] [6915,6916,6917,6918] CONDITIONAL_S
IDLE 6917 [(0,0)] HALF_D_PLUS_2 [6913] [] [] [] [] [6915,6916,6917,6918] CONDITIONAL_S
DISCARD 6918 [(0,1)] 0 [6913] [] [] [] [] [6915,6916,6917,6918] CONDITIONAL_S
IDLE 6919 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 6920 [(1,0)] D [] [] [] [] [] [] none
MERGE 6921 [(1,0),(0,0)] D [] [6923,6924,6925,6926] [] [] [((0,0),(1,0))] [] none
DISCARD 6922 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6923 [(1,0),(0,0)] D [6921] [] [] [] [((0,0),(1,0))] [6923,6924,6925,6926] CONDITIONAL_S
Y_MEAS 6924 [(1,0)] HALF_D_PLUS_2 [6921] [] [] [] [] [6923,6924,6925,6926] CONDITIONAL_S
IDLE 6925 [(0,0)] HALF_D_PLUS_2 [6921] [] [] [] [] [6923,6924,6925,6926] CONDITIONAL_S
DISCARD 6926 [(1,0)] 0 [6921] [] [] [] [] [6923,6924,6925,6926] CONDITIONAL_S
IDLE 6927 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 6928 [(0,1)] D [] [] [] [] [] [] none
MERGE 6929 [(0,1),(0,0)] D [] [6931,6932,6933,6934] [] [] [((0,0),(0,1))] [] none
DISCARD 6930 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6931 [(0,1),(0,0)] D [6929] [] [] [] [((0,0),(0,1))] [6931,6932,6933,6934] CONDITIONAL_S
Y_MEAS 6932 [(0,1)] HALF_D_PLUS_2 [6929] [] [] [] [] [6931,6932,6933,6934] CONDITIONAL_S
IDLE 6933 [(0,0)] HALF_D_PLUS_2 [6929] [] [] [] [] [6931,6932,6933,6934] CONDITIONAL_S
DISCARD 6934 [(0,1)] 0 [6929] [] [] [] [] [6931,6932,6933,6934] CONDITIONAL_S
IDLE 6935 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 6936 [(1,0)] D [] [] [] [] [] [] none
MERGE 6937 [(1,0),(0,0)] D [] [6939,6940,6941,6942] [] [] [((0,0),(1,0))] [] none
DISCARD 6938 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6939 [(1,0),(0,0)] D [6937] [] [] [] [((0,0),(1,0))] [6939,6940,6941,6942] CONDITIONAL_S
Y_MEAS 6940 [(1,0)] HALF_D_PLUS_2 [6937] [] [] [] [] [6939,6940,6941,6942] CONDITIONAL_S
IDLE 6941 [(0,0)] HALF_D_PLUS_2 [6937] [] [] [] [] [6939,6940,6941,6942] CONDITIONAL_S
DISCARD 6942 [(1,0)] 0 [6937] [] [] [] [] [6939,6940,6941,6942] CONDITIONAL_S
IDLE 6943 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 6944 [(0,1)] D [] [] [] [] [] [] none
MERGE 6945 [(0,1),(0,0)] D [] [6947,6948,6949,6950] [] [] [((0,0),(0,1))] [] none
DISCARD 6946 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6947 [(0,1),(0,0)] D [6945] [] [] [] [((0,0),(0,1))] [6947,6948,6949,6950] CONDITIONAL_S
Y_MEAS 6948 [(0,1)] HALF_D_PLUS_2 [6945] [] [] [] [] [6947,6948,6949,6950] CONDITIONAL_S
IDLE 6949 [(0,0)] HALF_D_PLUS_2 [6945] [] [] [] [] [6947,6948,6949,6950] CONDITIONAL_S
DISCARD 6950 [(0,1)] 0 [6945] [] [] [] [] [6947,6948,6949,6950] CONDITIONAL_S
IDLE 6951 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 6952 [(1,0)] D [] [] [] [] [] [] none
MERGE 6953 [(1,0),(0,0)] D [] [6955,6956,6957,6958] [] [] [((0,0),(1,0))] [] none
DISCARD 6954 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6955 [(1,0),(0,0)] D [6953] [] [] [] [((0,0),(1,0))] [6955,6956,6957,6958] CONDITIONAL_S
Y_MEAS 6956 [(1,0)] HALF_D_PLUS_2 [6953] [] [] [] [] [6955,6956,6957,6958] CONDITIONAL_S
IDLE 6957 [(0,0)] HALF_D_PLUS_2 [6953] [] [] [] [] [6955,6956,6957,6958] CONDITIONAL_S
DISCARD 6958 [(1,0)] 0 [6953] [] [] [] [] [6955,6956,6957,6958] CONDITIONAL_S
IDLE 6959 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 6960 [(0,1)] D [] [] [] [] [] [] none
MERGE 6961 [(0,1),(0,0)] D [] [6963,6964,6965,6966] [] [] [((0,0),(0,1))] [] none
DISCARD 6962 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6963 [(0,1),(0,0)] D [6961] [] [] [] [((0,0),(0,1))] [6963,6964,6965,6966] CONDITIONAL_S
Y_MEAS 6964 [(0,1)] HALF_D_PLUS_2 [6961] [] [] [] [] [6963,6964,6965,6966] CONDITIONAL_S
IDLE 6965 [(0,0)] HALF_D_PLUS_2 [6961] [] [] [] [] [6963,6964,6965,6966] CONDITIONAL_S
DISCARD 6966 [(0,1)] 0 [6961] [] [] [] [] [6963,6964,6965,6966] CONDITIONAL_S
IDLE 6967 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 6968 [(1,0)] D [] [] [] [] [] [] none
MERGE 6969 [(1,0),(0,0)] D [] [6971,6972,6973,6974] [] [] [((0,0),(1,0))] [] none
DISCARD 6970 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6971 [(1,0),(0,0)] D [6969] [] [] [] [((0,0),(1,0))] [6971,6972,6973,6974] CONDITIONAL_S
Y_MEAS 6972 [(1,0)] HALF_D_PLUS_2 [6969] [] [] [] [] [6971,6972,6973,6974] CONDITIONAL_S
IDLE 6973 [(0,0)] HALF_D_PLUS_2 [6969] [] [] [] [] [6971,6972,6973,6974] CONDITIONAL_S
DISCARD 6974 [(1,0)] 0 [6969] [] [] [] [] [6971,6972,6973,6974] CONDITIONAL_S
IDLE 6975 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 6976 [(0,1)] D [] [] [] [] [] [] none
MERGE 6977 [(0,1),(0,0)] D [] [6979,6980,6981,6982] [] [] [((0,0),(0,1))] [] none
DISCARD 6978 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6979 [(0,1),(0,0)] D [6977] [] [] [] [((0,0),(0,1))] [6979,6980,6981,6982] CONDITIONAL_S
Y_MEAS 6980 [(0,1)] HALF_D_PLUS_2 [6977] [] [] [] [] [6979,6980,6981,6982] CONDITIONAL_S
IDLE 6981 [(0,0)] HALF_D_PLUS_2 [6977] [] [] [] [] [6979,6980,6981,6982] CONDITIONAL_S
DISCARD 6982 [(0,1)] 0 [6977] [] [] [] [] [6979,6980,6981,6982] CONDITIONAL_S
IDLE 6983 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 6984 [(1,0)] D [] [] [] [] [] [] none
MERGE 6985 [(1,0),(0,0)] D [] [6987,6988,6989,6990] [] [] [((0,0),(1,0))] [] none
DISCARD 6986 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6987 [(1,0),(0,0)] D [6985] [] [] [] [((0,0),(1,0))] [6987,6988,6989,6990] CONDITIONAL_S
Y_MEAS 6988 [(1,0)] HALF_D_PLUS_2 [6985] [] [] [] [] [6987,6988,6989,6990] CONDITIONAL_S
IDLE 6989 [(0,0)] HALF_D_PLUS_2 [6985] [] [] [] [] [6987,6988,6989,6990] CONDITIONAL_S
DISCARD 6990 [(1,0)] 0 [6985] [] [] [] [] [6987,6988,6989,6990] CONDITIONAL_S
IDLE 6991 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 6992 [(0,1)] D [] [] [] [] [] [] none
MERGE 6993 [(0,1),(0,0)] D [] [6995,6996,6997,6998] [] [] [((0,0),(0,1))] [] none
DISCARD 6994 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6995 [(0,1),(0,0)] D [6993] [] [] [] [((0,0),(0,1))] [6995,6996,6997,6998] CONDITIONAL_S
Y_MEAS 6996 [(0,1)] HALF_D_PLUS_2 [6993] [] [] [] [] [6995,6996,6997,6998] CONDITIONAL_S
IDLE 6997 [(0,0)] HALF_D_PLUS_2 [6993] [] [] [] [] [6995,6996,6997,6998] CONDITIONAL_S
DISCARD 6998 [(0,1)] 0 [6993] [] [] [] [] [6995,6996,6997,6998] CONDITIONAL_S
IDLE 6999 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 7000 [(1,0)] D [] [] [] [] [] [] none
MERGE 7001 [(1,0),(0,0)] D [] [7003,7004,7005,7006] [] [] [((0,0),(1,0))] [] none
DISCARD 7002 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7003 [(1,0),(0,0)] D [7001] [] [] [] [((0,0),(1,0))] [7003,7004,7005,7006] CONDITIONAL_S
Y_MEAS 7004 [(1,0)] HALF_D_PLUS_2 [7001] [] [] [] [] [7003,7004,7005,7006] CONDITIONAL_S
IDLE 7005 [(0,0)] HALF_D_PLUS_2 [7001] [] [] [] [] [7003,7004,7005,7006] CONDITIONAL_S
DISCARD 7006 [(1,0)] 0 [7001] [] [] [] [] [7003,7004,7005,7006] CONDITIONAL_S
IDLE 7007 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 7008 [(0,1)] D [] [] [] [] [] [] none
MERGE 7009 [(0,1),(0,0)] D [] [7011,7012,7013,7014] [] [] [((0,0),(0,1))] [] none
DISCARD 7010 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7011 [(0,1),(0,0)] D [7009] [] [] [] [((0,0),(0,1))] [7011,7012,7013,7014] CONDITIONAL_S
Y_MEAS 7012 [(0,1)] HALF_D_PLUS_2 [7009] [] [] [] [] [7011,7012,7013,7014] CONDITIONAL_S
IDLE 7013 [(0,0)] HALF_D_PLUS_2 [7009] [] [] [] [] [7011,7012,7013,7014] CONDITIONAL_S
DISCARD 7014 [(0,1)] 0 [7009] [] [] [] [] [7011,7012,7013,7014] CONDITIONAL_S
IDLE 7015 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 7016 [(1,0)] D [] [] [] [] [] [] none
MERGE 7017 [(1,0),(0,0)] D [] [7019,7020,7021,7022] [] [] [((0,0),(1,0))] [] none
DISCARD 7018 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7019 [(1,0),(0,0)] D [7017] [] [] [] [((0,0),(1,0))] [7019,7020,7021,7022] CONDITIONAL_S
Y_MEAS 7020 [(1,0)] HALF_D_PLUS_2 [7017] [] [] [] [] [7019,7020,7021,7022] CONDITIONAL_S
IDLE 7021 [(0,0)] HALF_D_PLUS_2 [7017] [] [] [] [] [7019,7020,7021,7022] CONDITIONAL_S
DISCARD 7022 [(1,0)] 0 [7017] [] [] [] [] [7019,7020,7021,7022] CONDITIONAL_S
IDLE 7023 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 7024 [(0,1)] D [] [] [] [] [] [] none
MERGE 7025 [(0,1),(0,0)] D [] [7027,7028,7029,7030] [] [] [((0,0),(0,1))] [] none
DISCARD 7026 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7027 [(0,1),(0,0)] D [7025] [] [] [] [((0,0),(0,1))] [7027,7028,7029,7030] CONDITIONAL_S
Y_MEAS 7028 [(0,1)] HALF_D_PLUS_2 [7025] [] [] [] [] [7027,7028,7029,7030] CONDITIONAL_S
IDLE 7029 [(0,0)] HALF_D_PLUS_2 [7025] [] [] [] [] [7027,7028,7029,7030] CONDITIONAL_S
DISCARD 7030 [(0,1)] 0 [7025] [] [] [] [] [7027,7028,7029,7030] CONDITIONAL_S
IDLE 7031 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 7032 [(1,0)] D [] [] [] [] [] [] none
MERGE 7033 [(1,0),(0,0)] D [] [7035,7036,7037,7038] [] [] [((0,0),(1,0))] [] none
DISCARD 7034 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7035 [(1,0),(0,0)] D [7033] [] [] [] [((0,0),(1,0))] [7035,7036,7037,7038] CONDITIONAL_S
Y_MEAS 7036 [(1,0)] HALF_D_PLUS_2 [7033] [] [] [] [] [7035,7036,7037,7038] CONDITIONAL_S
IDLE 7037 [(0,0)] HALF_D_PLUS_2 [7033] [] [] [] [] [7035,7036,7037,7038] CONDITIONAL_S
DISCARD 7038 [(1,0)] 0 [7033] [] [] [] [] [7035,7036,7037,7038] CONDITIONAL_S
IDLE 7039 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 7040 [(0,1)] D [] [] [] [] [] [] none
MERGE 7041 [(0,1),(0,0)] D [] [7043,7044,7045,7046] [] [] [((0,0),(0,1))] [] none
DISCARD 7042 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7043 [(0,1),(0,0)] D [7041] [] [] [] [((0,0),(0,1))] [7043,7044,7045,7046] CONDITIONAL_S
Y_MEAS 7044 [(0,1)] HALF_D_PLUS_2 [7041] [] [] [] [] [7043,7044,7045,7046] CONDITIONAL_S
IDLE 7045 [(0,0)] HALF_D_PLUS_2 [7041] [] [] [] [] [7043,7044,7045,7046] CONDITIONAL_S
DISCARD 7046 [(0,1)] 0 [7041] [] [] [] [] [7043,7044,7045,7046] CONDITIONAL_S
IDLE 7047 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 7048 [(1,0)] D [] [] [] [] [] [] none
MERGE 7049 [(1,0),(0,0)] D [] [7051,7052,7053,7054] [] [] [((0,0),(1,0))] [] none
DISCARD 7050 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7051 [(1,0),(0,0)] D [7049] [] [] [] [((0,0),(1,0))] [7051,7052,7053,7054] CONDITIONAL_S
Y_MEAS 7052 [(1,0)] HALF_D_PLUS_2 [7049] [] [] [] [] [7051,7052,7053,7054] CONDITIONAL_S
IDLE 7053 [(0,0)] HALF_D_PLUS_2 [7049] [] [] [] [] [7051,7052,7053,7054] CONDITIONAL_S
DISCARD 7054 [(1,0)] 0 [7049] [] [] [] [] [7051,7052,7053,7054] CONDITIONAL_S
IDLE 7055 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 7056 [(0,1)] D [] [] [] [] [] [] none
MERGE 7057 [(0,1),(0,0)] D [] [7059,7060,7061,7062] [] [] [((0,0),(0,1))] [] none
DISCARD 7058 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7059 [(0,1),(0,0)] D [7057] [] [] [] [((0,0),(0,1))] [7059,7060,7061,7062] CONDITIONAL_S
Y_MEAS 7060 [(0,1)] HALF_D_PLUS_2 [7057] [] [] [] [] [7059,7060,7061,7062] CONDITIONAL_S
IDLE 7061 [(0,0)] HALF_D_PLUS_2 [7057] [] [] [] [] [7059,7060,7061,7062] CONDITIONAL_S
DISCARD 7062 [(0,1)] 0 [7057] [] [] [] [] [7059,7060,7061,7062] CONDITIONAL_S
IDLE 7063 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 7064 [(1,0)] D [] [] [] [] [] [] none
MERGE 7065 [(1,0),(0,0)] D [] [7067,7068,7069,7070] [] [] [((0,0),(1,0))] [] none
DISCARD 7066 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7067 [(1,0),(0,0)] D [7065] [] [] [] [((0,0),(1,0))] [7067,7068,7069,7070] CONDITIONAL_S
Y_MEAS 7068 [(1,0)] HALF_D_PLUS_2 [7065] [] [] [] [] [7067,7068,7069,7070] CONDITIONAL_S
IDLE 7069 [(0,0)] HALF_D_PLUS_2 [7065] [] [] [] [] [7067,7068,7069,7070] CONDITIONAL_S
DISCARD 7070 [(1,0)] 0 [7065] [] [] [] [] [7067,7068,7069,7070] CONDITIONAL_S
IDLE 7071 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 7072 [(0,1)] D [] [] [] [] [] [] none
MERGE 7073 [(0,1),(0,0)] D [] [7075,7076,7077,7078] [] [] [((0,0),(0,1))] [] none
DISCARD 7074 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7075 [(0,1),(0,0)] D [7073] [] [] [] [((0,0),(0,1))] [7075,7076,7077,7078] CONDITIONAL_S
Y_MEAS 7076 [(0,1)] HALF_D_PLUS_2 [7073] [] [] [] [] [7075,7076,7077,7078] CONDITIONAL_S
IDLE 7077 [(0,0)] HALF_D_PLUS_2 [7073] [] [] [] [] [7075,7076,7077,7078] CONDITIONAL_S
DISCARD 7078 [(0,1)] 0 [7073] [] [] [] [] [7075,7076,7077,7078] CONDITIONAL_S
IDLE 7079 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 7080 [(1,0)] D [] [] [] [] [] [] none
MERGE 7081 [(1,0),(0,0)] D [] [7083,7084,7085,7086] [] [] [((0,0),(1,0))] [] none
DISCARD 7082 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7083 [(1,0),(0,0)] D [7081] [] [] [] [((0,0),(1,0))] [7083,7084,7085,7086] CONDITIONAL_S
Y_MEAS 7084 [(1,0)] HALF_D_PLUS_2 [7081] [] [] [] [] [7083,7084,7085,7086] CONDITIONAL_S
IDLE 7085 [(0,0)] HALF_D_PLUS_2 [7081] [] [] [] [] [7083,7084,7085,7086] CONDITIONAL_S
DISCARD 7086 [(1,0)] 0 [7081] [] [] [] [] [7083,7084,7085,7086] CONDITIONAL_S
IDLE 7087 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 7088 [(0,1)] D [] [] [] [] [] [] none
MERGE 7089 [(0,1),(0,0)] D [] [7091,7092,7093,7094] [] [] [((0,0),(0,1))] [] none
DISCARD 7090 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7091 [(0,1),(0,0)] D [7089] [] [] [] [((0,0),(0,1))] [7091,7092,7093,7094] CONDITIONAL_S
Y_MEAS 7092 [(0,1)] HALF_D_PLUS_2 [7089] [] [] [] [] [7091,7092,7093,7094] CONDITIONAL_S
IDLE 7093 [(0,0)] HALF_D_PLUS_2 [7089] [] [] [] [] [7091,7092,7093,7094] CONDITIONAL_S
DISCARD 7094 [(0,1)] 0 [7089] [] [] [] [] [7091,7092,7093,7094] CONDITIONAL_S
IDLE 7095 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 7096 [(1,0)] D [] [] [] [] [] [] none
MERGE 7097 [(1,0),(0,0)] D [] [7099,7100,7101,7102] [] [] [((0,0),(1,0))] [] none
DISCARD 7098 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7099 [(1,0),(0,0)] D [7097] [] [] [] [((0,0),(1,0))] [7099,7100,7101,7102] CONDITIONAL_S
Y_MEAS 7100 [(1,0)] HALF_D_PLUS_2 [7097] [] [] [] [] [7099,7100,7101,7102] CONDITIONAL_S
IDLE 7101 [(0,0)] HALF_D_PLUS_2 [7097] [] [] [] [] [7099,7100,7101,7102] CONDITIONAL_S
DISCARD 7102 [(1,0)] 0 [7097] [] [] [] [] [7099,7100,7101,7102] CONDITIONAL_S
IDLE 7103 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 7104 [(0,1)] D [] [] [] [] [] [] none
MERGE 7105 [(0,1),(0,0)] D [] [7107,7108,7109,7110] [] [] [((0,0),(0,1))] [] none
DISCARD 7106 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7107 [(0,1),(0,0)] D [7105] [] [] [] [((0,0),(0,1))] [7107,7108,7109,7110] CONDITIONAL_S
Y_MEAS 7108 [(0,1)] HALF_D_PLUS_2 [7105] [] [] [] [] [7107,7108,7109,7110] CONDITIONAL_S
IDLE 7109 [(0,0)] HALF_D_PLUS_2 [7105] [] [] [] [] [7107,7108,7109,7110] CONDITIONAL_S
DISCARD 7110 [(0,1)] 0 [7105] [] [] [] [] [7107,7108,7109,7110] CONDITIONAL_S
IDLE 7111 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 7112 [(1,0)] D [] [] [] [] [] [] none
MERGE 7113 [(1,0),(0,0)] D [] [7115,7116,7117,7118] [] [] [((0,0),(1,0))] [] none
DISCARD 7114 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7115 [(1,0),(0,0)] D [7113] [] [] [] [((0,0),(1,0))] [7115,7116,7117,7118] CONDITIONAL_S
Y_MEAS 7116 [(1,0)] HALF_D_PLUS_2 [7113] [] [] [] [] [7115,7116,7117,7118] CONDITIONAL_S
IDLE 7117 [(0,0)] HALF_D_PLUS_2 [7113] [] [] [] [] [7115,7116,7117,7118] CONDITIONAL_S
DISCARD 7118 [(1,0)] 0 [7113] [] [] [] [] [7115,7116,7117,7118] CONDITIONAL_S
IDLE 7119 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 7120 [(0,1)] D [] [] [] [] [] [] none
MERGE 7121 [(0,1),(0,0)] D [] [7123,7124,7125,7126] [] [] [((0,0),(0,1))] [] none
DISCARD 7122 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7123 [(0,1),(0,0)] D [7121] [] [] [] [((0,0),(0,1))] [7123,7124,7125,7126] CONDITIONAL_S
Y_MEAS 7124 [(0,1)] HALF_D_PLUS_2 [7121] [] [] [] [] [7123,7124,7125,7126] CONDITIONAL_S
IDLE 7125 [(0,0)] HALF_D_PLUS_2 [7121] [] [] [] [] [7123,7124,7125,7126] CONDITIONAL_S
DISCARD 7126 [(0,1)] 0 [7121] [] [] [] [] [7123,7124,7125,7126] CONDITIONAL_S
IDLE 7127 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 7128 [(1,0)] D [] [] [] [] [] [] none
MERGE 7129 [(1,0),(0,0)] D [] [7131,7132,7133,7134] [] [] [((0,0),(1,0))] [] none
DISCARD 7130 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7131 [(1,0),(0,0)] D [7129] [] [] [] [((0,0),(1,0))] [7131,7132,7133,7134] CONDITIONAL_S
Y_MEAS 7132 [(1,0)] HALF_D_PLUS_2 [7129] [] [] [] [] [7131,7132,7133,7134] CONDITIONAL_S
IDLE 7133 [(0,0)] HALF_D_PLUS_2 [7129] [] [] [] [] [7131,7132,7133,7134] CONDITIONAL_S
DISCARD 7134 [(1,0)] 0 [7129] [] [] [] [] [7131,7132,7133,7134] CONDITIONAL_S
IDLE 7135 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 7136 [(0,1)] D [] [] [] [] [] [] none
MERGE 7137 [(0,1),(0,0)] D [] [7139,7140,7141,7142] [] [] [((0,0),(0,1))] [] none
DISCARD 7138 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7139 [(0,1),(0,0)] D [7137] [] [] [] [((0,0),(0,1))] [7139,7140,7141,7142] CONDITIONAL_S
Y_MEAS 7140 [(0,1)] HALF_D_PLUS_2 [7137] [] [] [] [] [7139,7140,7141,7142] CONDITIONAL_S
IDLE 7141 [(0,0)] HALF_D_PLUS_2 [7137] [] [] [] [] [7139,7140,7141,7142] CONDITIONAL_S
DISCARD 7142 [(0,1)] 0 [7137] [] [] [] [] [7139,7140,7141,7142] CONDITIONAL_S
IDLE 7143 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 7144 [(1,0)] D [] [] [] [] [] [] none
MERGE 7145 [(1,0),(0,0)] D [] [7147,7148,7149,7150] [] [] [((0,0),(1,0))] [] none
DISCARD 7146 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7147 [(1,0),(0,0)] D [7145] [] [] [] [((0,0),(1,0))] [7147,7148,7149,7150] CONDITIONAL_S
Y_MEAS 7148 [(1,0)] HALF_D_PLUS_2 [7145] [] [] [] [] [7147,7148,7149,7150] CONDITIONAL_S
IDLE 7149 [(0,0)] HALF_D_PLUS_2 [7145] [] [] [] [] [7147,7148,7149,7150] CONDITIONAL_S
DISCARD 7150 [(1,0)] 0 [7145] [] [] [] [] [7147,7148,7149,7150] CONDITIONAL_S
IDLE 7151 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 7152 [(0,1)] D [] [] [] [] [] [] none
MERGE 7153 [(0,1),(0,0)] D [] [7155,7156,7157,7158] [] [] [((0,0),(0,1))] [] none
DISCARD 7154 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7155 [(0,1),(0,0)] D [7153] [] [] [] [((0,0),(0,1))] [7155,7156,7157,7158] CONDITIONAL_S
Y_MEAS 7156 [(0,1)] HALF_D_PLUS_2 [7153] [] [] [] [] [7155,7156,7157,7158] CONDITIONAL_S
IDLE 7157 [(0,0)] HALF_D_PLUS_2 [7153] [] [] [] [] [7155,7156,7157,7158] CONDITIONAL_S
DISCARD 7158 [(0,1)] 0 [7153] [] [] [] [] [7155,7156,7157,7158] CONDITIONAL_S
IDLE 7159 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 7160 [(1,0)] D [] [] [] [] [] [] none
MERGE 7161 [(1,0),(0,0)] D [] [7163,7164,7165,7166] [] [] [((0,0),(1,0))] [] none
DISCARD 7162 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7163 [(1,0),(0,0)] D [7161] [] [] [] [((0,0),(1,0))] [7163,7164,7165,7166] CONDITIONAL_S
Y_MEAS 7164 [(1,0)] HALF_D_PLUS_2 [7161] [] [] [] [] [7163,7164,7165,7166] CONDITIONAL_S
IDLE 7165 [(0,0)] HALF_D_PLUS_2 [7161] [] [] [] [] [7163,7164,7165,7166] CONDITIONAL_S
DISCARD 7166 [(1,0)] 0 [7161] [] [] [] [] [7163,7164,7165,7166] CONDITIONAL_S
IDLE 7167 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 7168 [(0,1)] D [] [] [] [] [] [] none
MERGE 7169 [(0,1),(0,0)] D [] [7171,7172,7173,7174] [] [] [((0,0),(0,1))] [] none
DISCARD 7170 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7171 [(0,1),(0,0)] D [7169] [] [] [] [((0,0),(0,1))] [7171,7172,7173,7174] CONDITIONAL_S
Y_MEAS 7172 [(0,1)] HALF_D_PLUS_2 [7169] [] [] [] [] [7171,7172,7173,7174] CONDITIONAL_S
IDLE 7173 [(0,0)] HALF_D_PLUS_2 [7169] [] [] [] [] [7171,7172,7173,7174] CONDITIONAL_S
DISCARD 7174 [(0,1)] 0 [7169] [] [] [] [] [7171,7172,7173,7174] CONDITIONAL_S
IDLE 7175 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 7176 [(1,0)] D [] [] [] [] [] [] none
MERGE 7177 [(1,0),(0,0)] D [] [7179,7180,7181,7182] [] [] [((0,0),(1,0))] [] none
DISCARD 7178 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7179 [(1,0),(0,0)] D [7177] [] [] [] [((0,0),(1,0))] [7179,7180,7181,7182] CONDITIONAL_S
Y_MEAS 7180 [(1,0)] HALF_D_PLUS_2 [7177] [] [] [] [] [7179,7180,7181,7182] CONDITIONAL_S
IDLE 7181 [(0,0)] HALF_D_PLUS_2 [7177] [] [] [] [] [7179,7180,7181,7182] CONDITIONAL_S
DISCARD 7182 [(1,0)] 0 [7177] [] [] [] [] [7179,7180,7181,7182] CONDITIONAL_S
IDLE 7183 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 7184 [(0,1)] D [] [] [] [] [] [] none
MERGE 7185 [(0,1),(0,0)] D [] [7187,7188,7189,7190] [] [] [((0,0),(0,1))] [] none
DISCARD 7186 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7187 [(0,1),(0,0)] D [7185] [] [] [] [((0,0),(0,1))] [7187,7188,7189,7190] CONDITIONAL_S
Y_MEAS 7188 [(0,1)] HALF_D_PLUS_2 [7185] [] [] [] [] [7187,7188,7189,7190] CONDITIONAL_S
IDLE 7189 [(0,0)] HALF_D_PLUS_2 [7185] [] [] [] [] [7187,7188,7189,7190] CONDITIONAL_S
DISCARD 7190 [(0,1)] 0 [7185] [] [] [] [] [7187,7188,7189,7190] CONDITIONAL_S
IDLE 7191 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 7192 [(1,0)] D [] [] [] [] [] [] none
MERGE 7193 [(1,0),(0,0)] D [] [7195,7196,7197,7198] [] [] [((0,0),(1,0))] [] none
DISCARD 7194 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7195 [(1,0),(0,0)] D [7193] [] [] [] [((0,0),(1,0))] [7195,7196,7197,7198] CONDITIONAL_S
Y_MEAS 7196 [(1,0)] HALF_D_PLUS_2 [7193] [] [] [] [] [7195,7196,7197,7198] CONDITIONAL_S
IDLE 7197 [(0,0)] HALF_D_PLUS_2 [7193] [] [] [] [] [7195,7196,7197,7198] CONDITIONAL_S
DISCARD 7198 [(1,0)] 0 [7193] [] [] [] [] [7195,7196,7197,7198] CONDITIONAL_S
IDLE 7199 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 7200 [(0,1)] D [] [] [] [] [] [] none
MERGE 7201 [(0,1),(0,0)] D [] [7203,7204,7205,7206] [] [] [((0,0),(0,1))] [] none
DISCARD 7202 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7203 [(0,1),(0,0)] D [7201] [] [] [] [((0,0),(0,1))] [7203,7204,7205,7206] CONDITIONAL_S
Y_MEAS 7204 [(0,1)] HALF_D_PLUS_2 [7201] [] [] [] [] [7203,7204,7205,7206] CONDITIONAL_S
IDLE 7205 [(0,0)] HALF_D_PLUS_2 [7201] [] [] [] [] [7203,7204,7205,7206] CONDITIONAL_S
DISCARD 7206 [(0,1)] 0 [7201] [] [] [] [] [7203,7204,7205,7206] CONDITIONAL_S
IDLE 7207 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 7208 [(1,0)] D [] [] [] [] [] [] none
MERGE 7209 [(1,0),(0,0)] D [] [7211,7212,7213,7214] [] [] [((0,0),(1,0))] [] none
DISCARD 7210 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7211 [(1,0),(0,0)] D [7209] [] [] [] [((0,0),(1,0))] [7211,7212,7213,7214] CONDITIONAL_S
Y_MEAS 7212 [(1,0)] HALF_D_PLUS_2 [7209] [] [] [] [] [7211,7212,7213,7214] CONDITIONAL_S
IDLE 7213 [(0,0)] HALF_D_PLUS_2 [7209] [] [] [] [] [7211,7212,7213,7214] CONDITIONAL_S
DISCARD 7214 [(1,0)] 0 [7209] [] [] [] [] [7211,7212,7213,7214] CONDITIONAL_S
IDLE 7215 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 7216 [(0,1)] D [] [] [] [] [] [] none
MERGE 7217 [(0,1),(0,0)] D [] [7219,7220,7221,7222] [] [] [((0,0),(0,1))] [] none
DISCARD 7218 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7219 [(0,1),(0,0)] D [7217] [] [] [] [((0,0),(0,1))] [7219,7220,7221,7222] CONDITIONAL_S
Y_MEAS 7220 [(0,1)] HALF_D_PLUS_2 [7217] [] [] [] [] [7219,7220,7221,7222] CONDITIONAL_S
IDLE 7221 [(0,0)] HALF_D_PLUS_2 [7217] [] [] [] [] [7219,7220,7221,7222] CONDITIONAL_S
DISCARD 7222 [(0,1)] 0 [7217] [] [] [] [] [7219,7220,7221,7222] CONDITIONAL_S
IDLE 7223 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 7224 [(1,0)] D [] [] [] [] [] [] none
MERGE 7225 [(1,0),(0,0)] D [] [7227,7228,7229,7230] [] [] [((0,0),(1,0))] [] none
DISCARD 7226 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7227 [(1,0),(0,0)] D [7225] [] [] [] [((0,0),(1,0))] [7227,7228,7229,7230] CONDITIONAL_S
Y_MEAS 7228 [(1,0)] HALF_D_PLUS_2 [7225] [] [] [] [] [7227,7228,7229,7230] CONDITIONAL_S
IDLE 7229 [(0,0)] HALF_D_PLUS_2 [7225] [] [] [] [] [7227,7228,7229,7230] CONDITIONAL_S
DISCARD 7230 [(1,0)] 0 [7225] [] [] [] [] [7227,7228,7229,7230] CONDITIONAL_S
IDLE 7231 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 7232 [(0,1)] D [] [] [] [] [] [] none
MERGE 7233 [(0,1),(0,0)] D [] [7235,7236,7237,7238] [] [] [((0,0),(0,1))] [] none
DISCARD 7234 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7235 [(0,1),(0,0)] D [7233] [] [] [] [((0,0),(0,1))] [7235,7236,7237,7238] CONDITIONAL_S
Y_MEAS 7236 [(0,1)] HALF_D_PLUS_2 [7233] [] [] [] [] [7235,7236,7237,7238] CONDITIONAL_S
IDLE 7237 [(0,0)] HALF_D_PLUS_2 [7233] [] [] [] [] [7235,7236,7237,7238] CONDITIONAL_S
DISCARD 7238 [(0,1)] 0 [7233] [] [] [] [] [7235,7236,7237,7238] CONDITIONAL_S
IDLE 7239 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 7240 [(1,0)] D [] [] [] [] [] [] none
MERGE 7241 [(1,0),(0,0)] D [] [7243,7244,7245,7246] [] [] [((0,0),(1,0))] [] none
DISCARD 7242 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7243 [(1,0),(0,0)] D [7241] [] [] [] [((0,0),(1,0))] [7243,7244,7245,7246] CONDITIONAL_S
Y_MEAS 7244 [(1,0)] HALF_D_PLUS_2 [7241] [] [] [] [] [7243,7244,7245,7246] CONDITIONAL_S
IDLE 7245 [(0,0)] HALF_D_PLUS_2 [7241] [] [] [] [] [7243,7244,7245,7246] CONDITIONAL_S
DISCARD 7246 [(1,0)] 0 [7241] [] [] [] [] [7243,7244,7245,7246] CONDITIONAL_S
IDLE 7247 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 7248 [(0,1)] D [] [] [] [] [] [] none
MERGE 7249 [(0,1),(0,0)] D [] [7251,7252,7253,7254] [] [] [((0,0),(0,1))] [] none
DISCARD 7250 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7251 [(0,1),(0,0)] D [7249] [] [] [] [((0,0),(0,1))] [7251,7252,7253,7254] CONDITIONAL_S
Y_MEAS 7252 [(0,1)] HALF_D_PLUS_2 [7249] [] [] [] [] [7251,7252,7253,7254] CONDITIONAL_S
IDLE 7253 [(0,0)] HALF_D_PLUS_2 [7249] [] [] [] [] [7251,7252,7253,7254] CONDITIONAL_S
DISCARD 7254 [(0,1)] 0 [7249] [] [] [] [] [7251,7252,7253,7254] CONDITIONAL_S
IDLE 7255 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 7256 [(1,0)] D [] [] [] [] [] [] none
MERGE 7257 [(1,0),(0,0)] D [] [7259,7260,7261,7262] [] [] [((0,0),(1,0))] [] none
DISCARD 7258 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7259 [(1,0),(0,0)] D [7257] [] [] [] [((0,0),(1,0))] [7259,7260,7261,7262] CONDITIONAL_S
Y_MEAS 7260 [(1,0)] HALF_D_PLUS_2 [7257] [] [] [] [] [7259,7260,7261,7262] CONDITIONAL_S
IDLE 7261 [(0,0)] HALF_D_PLUS_2 [7257] [] [] [] [] [7259,7260,7261,7262] CONDITIONAL_S
DISCARD 7262 [(1,0)] 0 [7257] [] [] [] [] [7259,7260,7261,7262] CONDITIONAL_S
IDLE 7263 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 7264 [(0,1)] D [] [] [] [] [] [] none
MERGE 7265 [(0,1),(0,0)] D [] [7267,7268,7269,7270] [] [] [((0,0),(0,1))] [] none
DISCARD 7266 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7267 [(0,1),(0,0)] D [7265] [] [] [] [((0,0),(0,1))] [7267,7268,7269,7270] CONDITIONAL_S
Y_MEAS 7268 [(0,1)] HALF_D_PLUS_2 [7265] [] [] [] [] [7267,7268,7269,7270] CONDITIONAL_S
IDLE 7269 [(0,0)] HALF_D_PLUS_2 [7265] [] [] [] [] [7267,7268,7269,7270] CONDITIONAL_S
DISCARD 7270 [(0,1)] 0 [7265] [] [] [] [] [7267,7268,7269,7270] CONDITIONAL_S
IDLE 7271 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 7272 [(1,0)] D [] [] [] [] [] [] none
MERGE 7273 [(1,0),(0,0)] D [] [7275,7276,7277,7278] [] [] [((0,0),(1,0))] [] none
DISCARD 7274 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7275 [(1,0),(0,0)] D [7273] [] [] [] [((0,0),(1,0))] [7275,7276,7277,7278] CONDITIONAL_S
Y_MEAS 7276 [(1,0)] HALF_D_PLUS_2 [7273] [] [] [] [] [7275,7276,7277,7278] CONDITIONAL_S
IDLE 7277 [(0,0)] HALF_D_PLUS_2 [7273] [] [] [] [] [7275,7276,7277,7278] CONDITIONAL_S
DISCARD 7278 [(1,0)] 0 [7273] [] [] [] [] [7275,7276,7277,7278] CONDITIONAL_S
IDLE 7279 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 7280 [(0,1)] D [] [] [] [] [] [] none
MERGE 7281 [(0,1),(0,0)] D [] [7283,7284,7285,7286] [] [] [((0,0),(0,1))] [] none
DISCARD 7282 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7283 [(0,1),(0,0)] D [7281] [] [] [] [((0,0),(0,1))] [7283,7284,7285,7286] CONDITIONAL_S
Y_MEAS 7284 [(0,1)] HALF_D_PLUS_2 [7281] [] [] [] [] [7283,7284,7285,7286] CONDITIONAL_S
IDLE 7285 [(0,0)] HALF_D_PLUS_2 [7281] [] [] [] [] [7283,7284,7285,7286] CONDITIONAL_S
DISCARD 7286 [(0,1)] 0 [7281] [] [] [] [] [7283,7284,7285,7286] CONDITIONAL_S
IDLE 7287 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 7288 [(1,0)] D [] [] [] [] [] [] none
MERGE 7289 [(1,0),(0,0)] D [] [7291,7292,7293,7294] [] [] [((0,0),(1,0))] [] none
DISCARD 7290 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7291 [(1,0),(0,0)] D [7289] [] [] [] [((0,0),(1,0))] [7291,7292,7293,7294] CONDITIONAL_S
Y_MEAS 7292 [(1,0)] HALF_D_PLUS_2 [7289] [] [] [] [] [7291,7292,7293,7294] CONDITIONAL_S
IDLE 7293 [(0,0)] HALF_D_PLUS_2 [7289] [] [] [] [] [7291,7292,7293,7294] CONDITIONAL_S
DISCARD 7294 [(1,0)] 0 [7289] [] [] [] [] [7291,7292,7293,7294] CONDITIONAL_S
IDLE 7295 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 7296 [(0,1)] D [] [] [] [] [] [] none
MERGE 7297 [(0,1),(0,0)] D [] [7299,7300,7301,7302] [] [] [((0,0),(0,1))] [] none
DISCARD 7298 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7299 [(0,1),(0,0)] D [7297] [] [] [] [((0,0),(0,1))] [7299,7300,7301,7302] CONDITIONAL_S
Y_MEAS 7300 [(0,1)] HALF_D_PLUS_2 [7297] [] [] [] [] [7299,7300,7301,7302] CONDITIONAL_S
IDLE 7301 [(0,0)] HALF_D_PLUS_2 [7297] [] [] [] [] [7299,7300,7301,7302] CONDITIONAL_S
DISCARD 7302 [(0,1)] 0 [7297] [] [] [] [] [7299,7300,7301,7302] CONDITIONAL_S
IDLE 7303 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 7304 [(1,0)] D [] [] [] [] [] [] none
MERGE 7305 [(1,0),(0,0)] D [] [7307,7308,7309,7310] [] [] [((0,0),(1,0))] [] none
DISCARD 7306 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7307 [(1,0),(0,0)] D [7305] [] [] [] [((0,0),(1,0))] [7307,7308,7309,7310] CONDITIONAL_S
Y_MEAS 7308 [(1,0)] HALF_D_PLUS_2 [7305] [] [] [] [] [7307,7308,7309,7310] CONDITIONAL_S
IDLE 7309 [(0,0)] HALF_D_PLUS_2 [7305] [] [] [] [] [7307,7308,7309,7310] CONDITIONAL_S
DISCARD 7310 [(1,0)] 0 [7305] [] [] [] [] [7307,7308,7309,7310] CONDITIONAL_S
IDLE 7311 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 7312 [(0,1)] D [] [] [] [] [] [] none
MERGE 7313 [(0,1),(0,0)] D [] [7315,7316,7317,7318] [] [] [((0,0),(0,1))] [] none
DISCARD 7314 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7315 [(0,1),(0,0)] D [7313] [] [] [] [((0,0),(0,1))] [7315,7316,7317,7318] CONDITIONAL_S
Y_MEAS 7316 [(0,1)] HALF_D_PLUS_2 [7313] [] [] [] [] [7315,7316,7317,7318] CONDITIONAL_S
IDLE 7317 [(0,0)] HALF_D_PLUS_2 [7313] [] [] [] [] [7315,7316,7317,7318] CONDITIONAL_S
DISCARD 7318 [(0,1)] 0 [7313] [] [] [] [] [7315,7316,7317,7318] CONDITIONAL_S
IDLE 7319 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 7320 [(1,0)] D [] [] [] [] [] [] none
MERGE 7321 [(1,0),(0,0)] D [] [7323,7324,7325,7326] [] [] [((0,0),(1,0))] [] none
DISCARD 7322 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7323 [(1,0),(0,0)] D [7321] [] [] [] [((0,0),(1,0))] [7323,7324,7325,7326] CONDITIONAL_S
Y_MEAS 7324 [(1,0)] HALF_D_PLUS_2 [7321] [] [] [] [] [7323,7324,7325,7326] CONDITIONAL_S
IDLE 7325 [(0,0)] HALF_D_PLUS_2 [7321] [] [] [] [] [7323,7324,7325,7326] CONDITIONAL_S
DISCARD 7326 [(1,0)] 0 [7321] [] [] [] [] [7323,7324,7325,7326] CONDITIONAL_S
IDLE 7327 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7328 [(0,1)] D [] [] [] [] [] [] none
MERGE 7329 [(0,1),(0,0)] D [] [7331,7332,7333,7334] [] [] [((0,0),(0,1))] [] none
DISCARD 7330 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7331 [(0,1),(0,0)] D [7329] [] [] [] [((0,0),(0,1))] [7331,7332,7333,7334] CONDITIONAL_S
Y_MEAS 7332 [(0,1)] HALF_D_PLUS_2 [7329] [] [] [] [] [7331,7332,7333,7334] CONDITIONAL_S
IDLE 7333 [(0,0)] HALF_D_PLUS_2 [7329] [] [] [] [] [7331,7332,7333,7334] CONDITIONAL_S
DISCARD 7334 [(0,1)] 0 [7329] [] [] [] [] [7331,7332,7333,7334] CONDITIONAL_S
IDLE 7335 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 7336 [(1,0)] D [] [] [] [] [] [] none
MERGE 7337 [(1,0),(0,0)] D [] [7339,7340,7341,7342] [] [] [((0,0),(1,0))] [] none
DISCARD 7338 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7339 [(1,0),(0,0)] D [7337] [] [] [] [((0,0),(1,0))] [7339,7340,7341,7342] CONDITIONAL_S
Y_MEAS 7340 [(1,0)] HALF_D_PLUS_2 [7337] [] [] [] [] [7339,7340,7341,7342] CONDITIONAL_S
IDLE 7341 [(0,0)] HALF_D_PLUS_2 [7337] [] [] [] [] [7339,7340,7341,7342] CONDITIONAL_S
DISCARD 7342 [(1,0)] 0 [7337] [] [] [] [] [7339,7340,7341,7342] CONDITIONAL_S
IDLE 7343 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 7344 [(0,1)] D [] [] [] [] [] [] none
MERGE 7345 [(0,1),(0,0)] D [] [7347,7348,7349,7350] [] [] [((0,0),(0,1))] [] none
DISCARD 7346 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7347 [(0,1),(0,0)] D [7345] [] [] [] [((0,0),(0,1))] [7347,7348,7349,7350] CONDITIONAL_S
Y_MEAS 7348 [(0,1)] HALF_D_PLUS_2 [7345] [] [] [] [] [7347,7348,7349,7350] CONDITIONAL_S
IDLE 7349 [(0,0)] HALF_D_PLUS_2 [7345] [] [] [] [] [7347,7348,7349,7350] CONDITIONAL_S
DISCARD 7350 [(0,1)] 0 [7345] [] [] [] [] [7347,7348,7349,7350] CONDITIONAL_S
IDLE 7351 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 7352 [(1,0)] D [] [] [] [] [] [] none
MERGE 7353 [(1,0),(0,0)] D [] [7355,7356,7357,7358] [] [] [((0,0),(1,0))] [] none
DISCARD 7354 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7355 [(1,0),(0,0)] D [7353] [] [] [] [((0,0),(1,0))] [7355,7356,7357,7358] CONDITIONAL_S
Y_MEAS 7356 [(1,0)] HALF_D_PLUS_2 [7353] [] [] [] [] [7355,7356,7357,7358] CONDITIONAL_S
IDLE 7357 [(0,0)] HALF_D_PLUS_2 [7353] [] [] [] [] [7355,7356,7357,7358] CONDITIONAL_S
DISCARD 7358 [(1,0)] 0 [7353] [] [] [] [] [7355,7356,7357,7358] CONDITIONAL_S
IDLE 7359 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 7360 [(0,1)] D [] [] [] [] [] [] none
MERGE 7361 [(0,1),(0,0)] D [] [7363,7364,7365,7366] [] [] [((0,0),(0,1))] [] none
DISCARD 7362 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7363 [(0,1),(0,0)] D [7361] [] [] [] [((0,0),(0,1))] [7363,7364,7365,7366] CONDITIONAL_S
Y_MEAS 7364 [(0,1)] HALF_D_PLUS_2 [7361] [] [] [] [] [7363,7364,7365,7366] CONDITIONAL_S
IDLE 7365 [(0,0)] HALF_D_PLUS_2 [7361] [] [] [] [] [7363,7364,7365,7366] CONDITIONAL_S
DISCARD 7366 [(0,1)] 0 [7361] [] [] [] [] [7363,7364,7365,7366] CONDITIONAL_S
IDLE 7367 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 7368 [(1,0)] D [] [] [] [] [] [] none
MERGE 7369 [(1,0),(0,0)] D [] [7371,7372,7373,7374] [] [] [((0,0),(1,0))] [] none
DISCARD 7370 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7371 [(1,0),(0,0)] D [7369] [] [] [] [((0,0),(1,0))] [7371,7372,7373,7374] CONDITIONAL_S
Y_MEAS 7372 [(1,0)] HALF_D_PLUS_2 [7369] [] [] [] [] [7371,7372,7373,7374] CONDITIONAL_S
IDLE 7373 [(0,0)] HALF_D_PLUS_2 [7369] [] [] [] [] [7371,7372,7373,7374] CONDITIONAL_S
DISCARD 7374 [(1,0)] 0 [7369] [] [] [] [] [7371,7372,7373,7374] CONDITIONAL_S
IDLE 7375 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 7376 [(0,1)] D [] [] [] [] [] [] none
MERGE 7377 [(0,1),(0,0)] D [] [7379,7380,7381,7382] [] [] [((0,0),(0,1))] [] none
DISCARD 7378 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7379 [(0,1),(0,0)] D [7377] [] [] [] [((0,0),(0,1))] [7379,7380,7381,7382] CONDITIONAL_S
Y_MEAS 7380 [(0,1)] HALF_D_PLUS_2 [7377] [] [] [] [] [7379,7380,7381,7382] CONDITIONAL_S
IDLE 7381 [(0,0)] HALF_D_PLUS_2 [7377] [] [] [] [] [7379,7380,7381,7382] CONDITIONAL_S
DISCARD 7382 [(0,1)] 0 [7377] [] [] [] [] [7379,7380,7381,7382] CONDITIONAL_S
IDLE 7383 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 7384 [(1,0)] D [] [] [] [] [] [] none
MERGE 7385 [(1,0),(0,0)] D [] [7387,7388,7389,7390] [] [] [((0,0),(1,0))] [] none
DISCARD 7386 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7387 [(1,0),(0,0)] D [7385] [] [] [] [((0,0),(1,0))] [7387,7388,7389,7390] CONDITIONAL_S
Y_MEAS 7388 [(1,0)] HALF_D_PLUS_2 [7385] [] [] [] [] [7387,7388,7389,7390] CONDITIONAL_S
IDLE 7389 [(0,0)] HALF_D_PLUS_2 [7385] [] [] [] [] [7387,7388,7389,7390] CONDITIONAL_S
DISCARD 7390 [(1,0)] 0 [7385] [] [] [] [] [7387,7388,7389,7390] CONDITIONAL_S
IDLE 7391 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 7392 [(0,1)] D [] [] [] [] [] [] none
MERGE 7393 [(0,1),(0,0)] D [] [7395,7396,7397,7398] [] [] [((0,0),(0,1))] [] none
DISCARD 7394 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7395 [(0,1),(0,0)] D [7393] [] [] [] [((0,0),(0,1))] [7395,7396,7397,7398] CONDITIONAL_S
Y_MEAS 7396 [(0,1)] HALF_D_PLUS_2 [7393] [] [] [] [] [7395,7396,7397,7398] CONDITIONAL_S
IDLE 7397 [(0,0)] HALF_D_PLUS_2 [7393] [] [] [] [] [7395,7396,7397,7398] CONDITIONAL_S
DISCARD 7398 [(0,1)] 0 [7393] [] [] [] [] [7395,7396,7397,7398] CONDITIONAL_S
IDLE 7399 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 7400 [(1,0)] D [] [] [] [] [] [] none
MERGE 7401 [(1,0),(0,0)] D [] [7403,7404,7405,7406] [] [] [((0,0),(1,0))] [] none
DISCARD 7402 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7403 [(1,0),(0,0)] D [7401] [] [] [] [((0,0),(1,0))] [7403,7404,7405,7406] CONDITIONAL_S
Y_MEAS 7404 [(1,0)] HALF_D_PLUS_2 [7401] [] [] [] [] [7403,7404,7405,7406] CONDITIONAL_S
IDLE 7405 [(0,0)] HALF_D_PLUS_2 [7401] [] [] [] [] [7403,7404,7405,7406] CONDITIONAL_S
DISCARD 7406 [(1,0)] 0 [7401] [] [] [] [] [7403,7404,7405,7406] CONDITIONAL_S
IDLE 7407 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7408 [(0,1)] D [] [] [] [] [] [] none
MERGE 7409 [(0,1),(0,0)] D [] [7411,7412,7413,7414] [] [] [((0,0),(0,1))] [] none
DISCARD 7410 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7411 [(0,1),(0,0)] D [7409] [] [] [] [((0,0),(0,1))] [7411,7412,7413,7414] CONDITIONAL_S
Y_MEAS 7412 [(0,1)] HALF_D_PLUS_2 [7409] [] [] [] [] [7411,7412,7413,7414] CONDITIONAL_S
IDLE 7413 [(0,0)] HALF_D_PLUS_2 [7409] [] [] [] [] [7411,7412,7413,7414] CONDITIONAL_S
DISCARD 7414 [(0,1)] 0 [7409] [] [] [] [] [7411,7412,7413,7414] CONDITIONAL_S
IDLE 7415 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 7416 [(1,0)] D [] [] [] [] [] [] none
MERGE 7417 [(1,0),(0,0)] D [] [7419,7420,7421,7422] [] [] [((0,0),(1,0))] [] none
DISCARD 7418 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7419 [(1,0),(0,0)] D [7417] [] [] [] [((0,0),(1,0))] [7419,7420,7421,7422] CONDITIONAL_S
Y_MEAS 7420 [(1,0)] HALF_D_PLUS_2 [7417] [] [] [] [] [7419,7420,7421,7422] CONDITIONAL_S
IDLE 7421 [(0,0)] HALF_D_PLUS_2 [7417] [] [] [] [] [7419,7420,7421,7422] CONDITIONAL_S
DISCARD 7422 [(1,0)] 0 [7417] [] [] [] [] [7419,7420,7421,7422] CONDITIONAL_S
IDLE 7423 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 7424 [(0,1)] D [] [] [] [] [] [] none
MERGE 7425 [(0,1),(0,0)] D [] [7427,7428,7429,7430] [] [] [((0,0),(0,1))] [] none
DISCARD 7426 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7427 [(0,1),(0,0)] D [7425] [] [] [] [((0,0),(0,1))] [7427,7428,7429,7430] CONDITIONAL_S
Y_MEAS 7428 [(0,1)] HALF_D_PLUS_2 [7425] [] [] [] [] [7427,7428,7429,7430] CONDITIONAL_S
IDLE 7429 [(0,0)] HALF_D_PLUS_2 [7425] [] [] [] [] [7427,7428,7429,7430] CONDITIONAL_S
DISCARD 7430 [(0,1)] 0 [7425] [] [] [] [] [7427,7428,7429,7430] CONDITIONAL_S
IDLE 7431 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 7432 [(1,0)] D [] [] [] [] [] [] none
MERGE 7433 [(1,0),(0,0)] D [] [7435,7436,7437,7438] [] [] [((0,0),(1,0))] [] none
DISCARD 7434 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7435 [(1,0),(0,0)] D [7433] [] [] [] [((0,0),(1,0))] [7435,7436,7437,7438] CONDITIONAL_S
Y_MEAS 7436 [(1,0)] HALF_D_PLUS_2 [7433] [] [] [] [] [7435,7436,7437,7438] CONDITIONAL_S
IDLE 7437 [(0,0)] HALF_D_PLUS_2 [7433] [] [] [] [] [7435,7436,7437,7438] CONDITIONAL_S
DISCARD 7438 [(1,0)] 0 [7433] [] [] [] [] [7435,7436,7437,7438] CONDITIONAL_S
INJECT_T 7439 [(0,1)] D [] [] [] [] [] [] none
MERGE 7440 [(0,1),(0,0)] D [] [7442,7443,7444,7445] [] [] [((0,0),(0,1))] [] none
DISCARD 7441 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7442 [(0,1),(0,0)] D [7440] [] [] [] [((0,0),(0,1))] [7442,7443,7444,7445] CONDITIONAL_S
Y_MEAS 7443 [(0,1)] HALF_D_PLUS_2 [7440] [] [] [] [] [7442,7443,7444,7445] CONDITIONAL_S
IDLE 7444 [(0,0)] HALF_D_PLUS_2 [7440] [] [] [] [] [7442,7443,7444,7445] CONDITIONAL_S
DISCARD 7445 [(0,1)] 0 [7440] [] [] [] [] [7442,7443,7444,7445] CONDITIONAL_S
IDLE 7446 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 7447 [(1,0)] D [] [] [] [] [] [] none
MERGE 7448 [(1,0),(0,0)] D [] [7450,7451,7452,7453] [] [] [((0,0),(1,0))] [] none
DISCARD 7449 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7450 [(1,0),(0,0)] D [7448] [] [] [] [((0,0),(1,0))] [7450,7451,7452,7453] CONDITIONAL_S
Y_MEAS 7451 [(1,0)] HALF_D_PLUS_2 [7448] [] [] [] [] [7450,7451,7452,7453] CONDITIONAL_S
IDLE 7452 [(0,0)] HALF_D_PLUS_2 [7448] [] [] [] [] [7450,7451,7452,7453] CONDITIONAL_S
DISCARD 7453 [(1,0)] 0 [7448] [] [] [] [] [7450,7451,7452,7453] CONDITIONAL_S
IDLE 7454 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 7455 [(0,1)] D [] [] [] [] [] [] none
MERGE 7456 [(0,1),(0,0)] D [] [7458,7459,7460,7461] [] [] [((0,0),(0,1))] [] none
DISCARD 7457 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7458 [(0,1),(0,0)] D [7456] [] [] [] [((0,0),(0,1))] [7458,7459,7460,7461] CONDITIONAL_S
Y_MEAS 7459 [(0,1)] HALF_D_PLUS_2 [7456] [] [] [] [] [7458,7459,7460,7461] CONDITIONAL_S
IDLE 7460 [(0,0)] HALF_D_PLUS_2 [7456] [] [] [] [] [7458,7459,7460,7461] CONDITIONAL_S
DISCARD 7461 [(0,1)] 0 [7456] [] [] [] [] [7458,7459,7460,7461] CONDITIONAL_S
IDLE 7462 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 7463 [(1,0)] D [] [] [] [] [] [] none
MERGE 7464 [(1,0),(0,0)] D [] [7466,7467,7468,7469] [] [] [((0,0),(1,0))] [] none
DISCARD 7465 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7466 [(1,0),(0,0)] D [7464] [] [] [] [((0,0),(1,0))] [7466,7467,7468,7469] CONDITIONAL_S
Y_MEAS 7467 [(1,0)] HALF_D_PLUS_2 [7464] [] [] [] [] [7466,7467,7468,7469] CONDITIONAL_S
IDLE 7468 [(0,0)] HALF_D_PLUS_2 [7464] [] [] [] [] [7466,7467,7468,7469] CONDITIONAL_S
DISCARD 7469 [(1,0)] 0 [7464] [] [] [] [] [7466,7467,7468,7469] CONDITIONAL_S
IDLE 7470 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 7471 [(0,1)] D [] [] [] [] [] [] none
MERGE 7472 [(0,1),(0,0)] D [] [7474,7475,7476,7477] [] [] [((0,0),(0,1))] [] none
DISCARD 7473 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7474 [(0,1),(0,0)] D [7472] [] [] [] [((0,0),(0,1))] [7474,7475,7476,7477] CONDITIONAL_S
Y_MEAS 7475 [(0,1)] HALF_D_PLUS_2 [7472] [] [] [] [] [7474,7475,7476,7477] CONDITIONAL_S
IDLE 7476 [(0,0)] HALF_D_PLUS_2 [7472] [] [] [] [] [7474,7475,7476,7477] CONDITIONAL_S
DISCARD 7477 [(0,1)] 0 [7472] [] [] [] [] [7474,7475,7476,7477] CONDITIONAL_S
IDLE 7478 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 7479 [(1,0)] D [] [] [] [] [] [] none
MERGE 7480 [(1,0),(0,0)] D [] [7482,7483,7484,7485] [] [] [((0,0),(1,0))] [] none
DISCARD 7481 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7482 [(1,0),(0,0)] D [7480] [] [] [] [((0,0),(1,0))] [7482,7483,7484,7485] CONDITIONAL_S
Y_MEAS 7483 [(1,0)] HALF_D_PLUS_2 [7480] [] [] [] [] [7482,7483,7484,7485] CONDITIONAL_S
IDLE 7484 [(0,0)] HALF_D_PLUS_2 [7480] [] [] [] [] [7482,7483,7484,7485] CONDITIONAL_S
DISCARD 7485 [(1,0)] 0 [7480] [] [] [] [] [7482,7483,7484,7485] CONDITIONAL_S
IDLE 7486 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 7487 [(0,1)] D [] [] [] [] [] [] none
MERGE 7488 [(0,1),(0,0)] D [] [7490,7491,7492,7493] [] [] [((0,0),(0,1))] [] none
DISCARD 7489 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7490 [(0,1),(0,0)] D [7488] [] [] [] [((0,0),(0,1))] [7490,7491,7492,7493] CONDITIONAL_S
Y_MEAS 7491 [(0,1)] HALF_D_PLUS_2 [7488] [] [] [] [] [7490,7491,7492,7493] CONDITIONAL_S
IDLE 7492 [(0,0)] HALF_D_PLUS_2 [7488] [] [] [] [] [7490,7491,7492,7493] CONDITIONAL_S
DISCARD 7493 [(0,1)] 0 [7488] [] [] [] [] [7490,7491,7492,7493] CONDITIONAL_S
IDLE 7494 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 7495 [(1,0)] D [] [] [] [] [] [] none
MERGE 7496 [(1,0),(0,0)] D [] [7498,7499,7500,7501] [] [] [((0,0),(1,0))] [] none
DISCARD 7497 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7498 [(1,0),(0,0)] D [7496] [] [] [] [((0,0),(1,0))] [7498,7499,7500,7501] CONDITIONAL_S
Y_MEAS 7499 [(1,0)] HALF_D_PLUS_2 [7496] [] [] [] [] [7498,7499,7500,7501] CONDITIONAL_S
IDLE 7500 [(0,0)] HALF_D_PLUS_2 [7496] [] [] [] [] [7498,7499,7500,7501] CONDITIONAL_S
DISCARD 7501 [(1,0)] 0 [7496] [] [] [] [] [7498,7499,7500,7501] CONDITIONAL_S
IDLE 7502 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 7503 [(0,1)] D [] [] [] [] [] [] none
MERGE 7504 [(0,1),(0,0)] D [] [7506,7507,7508,7509] [] [] [((0,0),(0,1))] [] none
DISCARD 7505 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7506 [(0,1),(0,0)] D [7504] [] [] [] [((0,0),(0,1))] [7506,7507,7508,7509] CONDITIONAL_S
Y_MEAS 7507 [(0,1)] HALF_D_PLUS_2 [7504] [] [] [] [] [7506,7507,7508,7509] CONDITIONAL_S
IDLE 7508 [(0,0)] HALF_D_PLUS_2 [7504] [] [] [] [] [7506,7507,7508,7509] CONDITIONAL_S
DISCARD 7509 [(0,1)] 0 [7504] [] [] [] [] [7506,7507,7508,7509] CONDITIONAL_S
IDLE 7510 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 7511 [(1,0)] D [] [] [] [] [] [] none
MERGE 7512 [(1,0),(0,0)] D [] [7514,7515,7516,7517] [] [] [((0,0),(1,0))] [] none
DISCARD 7513 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7514 [(1,0),(0,0)] D [7512] [] [] [] [((0,0),(1,0))] [7514,7515,7516,7517] CONDITIONAL_S
Y_MEAS 7515 [(1,0)] HALF_D_PLUS_2 [7512] [] [] [] [] [7514,7515,7516,7517] CONDITIONAL_S
IDLE 7516 [(0,0)] HALF_D_PLUS_2 [7512] [] [] [] [] [7514,7515,7516,7517] CONDITIONAL_S
DISCARD 7517 [(1,0)] 0 [7512] [] [] [] [] [7514,7515,7516,7517] CONDITIONAL_S
IDLE 7518 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 7519 [(0,1)] D [] [] [] [] [] [] none
MERGE 7520 [(0,1),(0,0)] D [] [7522,7523,7524,7525] [] [] [((0,0),(0,1))] [] none
DISCARD 7521 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7522 [(0,1),(0,0)] D [7520] [] [] [] [((0,0),(0,1))] [7522,7523,7524,7525] CONDITIONAL_S
Y_MEAS 7523 [(0,1)] HALF_D_PLUS_2 [7520] [] [] [] [] [7522,7523,7524,7525] CONDITIONAL_S
IDLE 7524 [(0,0)] HALF_D_PLUS_2 [7520] [] [] [] [] [7522,7523,7524,7525] CONDITIONAL_S
DISCARD 7525 [(0,1)] 0 [7520] [] [] [] [] [7522,7523,7524,7525] CONDITIONAL_S
IDLE 7526 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 7527 [(1,0)] D [] [] [] [] [] [] none
MERGE 7528 [(1,0),(0,0)] D [] [7530,7531,7532,7533] [] [] [((0,0),(1,0))] [] none
DISCARD 7529 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7530 [(1,0),(0,0)] D [7528] [] [] [] [((0,0),(1,0))] [7530,7531,7532,7533] CONDITIONAL_S
Y_MEAS 7531 [(1,0)] HALF_D_PLUS_2 [7528] [] [] [] [] [7530,7531,7532,7533] CONDITIONAL_S
IDLE 7532 [(0,0)] HALF_D_PLUS_2 [7528] [] [] [] [] [7530,7531,7532,7533] CONDITIONAL_S
DISCARD 7533 [(1,0)] 0 [7528] [] [] [] [] [7530,7531,7532,7533] CONDITIONAL_S
IDLE 7534 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 7535 [(0,1)] D [] [] [] [] [] [] none
MERGE 7536 [(0,1),(0,0)] D [] [7538,7539,7540,7541] [] [] [((0,0),(0,1))] [] none
DISCARD 7537 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7538 [(0,1),(0,0)] D [7536] [] [] [] [((0,0),(0,1))] [7538,7539,7540,7541] CONDITIONAL_S
Y_MEAS 7539 [(0,1)] HALF_D_PLUS_2 [7536] [] [] [] [] [7538,7539,7540,7541] CONDITIONAL_S
IDLE 7540 [(0,0)] HALF_D_PLUS_2 [7536] [] [] [] [] [7538,7539,7540,7541] CONDITIONAL_S
DISCARD 7541 [(0,1)] 0 [7536] [] [] [] [] [7538,7539,7540,7541] CONDITIONAL_S
IDLE 7542 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 7543 [(1,0)] D [] [] [] [] [] [] none
MERGE 7544 [(1,0),(0,0)] D [] [7546,7547,7548,7549] [] [] [((0,0),(1,0))] [] none
DISCARD 7545 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7546 [(1,0),(0,0)] D [7544] [] [] [] [((0,0),(1,0))] [7546,7547,7548,7549] CONDITIONAL_S
Y_MEAS 7547 [(1,0)] HALF_D_PLUS_2 [7544] [] [] [] [] [7546,7547,7548,7549] CONDITIONAL_S
IDLE 7548 [(0,0)] HALF_D_PLUS_2 [7544] [] [] [] [] [7546,7547,7548,7549] CONDITIONAL_S
DISCARD 7549 [(1,0)] 0 [7544] [] [] [] [] [7546,7547,7548,7549] CONDITIONAL_S
IDLE 7550 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 7551 [(0,1)] D [] [] [] [] [] [] none
MERGE 7552 [(0,1),(0,0)] D [] [7554,7555,7556,7557] [] [] [((0,0),(0,1))] [] none
DISCARD 7553 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7554 [(0,1),(0,0)] D [7552] [] [] [] [((0,0),(0,1))] [7554,7555,7556,7557] CONDITIONAL_S
Y_MEAS 7555 [(0,1)] HALF_D_PLUS_2 [7552] [] [] [] [] [7554,7555,7556,7557] CONDITIONAL_S
IDLE 7556 [(0,0)] HALF_D_PLUS_2 [7552] [] [] [] [] [7554,7555,7556,7557] CONDITIONAL_S
DISCARD 7557 [(0,1)] 0 [7552] [] [] [] [] [7554,7555,7556,7557] CONDITIONAL_S
IDLE 7558 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 7559 [(1,0)] D [] [] [] [] [] [] none
MERGE 7560 [(1,0),(0,0)] D [] [7562,7563,7564,7565] [] [] [((0,0),(1,0))] [] none
DISCARD 7561 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7562 [(1,0),(0,0)] D [7560] [] [] [] [((0,0),(1,0))] [7562,7563,7564,7565] CONDITIONAL_S
Y_MEAS 7563 [(1,0)] HALF_D_PLUS_2 [7560] [] [] [] [] [7562,7563,7564,7565] CONDITIONAL_S
IDLE 7564 [(0,0)] HALF_D_PLUS_2 [7560] [] [] [] [] [7562,7563,7564,7565] CONDITIONAL_S
DISCARD 7565 [(1,0)] 0 [7560] [] [] [] [] [7562,7563,7564,7565] CONDITIONAL_S
IDLE 7566 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 7567 [(0,1)] D [] [] [] [] [] [] none
MERGE 7568 [(0,1),(0,0)] D [] [7570,7571,7572,7573] [] [] [((0,0),(0,1))] [] none
DISCARD 7569 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7570 [(0,1),(0,0)] D [7568] [] [] [] [((0,0),(0,1))] [7570,7571,7572,7573] CONDITIONAL_S
Y_MEAS 7571 [(0,1)] HALF_D_PLUS_2 [7568] [] [] [] [] [7570,7571,7572,7573] CONDITIONAL_S
IDLE 7572 [(0,0)] HALF_D_PLUS_2 [7568] [] [] [] [] [7570,7571,7572,7573] CONDITIONAL_S
DISCARD 7573 [(0,1)] 0 [7568] [] [] [] [] [7570,7571,7572,7573] CONDITIONAL_S
IDLE 7574 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 7575 [(1,0)] D [] [] [] [] [] [] none
MERGE 7576 [(1,0),(0,0)] D [] [7578,7579,7580,7581] [] [] [((0,0),(1,0))] [] none
DISCARD 7577 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7578 [(1,0),(0,0)] D [7576] [] [] [] [((0,0),(1,0))] [7578,7579,7580,7581] CONDITIONAL_S
Y_MEAS 7579 [(1,0)] HALF_D_PLUS_2 [7576] [] [] [] [] [7578,7579,7580,7581] CONDITIONAL_S
IDLE 7580 [(0,0)] HALF_D_PLUS_2 [7576] [] [] [] [] [7578,7579,7580,7581] CONDITIONAL_S
DISCARD 7581 [(1,0)] 0 [7576] [] [] [] [] [7578,7579,7580,7581] CONDITIONAL_S
IDLE 7582 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 7583 [(0,1)] D [] [] [] [] [] [] none
MERGE 7584 [(0,1),(0,0)] D [] [7586,7587,7588,7589] [] [] [((0,0),(0,1))] [] none
DISCARD 7585 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7586 [(0,1),(0,0)] D [7584] [] [] [] [((0,0),(0,1))] [7586,7587,7588,7589] CONDITIONAL_S
Y_MEAS 7587 [(0,1)] HALF_D_PLUS_2 [7584] [] [] [] [] [7586,7587,7588,7589] CONDITIONAL_S
IDLE 7588 [(0,0)] HALF_D_PLUS_2 [7584] [] [] [] [] [7586,7587,7588,7589] CONDITIONAL_S
DISCARD 7589 [(0,1)] 0 [7584] [] [] [] [] [7586,7587,7588,7589] CONDITIONAL_S
IDLE 7590 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 7591 [(1,0)] D [] [] [] [] [] [] none
MERGE 7592 [(1,0),(0,0)] D [] [7594,7595,7596,7597] [] [] [((0,0),(1,0))] [] none
DISCARD 7593 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7594 [(1,0),(0,0)] D [7592] [] [] [] [((0,0),(1,0))] [7594,7595,7596,7597] CONDITIONAL_S
Y_MEAS 7595 [(1,0)] HALF_D_PLUS_2 [7592] [] [] [] [] [7594,7595,7596,7597] CONDITIONAL_S
IDLE 7596 [(0,0)] HALF_D_PLUS_2 [7592] [] [] [] [] [7594,7595,7596,7597] CONDITIONAL_S
DISCARD 7597 [(1,0)] 0 [7592] [] [] [] [] [7594,7595,7596,7597] CONDITIONAL_S
IDLE 7598 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 7599 [(0,1)] D [] [] [] [] [] [] none
MERGE 7600 [(0,1),(0,0)] D [] [7602,7603,7604,7605] [] [] [((0,0),(0,1))] [] none
DISCARD 7601 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7602 [(0,1),(0,0)] D [7600] [] [] [] [((0,0),(0,1))] [7602,7603,7604,7605] CONDITIONAL_S
Y_MEAS 7603 [(0,1)] HALF_D_PLUS_2 [7600] [] [] [] [] [7602,7603,7604,7605] CONDITIONAL_S
IDLE 7604 [(0,0)] HALF_D_PLUS_2 [7600] [] [] [] [] [7602,7603,7604,7605] CONDITIONAL_S
DISCARD 7605 [(0,1)] 0 [7600] [] [] [] [] [7602,7603,7604,7605] CONDITIONAL_S
IDLE 7606 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 7607 [(1,0)] D [] [] [] [] [] [] none
MERGE 7608 [(1,0),(0,0)] D [] [7610,7611,7612,7613] [] [] [((0,0),(1,0))] [] none
DISCARD 7609 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7610 [(1,0),(0,0)] D [7608] [] [] [] [((0,0),(1,0))] [7610,7611,7612,7613] CONDITIONAL_S
Y_MEAS 7611 [(1,0)] HALF_D_PLUS_2 [7608] [] [] [] [] [7610,7611,7612,7613] CONDITIONAL_S
IDLE 7612 [(0,0)] HALF_D_PLUS_2 [7608] [] [] [] [] [7610,7611,7612,7613] CONDITIONAL_S
DISCARD 7613 [(1,0)] 0 [7608] [] [] [] [] [7610,7611,7612,7613] CONDITIONAL_S
IDLE 7614 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 7615 [(0,1)] D [] [] [] [] [] [] none
MERGE 7616 [(0,1),(0,0)] D [] [7618,7619,7620,7621] [] [] [((0,0),(0,1))] [] none
DISCARD 7617 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7618 [(0,1),(0,0)] D [7616] [] [] [] [((0,0),(0,1))] [7618,7619,7620,7621] CONDITIONAL_S
Y_MEAS 7619 [(0,1)] HALF_D_PLUS_2 [7616] [] [] [] [] [7618,7619,7620,7621] CONDITIONAL_S
IDLE 7620 [(0,0)] HALF_D_PLUS_2 [7616] [] [] [] [] [7618,7619,7620,7621] CONDITIONAL_S
DISCARD 7621 [(0,1)] 0 [7616] [] [] [] [] [7618,7619,7620,7621] CONDITIONAL_S
IDLE 7622 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 7623 [(1,0)] D [] [] [] [] [] [] none
MERGE 7624 [(1,0),(0,0)] D [] [7626,7627,7628,7629] [] [] [((0,0),(1,0))] [] none
DISCARD 7625 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7626 [(1,0),(0,0)] D [7624] [] [] [] [((0,0),(1,0))] [7626,7627,7628,7629] CONDITIONAL_S
Y_MEAS 7627 [(1,0)] HALF_D_PLUS_2 [7624] [] [] [] [] [7626,7627,7628,7629] CONDITIONAL_S
IDLE 7628 [(0,0)] HALF_D_PLUS_2 [7624] [] [] [] [] [7626,7627,7628,7629] CONDITIONAL_S
DISCARD 7629 [(1,0)] 0 [7624] [] [] [] [] [7626,7627,7628,7629] CONDITIONAL_S
IDLE 7630 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 7631 [(0,1)] D [] [] [] [] [] [] none
MERGE 7632 [(0,1),(0,0)] D [] [7634,7635,7636,7637] [] [] [((0,0),(0,1))] [] none
DISCARD 7633 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7634 [(0,1),(0,0)] D [7632] [] [] [] [((0,0),(0,1))] [7634,7635,7636,7637] CONDITIONAL_S
Y_MEAS 7635 [(0,1)] HALF_D_PLUS_2 [7632] [] [] [] [] [7634,7635,7636,7637] CONDITIONAL_S
IDLE 7636 [(0,0)] HALF_D_PLUS_2 [7632] [] [] [] [] [7634,7635,7636,7637] CONDITIONAL_S
DISCARD 7637 [(0,1)] 0 [7632] [] [] [] [] [7634,7635,7636,7637] CONDITIONAL_S
IDLE 7638 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 7639 [(1,0)] D [] [] [] [] [] [] none
MERGE 7640 [(1,0),(0,0)] D [] [7642,7643,7644,7645] [] [] [((0,0),(1,0))] [] none
DISCARD 7641 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7642 [(1,0),(0,0)] D [7640] [] [] [] [((0,0),(1,0))] [7642,7643,7644,7645] CONDITIONAL_S
Y_MEAS 7643 [(1,0)] HALF_D_PLUS_2 [7640] [] [] [] [] [7642,7643,7644,7645] CONDITIONAL_S
IDLE 7644 [(0,0)] HALF_D_PLUS_2 [7640] [] [] [] [] [7642,7643,7644,7645] CONDITIONAL_S
DISCARD 7645 [(1,0)] 0 [7640] [] [] [] [] [7642,7643,7644,7645] CONDITIONAL_S
IDLE 7646 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 7647 [(0,1)] D [] [] [] [] [] [] none
MERGE 7648 [(0,1),(0,0)] D [] [7650,7651,7652,7653] [] [] [((0,0),(0,1))] [] none
DISCARD 7649 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7650 [(0,1),(0,0)] D [7648] [] [] [] [((0,0),(0,1))] [7650,7651,7652,7653] CONDITIONAL_S
Y_MEAS 7651 [(0,1)] HALF_D_PLUS_2 [7648] [] [] [] [] [7650,7651,7652,7653] CONDITIONAL_S
IDLE 7652 [(0,0)] HALF_D_PLUS_2 [7648] [] [] [] [] [7650,7651,7652,7653] CONDITIONAL_S
DISCARD 7653 [(0,1)] 0 [7648] [] [] [] [] [7650,7651,7652,7653] CONDITIONAL_S
IDLE 7654 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 7655 [(1,0)] D [] [] [] [] [] [] none
MERGE 7656 [(1,0),(0,0)] D [] [7658,7659,7660,7661] [] [] [((0,0),(1,0))] [] none
DISCARD 7657 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7658 [(1,0),(0,0)] D [7656] [] [] [] [((0,0),(1,0))] [7658,7659,7660,7661] CONDITIONAL_S
Y_MEAS 7659 [(1,0)] HALF_D_PLUS_2 [7656] [] [] [] [] [7658,7659,7660,7661] CONDITIONAL_S
IDLE 7660 [(0,0)] HALF_D_PLUS_2 [7656] [] [] [] [] [7658,7659,7660,7661] CONDITIONAL_S
DISCARD 7661 [(1,0)] 0 [7656] [] [] [] [] [7658,7659,7660,7661] CONDITIONAL_S
IDLE 7662 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 7663 [(0,1)] D [] [] [] [] [] [] none
MERGE 7664 [(0,1),(0,0)] D [] [7666,7667,7668,7669] [] [] [((0,0),(0,1))] [] none
DISCARD 7665 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7666 [(0,1),(0,0)] D [7664] [] [] [] [((0,0),(0,1))] [7666,7667,7668,7669] CONDITIONAL_S
Y_MEAS 7667 [(0,1)] HALF_D_PLUS_2 [7664] [] [] [] [] [7666,7667,7668,7669] CONDITIONAL_S
IDLE 7668 [(0,0)] HALF_D_PLUS_2 [7664] [] [] [] [] [7666,7667,7668,7669] CONDITIONAL_S
DISCARD 7669 [(0,1)] 0 [7664] [] [] [] [] [7666,7667,7668,7669] CONDITIONAL_S
IDLE 7670 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 7671 [(1,0)] D [] [] [] [] [] [] none
MERGE 7672 [(1,0),(0,0)] D [] [7674,7675,7676,7677] [] [] [((0,0),(1,0))] [] none
DISCARD 7673 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7674 [(1,0),(0,0)] D [7672] [] [] [] [((0,0),(1,0))] [7674,7675,7676,7677] CONDITIONAL_S
Y_MEAS 7675 [(1,0)] HALF_D_PLUS_2 [7672] [] [] [] [] [7674,7675,7676,7677] CONDITIONAL_S
IDLE 7676 [(0,0)] HALF_D_PLUS_2 [7672] [] [] [] [] [7674,7675,7676,7677] CONDITIONAL_S
DISCARD 7677 [(1,0)] 0 [7672] [] [] [] [] [7674,7675,7676,7677] CONDITIONAL_S
IDLE 7678 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 7679 [(0,1)] D [] [] [] [] [] [] none
MERGE 7680 [(0,1),(0,0)] D [] [7682,7683,7684,7685] [] [] [((0,0),(0,1))] [] none
DISCARD 7681 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7682 [(0,1),(0,0)] D [7680] [] [] [] [((0,0),(0,1))] [7682,7683,7684,7685] CONDITIONAL_S
Y_MEAS 7683 [(0,1)] HALF_D_PLUS_2 [7680] [] [] [] [] [7682,7683,7684,7685] CONDITIONAL_S
IDLE 7684 [(0,0)] HALF_D_PLUS_2 [7680] [] [] [] [] [7682,7683,7684,7685] CONDITIONAL_S
DISCARD 7685 [(0,1)] 0 [7680] [] [] [] [] [7682,7683,7684,7685] CONDITIONAL_S
IDLE 7686 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 7687 [(1,0)] D [] [] [] [] [] [] none
MERGE 7688 [(1,0),(0,0)] D [] [7690,7691,7692,7693] [] [] [((0,0),(1,0))] [] none
DISCARD 7689 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7690 [(1,0),(0,0)] D [7688] [] [] [] [((0,0),(1,0))] [7690,7691,7692,7693] CONDITIONAL_S
Y_MEAS 7691 [(1,0)] HALF_D_PLUS_2 [7688] [] [] [] [] [7690,7691,7692,7693] CONDITIONAL_S
IDLE 7692 [(0,0)] HALF_D_PLUS_2 [7688] [] [] [] [] [7690,7691,7692,7693] CONDITIONAL_S
DISCARD 7693 [(1,0)] 0 [7688] [] [] [] [] [7690,7691,7692,7693] CONDITIONAL_S
IDLE 7694 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 7695 [(0,1)] D [] [] [] [] [] [] none
MERGE 7696 [(0,1),(0,0)] D [] [7698,7699,7700,7701] [] [] [((0,0),(0,1))] [] none
DISCARD 7697 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7698 [(0,1),(0,0)] D [7696] [] [] [] [((0,0),(0,1))] [7698,7699,7700,7701] CONDITIONAL_S
Y_MEAS 7699 [(0,1)] HALF_D_PLUS_2 [7696] [] [] [] [] [7698,7699,7700,7701] CONDITIONAL_S
IDLE 7700 [(0,0)] HALF_D_PLUS_2 [7696] [] [] [] [] [7698,7699,7700,7701] CONDITIONAL_S
DISCARD 7701 [(0,1)] 0 [7696] [] [] [] [] [7698,7699,7700,7701] CONDITIONAL_S
IDLE 7702 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 7703 [(1,0)] D [] [] [] [] [] [] none
MERGE 7704 [(1,0),(0,0)] D [] [7706,7707,7708,7709] [] [] [((0,0),(1,0))] [] none
DISCARD 7705 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7706 [(1,0),(0,0)] D [7704] [] [] [] [((0,0),(1,0))] [7706,7707,7708,7709] CONDITIONAL_S
Y_MEAS 7707 [(1,0)] HALF_D_PLUS_2 [7704] [] [] [] [] [7706,7707,7708,7709] CONDITIONAL_S
IDLE 7708 [(0,0)] HALF_D_PLUS_2 [7704] [] [] [] [] [7706,7707,7708,7709] CONDITIONAL_S
DISCARD 7709 [(1,0)] 0 [7704] [] [] [] [] [7706,7707,7708,7709] CONDITIONAL_S
IDLE 7710 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 7711 [(0,1)] D [] [] [] [] [] [] none
MERGE 7712 [(0,1),(0,0)] D [] [7714,7715,7716,7717] [] [] [((0,0),(0,1))] [] none
DISCARD 7713 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7714 [(0,1),(0,0)] D [7712] [] [] [] [((0,0),(0,1))] [7714,7715,7716,7717] CONDITIONAL_S
Y_MEAS 7715 [(0,1)] HALF_D_PLUS_2 [7712] [] [] [] [] [7714,7715,7716,7717] CONDITIONAL_S
IDLE 7716 [(0,0)] HALF_D_PLUS_2 [7712] [] [] [] [] [7714,7715,7716,7717] CONDITIONAL_S
DISCARD 7717 [(0,1)] 0 [7712] [] [] [] [] [7714,7715,7716,7717] CONDITIONAL_S
IDLE 7718 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 7719 [(1,0)] D [] [] [] [] [] [] none
MERGE 7720 [(1,0),(0,0)] D [] [7722,7723,7724,7725] [] [] [((0,0),(1,0))] [] none
DISCARD 7721 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7722 [(1,0),(0,0)] D [7720] [] [] [] [((0,0),(1,0))] [7722,7723,7724,7725] CONDITIONAL_S
Y_MEAS 7723 [(1,0)] HALF_D_PLUS_2 [7720] [] [] [] [] [7722,7723,7724,7725] CONDITIONAL_S
IDLE 7724 [(0,0)] HALF_D_PLUS_2 [7720] [] [] [] [] [7722,7723,7724,7725] CONDITIONAL_S
DISCARD 7725 [(1,0)] 0 [7720] [] [] [] [] [7722,7723,7724,7725] CONDITIONAL_S
IDLE 7726 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 7727 [(0,1)] D [] [] [] [] [] [] none
MERGE 7728 [(0,1),(0,0)] D [] [7730,7731,7732,7733] [] [] [((0,0),(0,1))] [] none
DISCARD 7729 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7730 [(0,1),(0,0)] D [7728] [] [] [] [((0,0),(0,1))] [7730,7731,7732,7733] CONDITIONAL_S
Y_MEAS 7731 [(0,1)] HALF_D_PLUS_2 [7728] [] [] [] [] [7730,7731,7732,7733] CONDITIONAL_S
IDLE 7732 [(0,0)] HALF_D_PLUS_2 [7728] [] [] [] [] [7730,7731,7732,7733] CONDITIONAL_S
DISCARD 7733 [(0,1)] 0 [7728] [] [] [] [] [7730,7731,7732,7733] CONDITIONAL_S
IDLE 7734 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 7735 [(1,0)] D [] [] [] [] [] [] none
MERGE 7736 [(1,0),(0,0)] D [] [7738,7739,7740,7741] [] [] [((0,0),(1,0))] [] none
DISCARD 7737 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7738 [(1,0),(0,0)] D [7736] [] [] [] [((0,0),(1,0))] [7738,7739,7740,7741] CONDITIONAL_S
Y_MEAS 7739 [(1,0)] HALF_D_PLUS_2 [7736] [] [] [] [] [7738,7739,7740,7741] CONDITIONAL_S
IDLE 7740 [(0,0)] HALF_D_PLUS_2 [7736] [] [] [] [] [7738,7739,7740,7741] CONDITIONAL_S
DISCARD 7741 [(1,0)] 0 [7736] [] [] [] [] [7738,7739,7740,7741] CONDITIONAL_S
IDLE 7742 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 7743 [(0,1)] D [] [] [] [] [] [] none
MERGE 7744 [(0,1),(0,0)] D [] [7746,7747,7748,7749] [] [] [((0,0),(0,1))] [] none
DISCARD 7745 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7746 [(0,1),(0,0)] D [7744] [] [] [] [((0,0),(0,1))] [7746,7747,7748,7749] CONDITIONAL_S
Y_MEAS 7747 [(0,1)] HALF_D_PLUS_2 [7744] [] [] [] [] [7746,7747,7748,7749] CONDITIONAL_S
IDLE 7748 [(0,0)] HALF_D_PLUS_2 [7744] [] [] [] [] [7746,7747,7748,7749] CONDITIONAL_S
DISCARD 7749 [(0,1)] 0 [7744] [] [] [] [] [7746,7747,7748,7749] CONDITIONAL_S
IDLE 7750 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 7751 [(1,0)] D [] [] [] [] [] [] none
MERGE 7752 [(1,0),(0,0)] D [] [7754,7755,7756,7757] [] [] [((0,0),(1,0))] [] none
DISCARD 7753 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7754 [(1,0),(0,0)] D [7752] [] [] [] [((0,0),(1,0))] [7754,7755,7756,7757] CONDITIONAL_S
Y_MEAS 7755 [(1,0)] HALF_D_PLUS_2 [7752] [] [] [] [] [7754,7755,7756,7757] CONDITIONAL_S
IDLE 7756 [(0,0)] HALF_D_PLUS_2 [7752] [] [] [] [] [7754,7755,7756,7757] CONDITIONAL_S
DISCARD 7757 [(1,0)] 0 [7752] [] [] [] [] [7754,7755,7756,7757] CONDITIONAL_S
IDLE 7758 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 7759 [(0,1)] D [] [] [] [] [] [] none
MERGE 7760 [(0,1),(0,0)] D [] [7762,7763,7764,7765] [] [] [((0,0),(0,1))] [] none
DISCARD 7761 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7762 [(0,1),(0,0)] D [7760] [] [] [] [((0,0),(0,1))] [7762,7763,7764,7765] CONDITIONAL_S
Y_MEAS 7763 [(0,1)] HALF_D_PLUS_2 [7760] [] [] [] [] [7762,7763,7764,7765] CONDITIONAL_S
IDLE 7764 [(0,0)] HALF_D_PLUS_2 [7760] [] [] [] [] [7762,7763,7764,7765] CONDITIONAL_S
DISCARD 7765 [(0,1)] 0 [7760] [] [] [] [] [7762,7763,7764,7765] CONDITIONAL_S
IDLE 7766 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 7767 [(1,0)] D [] [] [] [] [] [] none
MERGE 7768 [(1,0),(0,0)] D [] [7770,7771,7772,7773] [] [] [((0,0),(1,0))] [] none
DISCARD 7769 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7770 [(1,0),(0,0)] D [7768] [] [] [] [((0,0),(1,0))] [7770,7771,7772,7773] CONDITIONAL_S
Y_MEAS 7771 [(1,0)] HALF_D_PLUS_2 [7768] [] [] [] [] [7770,7771,7772,7773] CONDITIONAL_S
IDLE 7772 [(0,0)] HALF_D_PLUS_2 [7768] [] [] [] [] [7770,7771,7772,7773] CONDITIONAL_S
DISCARD 7773 [(1,0)] 0 [7768] [] [] [] [] [7770,7771,7772,7773] CONDITIONAL_S
IDLE 7774 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 7775 [(0,1)] D [] [] [] [] [] [] none
MERGE 7776 [(0,1),(0,0)] D [] [7778,7779,7780,7781] [] [] [((0,0),(0,1))] [] none
DISCARD 7777 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7778 [(0,1),(0,0)] D [7776] [] [] [] [((0,0),(0,1))] [7778,7779,7780,7781] CONDITIONAL_S
Y_MEAS 7779 [(0,1)] HALF_D_PLUS_2 [7776] [] [] [] [] [7778,7779,7780,7781] CONDITIONAL_S
IDLE 7780 [(0,0)] HALF_D_PLUS_2 [7776] [] [] [] [] [7778,7779,7780,7781] CONDITIONAL_S
DISCARD 7781 [(0,1)] 0 [7776] [] [] [] [] [7778,7779,7780,7781] CONDITIONAL_S
IDLE 7782 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 7783 [(1,0)] D [] [] [] [] [] [] none
MERGE 7784 [(1,0),(0,0)] D [] [7786,7787,7788,7789] [] [] [((0,0),(1,0))] [] none
DISCARD 7785 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7786 [(1,0),(0,0)] D [7784] [] [] [] [((0,0),(1,0))] [7786,7787,7788,7789] CONDITIONAL_S
Y_MEAS 7787 [(1,0)] HALF_D_PLUS_2 [7784] [] [] [] [] [7786,7787,7788,7789] CONDITIONAL_S
IDLE 7788 [(0,0)] HALF_D_PLUS_2 [7784] [] [] [] [] [7786,7787,7788,7789] CONDITIONAL_S
DISCARD 7789 [(1,0)] 0 [7784] [] [] [] [] [7786,7787,7788,7789] CONDITIONAL_S
IDLE 7790 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 7791 [(0,1)] D [] [] [] [] [] [] none
MERGE 7792 [(0,1),(0,0)] D [] [7794,7795,7796,7797] [] [] [((0,0),(0,1))] [] none
DISCARD 7793 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7794 [(0,1),(0,0)] D [7792] [] [] [] [((0,0),(0,1))] [7794,7795,7796,7797] CONDITIONAL_S
Y_MEAS 7795 [(0,1)] HALF_D_PLUS_2 [7792] [] [] [] [] [7794,7795,7796,7797] CONDITIONAL_S
IDLE 7796 [(0,0)] HALF_D_PLUS_2 [7792] [] [] [] [] [7794,7795,7796,7797] CONDITIONAL_S
DISCARD 7797 [(0,1)] 0 [7792] [] [] [] [] [7794,7795,7796,7797] CONDITIONAL_S
IDLE 7798 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 7799 [(1,0)] D [] [] [] [] [] [] none
MERGE 7800 [(1,0),(0,0)] D [] [7802,7803,7804,7805] [] [] [((0,0),(1,0))] [] none
DISCARD 7801 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7802 [(1,0),(0,0)] D [7800] [] [] [] [((0,0),(1,0))] [7802,7803,7804,7805] CONDITIONAL_S
Y_MEAS 7803 [(1,0)] HALF_D_PLUS_2 [7800] [] [] [] [] [7802,7803,7804,7805] CONDITIONAL_S
IDLE 7804 [(0,0)] HALF_D_PLUS_2 [7800] [] [] [] [] [7802,7803,7804,7805] CONDITIONAL_S
DISCARD 7805 [(1,0)] 0 [7800] [] [] [] [] [7802,7803,7804,7805] CONDITIONAL_S
IDLE 7806 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 7807 [(0,1)] D [] [] [] [] [] [] none
MERGE 7808 [(0,1),(0,0)] D [] [7810,7811,7812,7813] [] [] [((0,0),(0,1))] [] none
DISCARD 7809 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7810 [(0,1),(0,0)] D [7808] [] [] [] [((0,0),(0,1))] [7810,7811,7812,7813] CONDITIONAL_S
Y_MEAS 7811 [(0,1)] HALF_D_PLUS_2 [7808] [] [] [] [] [7810,7811,7812,7813] CONDITIONAL_S
IDLE 7812 [(0,0)] HALF_D_PLUS_2 [7808] [] [] [] [] [7810,7811,7812,7813] CONDITIONAL_S
DISCARD 7813 [(0,1)] 0 [7808] [] [] [] [] [7810,7811,7812,7813] CONDITIONAL_S
IDLE 7814 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 7815 [(1,0)] D [] [] [] [] [] [] none
MERGE 7816 [(1,0),(0,0)] D [] [7818,7819,7820,7821] [] [] [((0,0),(1,0))] [] none
DISCARD 7817 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7818 [(1,0),(0,0)] D [7816] [] [] [] [((0,0),(1,0))] [7818,7819,7820,7821] CONDITIONAL_S
Y_MEAS 7819 [(1,0)] HALF_D_PLUS_2 [7816] [] [] [] [] [7818,7819,7820,7821] CONDITIONAL_S
IDLE 7820 [(0,0)] HALF_D_PLUS_2 [7816] [] [] [] [] [7818,7819,7820,7821] CONDITIONAL_S
DISCARD 7821 [(1,0)] 0 [7816] [] [] [] [] [7818,7819,7820,7821] CONDITIONAL_S
IDLE 7822 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 7823 [(0,1)] D [] [] [] [] [] [] none
MERGE 7824 [(0,1),(0,0)] D [] [7826,7827,7828,7829] [] [] [((0,0),(0,1))] [] none
DISCARD 7825 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7826 [(0,1),(0,0)] D [7824] [] [] [] [((0,0),(0,1))] [7826,7827,7828,7829] CONDITIONAL_S
Y_MEAS 7827 [(0,1)] HALF_D_PLUS_2 [7824] [] [] [] [] [7826,7827,7828,7829] CONDITIONAL_S
IDLE 7828 [(0,0)] HALF_D_PLUS_2 [7824] [] [] [] [] [7826,7827,7828,7829] CONDITIONAL_S
DISCARD 7829 [(0,1)] 0 [7824] [] [] [] [] [7826,7827,7828,7829] CONDITIONAL_S
IDLE 7830 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 7831 [(1,0)] D [] [] [] [] [] [] none
MERGE 7832 [(1,0),(0,0)] D [] [7834,7835,7836,7837] [] [] [((0,0),(1,0))] [] none
DISCARD 7833 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7834 [(1,0),(0,0)] D [7832] [] [] [] [((0,0),(1,0))] [7834,7835,7836,7837] CONDITIONAL_S
Y_MEAS 7835 [(1,0)] HALF_D_PLUS_2 [7832] [] [] [] [] [7834,7835,7836,7837] CONDITIONAL_S
IDLE 7836 [(0,0)] HALF_D_PLUS_2 [7832] [] [] [] [] [7834,7835,7836,7837] CONDITIONAL_S
DISCARD 7837 [(1,0)] 0 [7832] [] [] [] [] [7834,7835,7836,7837] CONDITIONAL_S
IDLE 7838 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 7839 [(0,1)] D [] [] [] [] [] [] none
MERGE 7840 [(0,1),(0,0)] D [] [7842,7843,7844,7845] [] [] [((0,0),(0,1))] [] none
DISCARD 7841 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7842 [(0,1),(0,0)] D [7840] [] [] [] [((0,0),(0,1))] [7842,7843,7844,7845] CONDITIONAL_S
Y_MEAS 7843 [(0,1)] HALF_D_PLUS_2 [7840] [] [] [] [] [7842,7843,7844,7845] CONDITIONAL_S
IDLE 7844 [(0,0)] HALF_D_PLUS_2 [7840] [] [] [] [] [7842,7843,7844,7845] CONDITIONAL_S
DISCARD 7845 [(0,1)] 0 [7840] [] [] [] [] [7842,7843,7844,7845] CONDITIONAL_S
IDLE 7846 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 7847 [(1,0)] D [] [] [] [] [] [] none
MERGE 7848 [(1,0),(0,0)] D [] [7850,7851,7852,7853] [] [] [((0,0),(1,0))] [] none
DISCARD 7849 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7850 [(1,0),(0,0)] D [7848] [] [] [] [((0,0),(1,0))] [7850,7851,7852,7853] CONDITIONAL_S
Y_MEAS 7851 [(1,0)] HALF_D_PLUS_2 [7848] [] [] [] [] [7850,7851,7852,7853] CONDITIONAL_S
IDLE 7852 [(0,0)] HALF_D_PLUS_2 [7848] [] [] [] [] [7850,7851,7852,7853] CONDITIONAL_S
DISCARD 7853 [(1,0)] 0 [7848] [] [] [] [] [7850,7851,7852,7853] CONDITIONAL_S
IDLE 7854 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 7855 [(0,1)] D [] [] [] [] [] [] none
MERGE 7856 [(0,1),(0,0)] D [] [7858,7859,7860,7861] [] [] [((0,0),(0,1))] [] none
DISCARD 7857 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7858 [(0,1),(0,0)] D [7856] [] [] [] [((0,0),(0,1))] [7858,7859,7860,7861] CONDITIONAL_S
Y_MEAS 7859 [(0,1)] HALF_D_PLUS_2 [7856] [] [] [] [] [7858,7859,7860,7861] CONDITIONAL_S
IDLE 7860 [(0,0)] HALF_D_PLUS_2 [7856] [] [] [] [] [7858,7859,7860,7861] CONDITIONAL_S
DISCARD 7861 [(0,1)] 0 [7856] [] [] [] [] [7858,7859,7860,7861] CONDITIONAL_S
IDLE 7862 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 7863 [(1,0)] D [] [] [] [] [] [] none
MERGE 7864 [(1,0),(0,0)] D [] [7866,7867,7868,7869] [] [] [((0,0),(1,0))] [] none
DISCARD 7865 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7866 [(1,0),(0,0)] D [7864] [] [] [] [((0,0),(1,0))] [7866,7867,7868,7869] CONDITIONAL_S
Y_MEAS 7867 [(1,0)] HALF_D_PLUS_2 [7864] [] [] [] [] [7866,7867,7868,7869] CONDITIONAL_S
IDLE 7868 [(0,0)] HALF_D_PLUS_2 [7864] [] [] [] [] [7866,7867,7868,7869] CONDITIONAL_S
DISCARD 7869 [(1,0)] 0 [7864] [] [] [] [] [7866,7867,7868,7869] CONDITIONAL_S
IDLE 7870 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 7871 [(0,1)] D [] [] [] [] [] [] none
MERGE 7872 [(0,1),(0,0)] D [] [7874,7875,7876,7877] [] [] [((0,0),(0,1))] [] none
DISCARD 7873 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7874 [(0,1),(0,0)] D [7872] [] [] [] [((0,0),(0,1))] [7874,7875,7876,7877] CONDITIONAL_S
Y_MEAS 7875 [(0,1)] HALF_D_PLUS_2 [7872] [] [] [] [] [7874,7875,7876,7877] CONDITIONAL_S
IDLE 7876 [(0,0)] HALF_D_PLUS_2 [7872] [] [] [] [] [7874,7875,7876,7877] CONDITIONAL_S
DISCARD 7877 [(0,1)] 0 [7872] [] [] [] [] [7874,7875,7876,7877] CONDITIONAL_S
IDLE 7878 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 7879 [(1,0)] D [] [] [] [] [] [] none
MERGE 7880 [(1,0),(0,0)] D [] [7882,7883,7884,7885] [] [] [((0,0),(1,0))] [] none
DISCARD 7881 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7882 [(1,0),(0,0)] D [7880] [] [] [] [((0,0),(1,0))] [7882,7883,7884,7885] CONDITIONAL_S
Y_MEAS 7883 [(1,0)] HALF_D_PLUS_2 [7880] [] [] [] [] [7882,7883,7884,7885] CONDITIONAL_S
IDLE 7884 [(0,0)] HALF_D_PLUS_2 [7880] [] [] [] [] [7882,7883,7884,7885] CONDITIONAL_S
DISCARD 7885 [(1,0)] 0 [7880] [] [] [] [] [7882,7883,7884,7885] CONDITIONAL_S
IDLE 7886 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 7887 [(0,1)] D [] [] [] [] [] [] none
MERGE 7888 [(0,1),(0,0)] D [] [7890,7891,7892,7893] [] [] [((0,0),(0,1))] [] none
DISCARD 7889 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7890 [(0,1),(0,0)] D [7888] [] [] [] [((0,0),(0,1))] [7890,7891,7892,7893] CONDITIONAL_S
Y_MEAS 7891 [(0,1)] HALF_D_PLUS_2 [7888] [] [] [] [] [7890,7891,7892,7893] CONDITIONAL_S
IDLE 7892 [(0,0)] HALF_D_PLUS_2 [7888] [] [] [] [] [7890,7891,7892,7893] CONDITIONAL_S
DISCARD 7893 [(0,1)] 0 [7888] [] [] [] [] [7890,7891,7892,7893] CONDITIONAL_S
IDLE 7894 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 7895 [(1,0)] D [] [] [] [] [] [] none
MERGE 7896 [(1,0),(0,0)] D [] [7898,7899,7900,7901] [] [] [((0,0),(1,0))] [] none
DISCARD 7897 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7898 [(1,0),(0,0)] D [7896] [] [] [] [((0,0),(1,0))] [7898,7899,7900,7901] CONDITIONAL_S
Y_MEAS 7899 [(1,0)] HALF_D_PLUS_2 [7896] [] [] [] [] [7898,7899,7900,7901] CONDITIONAL_S
IDLE 7900 [(0,0)] HALF_D_PLUS_2 [7896] [] [] [] [] [7898,7899,7900,7901] CONDITIONAL_S
DISCARD 7901 [(1,0)] 0 [7896] [] [] [] [] [7898,7899,7900,7901] CONDITIONAL_S
IDLE 7902 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 7903 [(0,1)] D [] [] [] [] [] [] none
MERGE 7904 [(0,1),(0,0)] D [] [7906,7907,7908,7909] [] [] [((0,0),(0,1))] [] none
DISCARD 7905 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7906 [(0,1),(0,0)] D [7904] [] [] [] [((0,0),(0,1))] [7906,7907,7908,7909] CONDITIONAL_S
Y_MEAS 7907 [(0,1)] HALF_D_PLUS_2 [7904] [] [] [] [] [7906,7907,7908,7909] CONDITIONAL_S
IDLE 7908 [(0,0)] HALF_D_PLUS_2 [7904] [] [] [] [] [7906,7907,7908,7909] CONDITIONAL_S
DISCARD 7909 [(0,1)] 0 [7904] [] [] [] [] [7906,7907,7908,7909] CONDITIONAL_S
IDLE 7910 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 7911 [(1,0)] D [] [] [] [] [] [] none
MERGE 7912 [(1,0),(0,0)] D [] [7914,7915,7916,7917] [] [] [((0,0),(1,0))] [] none
DISCARD 7913 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7914 [(1,0),(0,0)] D [7912] [] [] [] [((0,0),(1,0))] [7914,7915,7916,7917] CONDITIONAL_S
Y_MEAS 7915 [(1,0)] HALF_D_PLUS_2 [7912] [] [] [] [] [7914,7915,7916,7917] CONDITIONAL_S
IDLE 7916 [(0,0)] HALF_D_PLUS_2 [7912] [] [] [] [] [7914,7915,7916,7917] CONDITIONAL_S
DISCARD 7917 [(1,0)] 0 [7912] [] [] [] [] [7914,7915,7916,7917] CONDITIONAL_S
IDLE 7918 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 7919 [(0,1)] D [] [] [] [] [] [] none
MERGE 7920 [(0,1),(0,0)] D [] [7922,7923,7924,7925] [] [] [((0,0),(0,1))] [] none
DISCARD 7921 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7922 [(0,1),(0,0)] D [7920] [] [] [] [((0,0),(0,1))] [7922,7923,7924,7925] CONDITIONAL_S
Y_MEAS 7923 [(0,1)] HALF_D_PLUS_2 [7920] [] [] [] [] [7922,7923,7924,7925] CONDITIONAL_S
IDLE 7924 [(0,0)] HALF_D_PLUS_2 [7920] [] [] [] [] [7922,7923,7924,7925] CONDITIONAL_S
DISCARD 7925 [(0,1)] 0 [7920] [] [] [] [] [7922,7923,7924,7925] CONDITIONAL_S
IDLE 7926 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 7927 [(1,0)] D [] [] [] [] [] [] none
MERGE 7928 [(1,0),(0,0)] D [] [7930,7931,7932,7933] [] [] [((0,0),(1,0))] [] none
DISCARD 7929 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7930 [(1,0),(0,0)] D [7928] [] [] [] [((0,0),(1,0))] [7930,7931,7932,7933] CONDITIONAL_S
Y_MEAS 7931 [(1,0)] HALF_D_PLUS_2 [7928] [] [] [] [] [7930,7931,7932,7933] CONDITIONAL_S
IDLE 7932 [(0,0)] HALF_D_PLUS_2 [7928] [] [] [] [] [7930,7931,7932,7933] CONDITIONAL_S
DISCARD 7933 [(1,0)] 0 [7928] [] [] [] [] [7930,7931,7932,7933] CONDITIONAL_S
IDLE 7934 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 7935 [(0,1)] D [] [] [] [] [] [] none
MERGE 7936 [(0,1),(0,0)] D [] [7938,7939,7940,7941] [] [] [((0,0),(0,1))] [] none
DISCARD 7937 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7938 [(0,1),(0,0)] D [7936] [] [] [] [((0,0),(0,1))] [7938,7939,7940,7941] CONDITIONAL_S
Y_MEAS 7939 [(0,1)] HALF_D_PLUS_2 [7936] [] [] [] [] [7938,7939,7940,7941] CONDITIONAL_S
IDLE 7940 [(0,0)] HALF_D_PLUS_2 [7936] [] [] [] [] [7938,7939,7940,7941] CONDITIONAL_S
DISCARD 7941 [(0,1)] 0 [7936] [] [] [] [] [7938,7939,7940,7941] CONDITIONAL_S
IDLE 7942 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 7943 [(1,0)] D [] [] [] [] [] [] none
MERGE 7944 [(1,0),(0,0)] D [] [7946,7947,7948,7949] [] [] [((0,0),(1,0))] [] none
DISCARD 7945 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7946 [(1,0),(0,0)] D [7944] [] [] [] [((0,0),(1,0))] [7946,7947,7948,7949] CONDITIONAL_S
Y_MEAS 7947 [(1,0)] HALF_D_PLUS_2 [7944] [] [] [] [] [7946,7947,7948,7949] CONDITIONAL_S
IDLE 7948 [(0,0)] HALF_D_PLUS_2 [7944] [] [] [] [] [7946,7947,7948,7949] CONDITIONAL_S
DISCARD 7949 [(1,0)] 0 [7944] [] [] [] [] [7946,7947,7948,7949] CONDITIONAL_S
IDLE 7950 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 7951 [(0,1)] D [] [] [] [] [] [] none
MERGE 7952 [(0,1),(0,0)] D [] [7954,7955,7956,7957] [] [] [((0,0),(0,1))] [] none
DISCARD 7953 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7954 [(0,1),(0,0)] D [7952] [] [] [] [((0,0),(0,1))] [7954,7955,7956,7957] CONDITIONAL_S
Y_MEAS 7955 [(0,1)] HALF_D_PLUS_2 [7952] [] [] [] [] [7954,7955,7956,7957] CONDITIONAL_S
IDLE 7956 [(0,0)] HALF_D_PLUS_2 [7952] [] [] [] [] [7954,7955,7956,7957] CONDITIONAL_S
DISCARD 7957 [(0,1)] 0 [7952] [] [] [] [] [7954,7955,7956,7957] CONDITIONAL_S
IDLE 7958 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 7959 [(1,0)] D [] [] [] [] [] [] none
MERGE 7960 [(1,0),(0,0)] D [] [7962,7963,7964,7965] [] [] [((0,0),(1,0))] [] none
DISCARD 7961 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7962 [(1,0),(0,0)] D [7960] [] [] [] [((0,0),(1,0))] [7962,7963,7964,7965] CONDITIONAL_S
Y_MEAS 7963 [(1,0)] HALF_D_PLUS_2 [7960] [] [] [] [] [7962,7963,7964,7965] CONDITIONAL_S
IDLE 7964 [(0,0)] HALF_D_PLUS_2 [7960] [] [] [] [] [7962,7963,7964,7965] CONDITIONAL_S
DISCARD 7965 [(1,0)] 0 [7960] [] [] [] [] [7962,7963,7964,7965] CONDITIONAL_S
IDLE 7966 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 7967 [(0,1)] D [] [] [] [] [] [] none
MERGE 7968 [(0,1),(0,0)] D [] [7970,7971,7972,7973] [] [] [((0,0),(0,1))] [] none
DISCARD 7969 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7970 [(0,1),(0,0)] D [7968] [] [] [] [((0,0),(0,1))] [7970,7971,7972,7973] CONDITIONAL_S
Y_MEAS 7971 [(0,1)] HALF_D_PLUS_2 [7968] [] [] [] [] [7970,7971,7972,7973] CONDITIONAL_S
IDLE 7972 [(0,0)] HALF_D_PLUS_2 [7968] [] [] [] [] [7970,7971,7972,7973] CONDITIONAL_S
DISCARD 7973 [(0,1)] 0 [7968] [] [] [] [] [7970,7971,7972,7973] CONDITIONAL_S
IDLE 7974 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 7975 [(1,0)] D [] [] [] [] [] [] none
MERGE 7976 [(1,0),(0,0)] D [] [7978,7979,7980,7981] [] [] [((0,0),(1,0))] [] none
DISCARD 7977 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7978 [(1,0),(0,0)] D [7976] [] [] [] [((0,0),(1,0))] [7978,7979,7980,7981] CONDITIONAL_S
Y_MEAS 7979 [(1,0)] HALF_D_PLUS_2 [7976] [] [] [] [] [7978,7979,7980,7981] CONDITIONAL_S
IDLE 7980 [(0,0)] HALF_D_PLUS_2 [7976] [] [] [] [] [7978,7979,7980,7981] CONDITIONAL_S
DISCARD 7981 [(1,0)] 0 [7976] [] [] [] [] [7978,7979,7980,7981] CONDITIONAL_S
IDLE 7982 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 7983 [(0,1)] D [] [] [] [] [] [] none
MERGE 7984 [(0,1),(0,0)] D [] [7986,7987,7988,7989] [] [] [((0,0),(0,1))] [] none
DISCARD 7985 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7986 [(0,1),(0,0)] D [7984] [] [] [] [((0,0),(0,1))] [7986,7987,7988,7989] CONDITIONAL_S
Y_MEAS 7987 [(0,1)] HALF_D_PLUS_2 [7984] [] [] [] [] [7986,7987,7988,7989] CONDITIONAL_S
IDLE 7988 [(0,0)] HALF_D_PLUS_2 [7984] [] [] [] [] [7986,7987,7988,7989] CONDITIONAL_S
DISCARD 7989 [(0,1)] 0 [7984] [] [] [] [] [7986,7987,7988,7989] CONDITIONAL_S
DISCARD 7990 [(0,0)] 0 [] [] [] [] [] [] none