<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_188307'>
<a name="inst_tag_188307"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188307" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188307_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188307_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188307_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188307_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188308'>
<a name="inst_tag_188308"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188308" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188308_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188308_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188308_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188308_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188309'>
<a name="inst_tag_188309"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188309" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188309_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188309_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188309_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188309_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188310'>
<a name="inst_tag_188310"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188310" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188310_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188310_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188310_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188310_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188311'>
<a name="inst_tag_188311"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188311" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188311_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188311_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188311_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188311_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188312'>
<a name="inst_tag_188312"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188312" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188312_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188312_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188312_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188312_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188313'>
<a name="inst_tag_188313"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188313" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188313_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188313_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188313_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188313_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188314'>
<a name="inst_tag_188314"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188314" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188314_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188314_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188314_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188314_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188315'>
<a name="inst_tag_188315"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188315" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188315_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188315_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188315_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188315_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188316'>
<a name="inst_tag_188316"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188316" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188316_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188316_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188316_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188316_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188317'>
<a name="inst_tag_188317"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188317" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188317_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188317_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188317_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188317_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188318'>
<a name="inst_tag_188318"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188318" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188318_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188318_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188318_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188318_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188319'>
<a name="inst_tag_188319"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188319" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188319_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188319_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188319_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188319_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188320'>
<a name="inst_tag_188320"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_188320" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188320_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188320_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188320_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188320_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2452.html#inst_tag_243181" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188321'>
<a name="inst_tag_188321"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188321" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188321_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188321_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188321_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188321_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1497.html#inst_tag_130066" >Xpc</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188322'>
<a name="inst_tag_188322"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188322" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188322_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188322_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188322_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188322_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1497.html#inst_tag_130066" >Xpc</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188323'>
<a name="inst_tag_188323"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188323" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188323_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188323_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188323_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188323_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1497.html#inst_tag_130066" >Xpc</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188324'>
<a name="inst_tag_188324"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188324" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188324_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188324_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188324_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188324_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2115.html#inst_tag_202046" >Xtff2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188325'>
<a name="inst_tag_188325"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188325" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188325_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188325_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188325_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188325_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2115.html#inst_tag_202047" >Xtff3</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188326'>
<a name="inst_tag_188326"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188326" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188326_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188326_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188326_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188326_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2115.html#inst_tag_202048" >Xtff4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188327'>
<a name="inst_tag_188327"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188327" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188327_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188327_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188327_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188327_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2115.html#inst_tag_202049" >Xtff5</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188328'>
<a name="inst_tag_188328"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188328" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188328_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188328_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188328_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188328_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2115.html#inst_tag_202050" >Xtff6</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188329'>
<a name="inst_tag_188329"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188329" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188329_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188329_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188329_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188329_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2115.html#inst_tag_202051" >Xtff7</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188330'>
<a name="inst_tag_188330"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188330" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188330_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188330_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188330_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188330_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2115.html#inst_tag_202052" >Xtff8</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188331'>
<a name="inst_tag_188331"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188331" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188331_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188331_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188331_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188331_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2115.html#inst_tag_202053" >Xtff9</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188332'>
<a name="inst_tag_188332"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_188332" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188332_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188332_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188332_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188332_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2058.html#inst_tag_201562" >Xtff1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188333'>
<a name="inst_tag_188333"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188333" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188333_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188333_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188333_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188333_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1161.html#inst_tag_78300" >Xstartup</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188334'>
<a name="inst_tag_188334"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188334" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188334_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188334_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188334_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188334_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1161.html#inst_tag_78300" >Xstartup</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188335'>
<a name="inst_tag_188335"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188335" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188335_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188335_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188335_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188335_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1897.html#inst_tag_178793" >Xdiv2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188336'>
<a name="inst_tag_188336"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188336" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188336_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188336_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188336_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188336_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod93.html#inst_tag_10539" >X6</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188337'>
<a name="inst_tag_188337"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188337" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188337_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188337_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188337_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188337_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod93.html#inst_tag_10539" >X6</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188338'>
<a name="inst_tag_188338"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188338" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188338_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188338_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188338_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188338_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1988.html#inst_tag_189488" >Xpfd_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188339'>
<a name="inst_tag_188339"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188339" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188339_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188339_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188339_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188339_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1988.html#inst_tag_189488" >Xpfd_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188340'>
<a name="inst_tag_188340"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_188340" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 19.77</td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188340_Line" > 45.45</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188340_Cond" > 13.64</a></td>
<td class="s0 cl rt"><a href="mod1947_4.html#inst_tag_188340_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1947_4.html#inst_tag_188340_Branch" > 20.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 19.77</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s1 cl rt"> 13.64</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod64.html#inst_tag_2449" >Xbbpfd_logic</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188341'>
<a name="inst_tag_188341"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_188341" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188341_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188341_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188341_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188341_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1895.html#inst_tag_178791" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188342'>
<a name="inst_tag_188342"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_188342" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188342_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188342_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188342_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188342_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1895.html#inst_tag_178791" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188343'>
<a name="inst_tag_188343"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_188343" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188343_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188343_Cond" > 18.18</a></td>
<td class="s5 cl rt"><a href="mod1947_4.html#inst_tag_188343_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188343_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.95</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1895.html#inst_tag_178791" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188344'>
<a name="inst_tag_188344"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_188344" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188344_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188344_Cond" > 18.18</a></td>
<td class="s3 cl rt"><a href="mod1947_4.html#inst_tag_188344_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188344_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1895.html#inst_tag_178791" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188345'>
<a name="inst_tag_188345"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_188345" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.70</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188345_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188345_Cond" > 18.18</a></td>
<td class="s2 cl rt"><a href="mod1947_4.html#inst_tag_188345_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188345_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.70</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1895.html#inst_tag_178791" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188346'>
<a name="inst_tag_188346"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_188346" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188346_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188346_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188346_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188346_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1895.html#inst_tag_178791" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188347'>
<a name="inst_tag_188347"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_188347" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188347_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188347_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188347_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188347_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1895.html#inst_tag_178791" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188348'>
<a name="inst_tag_188348"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_188348" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"><a href="mod1947_4.html#inst_tag_188348_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188348_Cond" > 18.18</a></td>
<td class="s1 cl rt"><a href="mod1947_4.html#inst_tag_188348_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1947_4.html#inst_tag_188348_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1895.html#inst_tag_178791" >Xsync4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod1947.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_188307"  onclick="showContent('inst_tag_188307')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a><br>
<a href="#inst_tag_188308"  onclick="showContent('inst_tag_188308')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a><br>
<a href="#inst_tag_188309"  onclick="showContent('inst_tag_188309')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a><br>
<a href="#inst_tag_188310"  onclick="showContent('inst_tag_188310')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a><br>
<a href="#inst_tag_188311"  onclick="showContent('inst_tag_188311')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a><br>
<a href="#inst_tag_188312"  onclick="showContent('inst_tag_188312')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a><br>
<a href="#inst_tag_188313"  onclick="showContent('inst_tag_188313')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a><br>
<a href="#inst_tag_188314"  onclick="showContent('inst_tag_188314')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a><br>
<a href="#inst_tag_188315"  onclick="showContent('inst_tag_188315')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a><br>
<a href="#inst_tag_188316"  onclick="showContent('inst_tag_188316')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a><br>
<a href="#inst_tag_188317"  onclick="showContent('inst_tag_188317')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a><br>
<a href="#inst_tag_188318"  onclick="showContent('inst_tag_188318')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a><br>
<a href="#inst_tag_188319"  onclick="showContent('inst_tag_188319')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a><br>
<a href="#inst_tag_188320"  onclick="showContent('inst_tag_188320')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a><br>
<a href="#inst_tag_188321"  onclick="showContent('inst_tag_188321')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a><br>
<a href="#inst_tag_188322"  onclick="showContent('inst_tag_188322')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a><br>
<a href="#inst_tag_188323"  onclick="showContent('inst_tag_188323')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a><br>
<a href="#inst_tag_188324"  onclick="showContent('inst_tag_188324')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a><br>
<a href="#inst_tag_188325"  onclick="showContent('inst_tag_188325')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a><br>
<a href="#inst_tag_188326"  onclick="showContent('inst_tag_188326')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a><br>
<a href="#inst_tag_188327"  onclick="showContent('inst_tag_188327')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a><br>
<a href="#inst_tag_188328"  onclick="showContent('inst_tag_188328')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a><br>
<a href="#inst_tag_188329"  onclick="showContent('inst_tag_188329')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a><br>
<a href="#inst_tag_188330"  onclick="showContent('inst_tag_188330')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a><br>
<a href="#inst_tag_188331"  onclick="showContent('inst_tag_188331')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a><br>
<a href="#inst_tag_188332"  onclick="showContent('inst_tag_188332')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a><br>
<a href="#inst_tag_188333"  onclick="showContent('inst_tag_188333')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a><br>
<a href="#inst_tag_188334"  onclick="showContent('inst_tag_188334')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a><br>
<a href="#inst_tag_188335"  onclick="showContent('inst_tag_188335')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a><br>
<a href="#inst_tag_188336"  onclick="showContent('inst_tag_188336')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a><br>
<a href="#inst_tag_188337"  onclick="showContent('inst_tag_188337')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a><br>
<a href="#inst_tag_188338"  onclick="showContent('inst_tag_188338')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a><br>
<a href="#inst_tag_188339"  onclick="showContent('inst_tag_188339')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a><br>
<a href="#inst_tag_188340"  onclick="showContent('inst_tag_188340')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a><br>
<a href="#inst_tag_188341"  onclick="showContent('inst_tag_188341')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a><br>
<a href="#inst_tag_188342"  onclick="showContent('inst_tag_188342')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a><br>
<a href="#inst_tag_188343"  onclick="showContent('inst_tag_188343')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a><br>
<a href="#inst_tag_188344"  onclick="showContent('inst_tag_188344')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a><br>
<a href="#inst_tag_188345"  onclick="showContent('inst_tag_188345')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a><br>
<a href="#inst_tag_188346"  onclick="showContent('inst_tag_188346')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a><br>
<a href="#inst_tag_188347"  onclick="showContent('inst_tag_188347')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a><br>
<a href="#inst_tag_188348"  onclick="showContent('inst_tag_188348')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_188307'>
<a name="inst_tag_188307_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188307" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188307_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188307" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188307_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188307" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188307_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188307" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_13_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188308'>
<a name="inst_tag_188308_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188308" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188308_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188308" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188308_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188308" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188308_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188308" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_12_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188309'>
<a name="inst_tag_188309_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188309" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188309_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188309" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188309_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188309" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188309_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188309" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_11_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188310'>
<a name="inst_tag_188310_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188310" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188310_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188310" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188310_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188310" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188310_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188310" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_10_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188311'>
<a name="inst_tag_188311_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188311" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188311_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188311" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188311_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188311" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188311_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188311" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_9_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188312'>
<a name="inst_tag_188312_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188312" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188312_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188312" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188312_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188312" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188312_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188312" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_8_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188313'>
<a name="inst_tag_188313_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188313" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188313_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188313" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188313_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188313" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188313_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188313" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_7_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188314'>
<a name="inst_tag_188314_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188314" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188314_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188314" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188314_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188314" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188314_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188314" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_6_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188315'>
<a name="inst_tag_188315_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188315" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188315_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188315" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188315_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188315" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188315_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188315" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_5_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188316'>
<a name="inst_tag_188316_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188316" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188316_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188316" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188316_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188316" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188316_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188316" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_4_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188317'>
<a name="inst_tag_188317_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188317" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188317_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188317" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188317_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188317" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188317_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188317" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_3_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188318'>
<a name="inst_tag_188318_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188318" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188318_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188318" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188318_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188318" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188318_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188318" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188319'>
<a name="inst_tag_188319_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188319" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188319_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188319" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188319_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188319" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188319_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188319" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188320'>
<a name="inst_tag_188320_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188320" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188320_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188320" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188320_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188320" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188320_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188320" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188321'>
<a name="inst_tag_188321_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188321" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188321_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188321" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188321_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188321" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188321_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188321" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188322'>
<a name="inst_tag_188322_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188322" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188322_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188322" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188322_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188322" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188322_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188322" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X11</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188323'>
<a name="inst_tag_188323_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188323" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188323_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188323" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188323_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188323" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188323_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188323" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.X98</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188324'>
<a name="inst_tag_188324_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188324" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188324_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188324" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188324_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188324" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188324_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188324" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff2.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188325'>
<a name="inst_tag_188325_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188325" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188325_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188325" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188325_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188325" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188325_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188325" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff3.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188326'>
<a name="inst_tag_188326_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188326" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188326_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188326" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188326_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188326" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188326_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188326" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff4.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188327'>
<a name="inst_tag_188327_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188327" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188327_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188327" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188327_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188327" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188327_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188327" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff5.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188328'>
<a name="inst_tag_188328_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188328" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188328_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188328" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188328_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188328" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188328_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188328" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff6.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188329'>
<a name="inst_tag_188329_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188329" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188329_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188329" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188329_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188329" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188329_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188329" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff7.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188330'>
<a name="inst_tag_188330_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188330" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188330_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188330" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188330_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188330" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188330_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188330" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff8.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188331'>
<a name="inst_tag_188331_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188331" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188331_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188331" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188331_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188331" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188331_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188331" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff9.X2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188332'>
<a name="inst_tag_188332_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188332" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188332_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188332" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188332_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188332" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188332_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188332" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xfbdiv.Xpc.Xtff1.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188333'>
<a name="inst_tag_188333_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188333" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188333_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188333" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188333_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188333" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188333_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188333" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X18</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188334'>
<a name="inst_tag_188334_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188334" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188334_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188334" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188334_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188334" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188334_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188334" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.X20</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188335'>
<a name="inst_tag_188335_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188335" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188335_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188335" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188335_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188335" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188335_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188335" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xstartup.Xdiv2.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188336'>
<a name="inst_tag_188336_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188336" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188336_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188336" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188336_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188336" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188336_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188336" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188337'>
<a name="inst_tag_188337_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188337" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188337_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188337" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188337_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188337" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188337_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188337" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X6.X7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188338'>
<a name="inst_tag_188338_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188338" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188338_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188338" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188338_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188338" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188338_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188338" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X19</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188339'>
<a name="inst_tag_188339_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188339" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188339_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188339" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188339_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188339" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188339_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188339" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.Xpfd_core.X21</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188340'>
<a name="inst_tag_188340_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188340" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>11</td><td>5</td><td>45.45</td></tr>
<tr class="s4"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>5</td><td>45.45</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       <font color = "red">0/1     ==>          if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)</font>
5146       <font color = "red">0/1     ==>              q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;</font>
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188340_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188340" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>3</td><td>13.64</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>3</td><td>13.64</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188340_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188340" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188340_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188340" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xpfd.X1.Xbbpfd_logic.X9</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "red">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188341'>
<a name="inst_tag_188341_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188341" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188341_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188341" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188341_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188341" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188341_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188341" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div16</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188342'>
<a name="inst_tag_188342_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188342" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188342_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188342" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188342_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188342" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188342_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188342" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff2div4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188343'>
<a name="inst_tag_188343_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188343" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188343_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188343" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188343_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188343" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188343_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188343" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff1div4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188344'>
<a name="inst_tag_188344_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188344" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188344_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188344" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188344_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188344" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188344_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188344" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188345'>
<a name="inst_tag_188345_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188345" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188345_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188345" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188345_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188345" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188345_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188345" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.X1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188346'>
<a name="inst_tag_188346_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188346" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188346_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188346" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188346_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188346" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188346_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188346" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188347'>
<a name="inst_tag_188347_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188347" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188347_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188347" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188347_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188347" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188347_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188347" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188348'>
<a name="inst_tag_188348_Line"></a>
<b>Line Coverage for Instance : <a href="mod1947_4.html#inst_tag_188348" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188348_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1947_4.html#inst_tag_188348" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188348_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1947_4.html#inst_tag_188348" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188348_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1947_4.html#inst_tag_188348" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpostdiv_top.Xpostdiv.Xdivsync.Xsync4.Xff_enout_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_188307">
    <li>
      <a href="#inst_tag_188307_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188307_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188307_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188307_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188308">
    <li>
      <a href="#inst_tag_188308_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188308_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188308_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188308_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188309">
    <li>
      <a href="#inst_tag_188309_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188309_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188309_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188309_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188310">
    <li>
      <a href="#inst_tag_188310_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188310_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188310_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188310_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188311">
    <li>
      <a href="#inst_tag_188311_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188311_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188311_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188311_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188312">
    <li>
      <a href="#inst_tag_188312_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188312_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188312_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188312_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188313">
    <li>
      <a href="#inst_tag_188313_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188313_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188313_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188313_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188314">
    <li>
      <a href="#inst_tag_188314_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188314_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188314_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188314_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188315">
    <li>
      <a href="#inst_tag_188315_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188315_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188315_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188315_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188316">
    <li>
      <a href="#inst_tag_188316_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188316_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188316_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188316_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188317">
    <li>
      <a href="#inst_tag_188317_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188317_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188317_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188317_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188318">
    <li>
      <a href="#inst_tag_188318_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188318_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188318_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188318_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188319">
    <li>
      <a href="#inst_tag_188319_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188319_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188319_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188319_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188320">
    <li>
      <a href="#inst_tag_188320_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188320_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188320_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188320_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188321">
    <li>
      <a href="#inst_tag_188321_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188321_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188321_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188321_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188322">
    <li>
      <a href="#inst_tag_188322_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188322_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188322_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188322_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188323">
    <li>
      <a href="#inst_tag_188323_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188323_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188323_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188323_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188324">
    <li>
      <a href="#inst_tag_188324_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188324_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188324_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188324_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188325">
    <li>
      <a href="#inst_tag_188325_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188325_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188325_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188325_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188326">
    <li>
      <a href="#inst_tag_188326_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188326_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188326_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188326_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188327">
    <li>
      <a href="#inst_tag_188327_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188327_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188327_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188327_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188328">
    <li>
      <a href="#inst_tag_188328_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188328_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188328_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188328_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188329">
    <li>
      <a href="#inst_tag_188329_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188329_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188329_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188329_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188330">
    <li>
      <a href="#inst_tag_188330_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188330_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188330_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188330_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188331">
    <li>
      <a href="#inst_tag_188331_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188331_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188331_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188331_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188332">
    <li>
      <a href="#inst_tag_188332_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188332_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188332_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188332_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188333">
    <li>
      <a href="#inst_tag_188333_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188333_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188333_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188333_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188334">
    <li>
      <a href="#inst_tag_188334_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188334_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188334_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188334_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188335">
    <li>
      <a href="#inst_tag_188335_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188335_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188335_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188335_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188336">
    <li>
      <a href="#inst_tag_188336_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188336_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188336_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188336_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188337">
    <li>
      <a href="#inst_tag_188337_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188337_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188337_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188337_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188338">
    <li>
      <a href="#inst_tag_188338_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188338_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188338_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188338_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188339">
    <li>
      <a href="#inst_tag_188339_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188339_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188339_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188339_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188340">
    <li>
      <a href="#inst_tag_188340_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188340_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188340_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188340_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188341">
    <li>
      <a href="#inst_tag_188341_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188341_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188341_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188341_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188342">
    <li>
      <a href="#inst_tag_188342_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188342_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188342_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188342_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188343">
    <li>
      <a href="#inst_tag_188343_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188343_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188343_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188343_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188344">
    <li>
      <a href="#inst_tag_188344_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188344_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188344_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188344_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188345">
    <li>
      <a href="#inst_tag_188345_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188345_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188345_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188345_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188346">
    <li>
      <a href="#inst_tag_188346_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188346_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188346_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188346_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188347">
    <li>
      <a href="#inst_tag_188347_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188347_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188347_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188347_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188348">
    <li>
      <a href="#inst_tag_188348_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188348_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188348_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188348_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
