Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Thu Jun 12 14:12:41 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_timing -file ./report/combiner_top_timing_synth.rpt
| Design       : combiner_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
-----------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 FSM_onehot_ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            total_distortion_1_reg_573_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 2.304ns (27.897%)  route 5.955ns (72.103%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=7325, unset)         0.973     0.973    ap_clk
                                                                      r  FSM_onehot_ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  FSM_onehot_ap_CS_fsm_reg[15]/Q
                         net (fo=22, unplaced)        0.803     2.294    centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/I2[14]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.589 f  centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ap_done_INST_0_i_7/O
                         net (fo=8, unplaced)         1.149     3.738    centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/O22
                         LUT5 (Prop_lut5_I0_O)        0.124     3.862 f  centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ap_done_INST_0_i_3/O
                         net (fo=21, unplaced)        1.172     5.034    centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/O14
                         LUT5 (Prop_lut5_I0_O)        0.124     5.158 r  centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg_i_45__3/O
                         net (fo=40, unplaced)        0.526     5.684    n_48_centre_buffer_count_U
                         LUT5 (Prop_lut5_I4_O)        0.124     5.808 f  tmp_13_reg_1291[0]_i_86/O
                         net (fo=1, unplaced)         1.111     6.919    n_4_tmp_13_reg_1291[0]_i_86
                         LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  tmp_13_reg_1291[0]_i_72/O
                         net (fo=1, unplaced)         0.640     7.683    n_4_tmp_13_reg_1291[0]_i_72
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.203 r  tmp_13_reg_1291_reg[0]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     8.212    n_4_tmp_13_reg_1291_reg[0]_i_55
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.329 r  tmp_13_reg_1291_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     8.329    n_4_tmp_13_reg_1291_reg[0]_i_29
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.446 r  tmp_13_reg_1291_reg[0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.446    n_4_tmp_13_reg_1291_reg[0]_i_8
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.563 r  tmp_13_reg_1291_reg[0]_i_3/CO[3]
                         net (fo=3, unplaced)         0.000     8.563    tmp_s_fu_909_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     8.687 r  total_distortion_1_reg_573[31]_i_1/O
                         net (fo=32, unplaced)        0.545     9.232    n_4_total_distortion_1_reg_573[31]_i_1
                         FDRE                                         r  total_distortion_1_reg_573_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=7325, unset)         0.924    10.924    ap_clk
                                                                      r  total_distortion_1_reg_573_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    total_distortion_1_reg_573_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  1.488    




