<?xml version="1.0" encoding="UTF-8"?>
<!--  cache configuration for core P -->
<cache-config>
	<icache>						<!-- 16 KB -->
		<block_bits>5</block_bits>	<!-- 32 B block /-->
		<way_bits>2</way_bits>		<!-- 4 ways  -->
		<row_bits>7</row_bits>		<!-- 128 sets /-->
	</icache>
	<dcache>						<!-- 8 KB -->
		<block_bits>5</block_bits>	<!-- 32 B block-->
		<way_bits>2</way_bits>		<!-- 4 ways -->
		<row_bits>6</row_bits>		<!-- 64 sets /-->
	</dcache>
</cache-config>
