

================================================================
== Vivado HLS Report for 'Linear_layer_ds2'
================================================================
* Date:           Thu Aug 31 04:11:10 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  169924683|  169924683| 1.699 sec | 1.699 sec |  169924683|  169924683|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                 |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       9240|       9240|       770|          -|          -|    12|    no    |
        | + Loop 1.1      |        768|        768|         1|          -|          -|   768|    no    |
        |- l_gemm_i18     |  169887768|  169887768|  14157314|          -|          -|    12|    no    |
        | + l_j17         |   14157312|   14157312|     18434|          -|          -|   768|    no    |
        |  ++ l_S_k_0_k5  |      18432|      18432|         6|          -|          -|  3072|    no    |
        |- l_bias_i19     |      27672|      27672|      2306|          -|          -|    12|    no    |
        | + l_j18         |       2304|       2304|         3|          -|          -|   768|    no    |
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 12 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 
12 --> 13 
13 --> 14 12 
14 --> 15 
15 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:377]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%v224_0 = phi i4 [ 0, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %v224, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'v224_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln377 = icmp eq i4 %v224_0, -4" [kernel.cpp:377]   --->   Operation 18 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%v224 = add i4 %v224_0, 1" [kernel.cpp:377]   --->   Operation 20 'add' 'v224' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln377, label %.preheader366.preheader, label %.preheader367.preheader" [kernel.cpp:377]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_34 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v224_0, i10 0)" [kernel.cpp:379]   --->   Operation 22 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i14 %tmp_34 to i15" [kernel.cpp:379]   --->   Operation 23 'zext' 'zext_ln203' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_35 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v224_0, i8 0)" [kernel.cpp:379]   --->   Operation 24 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i12 %tmp_35 to i15" [kernel.cpp:379]   --->   Operation 25 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.81ns)   --->   "%sub_ln203 = sub i15 %zext_ln203, %zext_ln203_7" [kernel.cpp:379]   --->   Operation 26 'sub' 'sub_ln203' <Predicate = (!icmp_ln377)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader367" [kernel.cpp:378]   --->   Operation 27 'br' <Predicate = (!icmp_ln377)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader366" [kernel.cpp:382]   --->   Operation 28 'br' <Predicate = (icmp_ln377)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%v225_0 = phi i10 [ %v225, %0 ], [ 0, %.preheader367.preheader ]"   --->   Operation 29 'phi' 'v225_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.77ns)   --->   "%icmp_ln378 = icmp eq i10 %v225_0, -256" [kernel.cpp:378]   --->   Operation 30 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_390 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 31 'speclooptripcount' 'empty_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%v225 = add i10 %v225_0, 1" [kernel.cpp:378]   --->   Operation 32 'add' 'v225' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln378, label %.loopexit.loopexit, label %0" [kernel.cpp:378]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i10 %v225_0 to i15" [kernel.cpp:379]   --->   Operation 34 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.94ns)   --->   "%add_ln203 = add i15 %sub_ln203, %zext_ln203_8" [kernel.cpp:379]   --->   Operation 35 'add' 'add_ln203' <Predicate = (!icmp_ln378)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i15 %add_ln203 to i64" [kernel.cpp:379]   --->   Operation 36 'sext' 'sext_ln203' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%v222_V_addr = getelementptr [9216 x i24]* %v222_V, i64 0, i64 %sext_ln203" [kernel.cpp:379]   --->   Operation 37 'getelementptr' 'v222_V_addr' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.25ns)   --->   "store i24 0, i24* %v222_V_addr, align 4" [kernel.cpp:379]   --->   Operation 38 'store' <Predicate = (!icmp_ln378)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader367" [kernel.cpp:378]   --->   Operation 39 'br' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 40 'br' <Predicate = (icmp_ln378)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.07>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i18_0 = phi i4 [ %i18, %l_gemm_i18_end ], [ 0, %.preheader366.preheader ]"   --->   Operation 41 'phi' 'i18_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln382 = icmp eq i4 %i18_0, -4" [kernel.cpp:382]   --->   Operation 42 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_391 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 43 'speclooptripcount' 'empty_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.73ns)   --->   "%i18 = add i4 %i18_0, 1" [kernel.cpp:382]   --->   Operation 44 'add' 'i18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln382, label %.preheader.preheader, label %l_gemm_i18_begin" [kernel.cpp:382]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str41) nounwind" [kernel.cpp:382]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str41)" [kernel.cpp:382]   --->   Operation 47 'specregionbegin' 'tmp' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_36 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i18_0, i12 0)" [kernel.cpp:385]   --->   Operation 48 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i16 %tmp_36 to i17" [kernel.cpp:385]   --->   Operation 49 'zext' 'zext_ln385' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_37 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i18_0, i10 0)" [kernel.cpp:385]   --->   Operation 50 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln385_1 = zext i14 %tmp_37 to i15" [kernel.cpp:385]   --->   Operation 51 'zext' 'zext_ln385_1' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln385_2 = zext i14 %tmp_37 to i17" [kernel.cpp:385]   --->   Operation 52 'zext' 'zext_ln385_2' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.07ns)   --->   "%sub_ln385 = sub i17 %zext_ln385, %zext_ln385_2" [kernel.cpp:385]   --->   Operation 53 'sub' 'sub_ln385' <Predicate = (!icmp_ln382)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_38 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i18_0, i8 0)" [kernel.cpp:390]   --->   Operation 54 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i12 %tmp_38 to i15" [kernel.cpp:390]   --->   Operation 55 'zext' 'zext_ln390' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.81ns)   --->   "%sub_ln390 = sub i15 %zext_ln385_1, %zext_ln390" [kernel.cpp:390]   --->   Operation 56 'sub' 'sub_ln390' <Predicate = (!icmp_ln382)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:383]   --->   Operation 57 'br' <Predicate = (!icmp_ln382)> <Delay = 1.76>
ST_4 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:397]   --->   Operation 58 'br' <Predicate = (icmp_ln382)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 2.25>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%j17_0 = phi i10 [ 0, %l_gemm_i18_begin ], [ %j17, %l_j17_end ]"   --->   Operation 59 'phi' 'j17_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.77ns)   --->   "%icmp_ln383 = icmp eq i10 %j17_0, -256" [kernel.cpp:383]   --->   Operation 60 'icmp' 'icmp_ln383' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_392 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 61 'speclooptripcount' 'empty_392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.73ns)   --->   "%j17 = add i10 %j17_0, 1" [kernel.cpp:383]   --->   Operation 62 'add' 'j17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln383, label %l_gemm_i18_end, label %l_j17_begin" [kernel.cpp:383]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str42) nounwind" [kernel.cpp:383]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str42)" [kernel.cpp:383]   --->   Operation 65 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i10 %j17_0 to i15" [kernel.cpp:386]   --->   Operation 66 'zext' 'zext_ln386' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_41 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %j17_0, i12 0)" [kernel.cpp:386]   --->   Operation 67 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln386_1 = zext i22 %tmp_41 to i23" [kernel.cpp:386]   --->   Operation 68 'zext' 'zext_ln386_1' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_42 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j17_0, i10 0)" [kernel.cpp:386]   --->   Operation 69 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln386_2 = zext i20 %tmp_42 to i23" [kernel.cpp:386]   --->   Operation 70 'zext' 'zext_ln386_2' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.25ns)   --->   "%sub_ln386 = sub i23 %zext_ln386_1, %zext_ln386_2" [kernel.cpp:386]   --->   Operation 71 'sub' 'sub_ln386' <Predicate = (!icmp_ln383)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.94ns)   --->   "%add_ln390 = add i15 %sub_ln390, %zext_ln386" [kernel.cpp:390]   --->   Operation 72 'add' 'add_ln390' <Predicate = (!icmp_ln383)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln390 = sext i15 %add_ln390 to i64" [kernel.cpp:390]   --->   Operation 73 'sext' 'sext_ln390' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%v222_V_addr_1 = getelementptr [9216 x i24]* %v222_V, i64 0, i64 %sext_ln390" [kernel.cpp:390]   --->   Operation 74 'getelementptr' 'v222_V_addr_1' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:384]   --->   Operation 75 'br' <Predicate = (!icmp_ln383)> <Delay = 1.76>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_395 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str41, i32 %tmp)" [kernel.cpp:396]   --->   Operation 76 'specregionend' 'empty_395' <Predicate = (icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader366" [kernel.cpp:382]   --->   Operation 77 'br' <Predicate = (icmp_ln383)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.53>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%k5_0 = phi i12 [ 0, %l_j17_begin ], [ %k5, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83 ]"   --->   Operation 78 'phi' 'k5_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.99ns)   --->   "%icmp_ln384 = icmp eq i12 %k5_0, -1024" [kernel.cpp:384]   --->   Operation 79 'icmp' 'icmp_ln384' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 80 'speclooptripcount' 'empty_393' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.54ns)   --->   "%k5 = add i12 %k5_0, 1" [kernel.cpp:384]   --->   Operation 81 'add' 'k5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln384, label %l_j17_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83" [kernel.cpp:384]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln385_3 = zext i12 %k5_0 to i23" [kernel.cpp:385]   --->   Operation 83 'zext' 'zext_ln385_3' <Predicate = (!icmp_ln384)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln385_4 = zext i12 %k5_0 to i17" [kernel.cpp:385]   --->   Operation 84 'zext' 'zext_ln385_4' <Predicate = (!icmp_ln384)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (2.10ns)   --->   "%add_ln385 = add i17 %zext_ln385_4, %sub_ln385" [kernel.cpp:385]   --->   Operation 85 'add' 'add_ln385' <Predicate = (!icmp_ln384)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.28ns)   --->   "%add_ln386 = add i23 %zext_ln385_3, %sub_ln386" [kernel.cpp:386]   --->   Operation 86 'add' 'add_ln386' <Predicate = (!icmp_ln384)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i23 %add_ln386 to i64" [kernel.cpp:386]   --->   Operation 87 'sext' 'sext_ln386' <Predicate = (!icmp_ln384)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%v220_V_addr = getelementptr [2359296 x i24]* %v220_V, i64 0, i64 %sext_ln386" [kernel.cpp:386]   --->   Operation 88 'getelementptr' 'v220_V_addr' <Predicate = (!icmp_ln384)> <Delay = 0.00>
ST_6 : Operation 89 [4/4] (3.25ns)   --->   "%v230_V = load i24* %v220_V_addr, align 4" [kernel.cpp:386]   --->   Operation 89 'load' 'v230_V' <Predicate = (!icmp_ln384)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%empty_394 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str42, i32 %tmp_9)" [kernel.cpp:395]   --->   Operation 90 'specregionend' 'empty_394' <Predicate = (icmp_ln384)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:383]   --->   Operation 91 'br' <Predicate = (icmp_ln384)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 92 [3/4] (3.25ns)   --->   "%v230_V = load i24* %v220_V_addr, align 4" [kernel.cpp:386]   --->   Operation 92 'load' 'v230_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln385 = sext i17 %add_ln385 to i64" [kernel.cpp:385]   --->   Operation 93 'sext' 'sext_ln385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%v219_V_addr = getelementptr [36864 x i24]* %v219_V, i64 0, i64 %sext_ln385" [kernel.cpp:385]   --->   Operation 94 'getelementptr' 'v219_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (3.25ns)   --->   "%v229_V = load i24* %v219_V_addr, align 4" [kernel.cpp:385]   --->   Operation 95 'load' 'v229_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_8 : Operation 96 [2/4] (3.25ns)   --->   "%v230_V = load i24* %v220_V_addr, align 4" [kernel.cpp:386]   --->   Operation 96 'load' 'v230_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 97 [1/2] (3.25ns)   --->   "%v229_V = load i24* %v219_V_addr, align 4" [kernel.cpp:385]   --->   Operation 97 'load' 'v229_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_9 : Operation 98 [1/4] (3.25ns)   --->   "%v230_V = load i24* %v220_V_addr, align 4" [kernel.cpp:386]   --->   Operation 98 'load' 'v230_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_9 : Operation 99 [2/2] (3.25ns)   --->   "%v234_V = load i24* %v222_V_addr_1, align 4" [kernel.cpp:390]   --->   Operation 99 'load' 'v234_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 10 <SV = 8> <Delay = 8.51>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%v231_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v229_V, i16 0)" [kernel.cpp:387]   --->   Operation 100 'bitconcatenate' 'v231_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%v232_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v230_V, i16 0)" [kernel.cpp:388]   --->   Operation 101 'bitconcatenate' 'v232_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %v231_V to i72" [kernel.cpp:389]   --->   Operation 102 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %v232_V to i72" [kernel.cpp:389]   --->   Operation 103 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (8.51ns)   --->   "%r_V = mul i72 %sext_ln1116, %sext_ln1118" [kernel.cpp:389]   --->   Operation 104 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/2] (3.25ns)   --->   "%v234_V = load i24* %v222_V_addr_1, align 4" [kernel.cpp:390]   --->   Operation 105 'load' 'v234_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%v235_V = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %r_V, i32 48, i32 71)" [kernel.cpp:391]   --->   Operation 106 'partselect' 'v235_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 5.56>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str43) nounwind" [kernel.cpp:384]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (2.31ns)   --->   "%v236_V = add i24 %v234_V, %v235_V" [kernel.cpp:392]   --->   Operation 108 'add' 'v236_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (3.25ns)   --->   "store i24 %v236_V, i24* %v222_V_addr_1, align 4" [kernel.cpp:393]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:384]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 1.81>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%i19_0 = phi i4 [ %i19, %l_bias_i19_end ], [ 0, %.preheader.preheader ]"   --->   Operation 111 'phi' 'i19_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (1.30ns)   --->   "%icmp_ln397 = icmp eq i4 %i19_0, -4" [kernel.cpp:397]   --->   Operation 112 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%empty_396 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 113 'speclooptripcount' 'empty_396' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (1.73ns)   --->   "%i19 = add i4 %i19_0, 1" [kernel.cpp:397]   --->   Operation 114 'add' 'i19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln397, label %4, label %l_bias_i19_begin" [kernel.cpp:397]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str44) nounwind" [kernel.cpp:397]   --->   Operation 116 'specloopname' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str44)" [kernel.cpp:397]   --->   Operation 117 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_39 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i19_0, i10 0)" [kernel.cpp:400]   --->   Operation 118 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i14 %tmp_39 to i15" [kernel.cpp:400]   --->   Operation 119 'zext' 'zext_ln400' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_40 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i19_0, i8 0)" [kernel.cpp:400]   --->   Operation 120 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln400_1 = zext i12 %tmp_40 to i15" [kernel.cpp:400]   --->   Operation 121 'zext' 'zext_ln400_1' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (1.81ns)   --->   "%sub_ln400 = sub i15 %zext_ln400, %zext_ln400_1" [kernel.cpp:400]   --->   Operation 122 'sub' 'sub_ln400' <Predicate = (!icmp_ln397)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:398]   --->   Operation 123 'br' <Predicate = (!icmp_ln397)> <Delay = 1.76>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:405]   --->   Operation 124 'ret' <Predicate = (icmp_ln397)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 5.19>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%j18_0 = phi i10 [ 0, %l_bias_i19_begin ], [ %j18, %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 125 'phi' 'j18_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (1.77ns)   --->   "%icmp_ln398 = icmp eq i10 %j18_0, -256" [kernel.cpp:398]   --->   Operation 126 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%empty_397 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 127 'speclooptripcount' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (1.73ns)   --->   "%j18 = add i10 %j18_0, 1" [kernel.cpp:398]   --->   Operation 128 'add' 'j18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln398, label %l_bias_i19_end, label %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [kernel.cpp:398]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i10 %j18_0 to i64" [kernel.cpp:399]   --->   Operation 130 'zext' 'zext_ln399' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln400_2 = zext i10 %j18_0 to i15" [kernel.cpp:400]   --->   Operation 131 'zext' 'zext_ln400_2' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (1.94ns)   --->   "%add_ln400 = add i15 %sub_ln400, %zext_ln400_2" [kernel.cpp:400]   --->   Operation 132 'add' 'add_ln400' <Predicate = (!icmp_ln398)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln400 = sext i15 %add_ln400 to i64" [kernel.cpp:400]   --->   Operation 133 'sext' 'sext_ln400' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%v222_V_addr_2 = getelementptr [9216 x i24]* %v222_V, i64 0, i64 %sext_ln400" [kernel.cpp:400]   --->   Operation 134 'getelementptr' 'v222_V_addr_2' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%v221_V_addr = getelementptr [768 x i24]* %v221_V, i64 0, i64 %zext_ln399" [kernel.cpp:399]   --->   Operation 135 'getelementptr' 'v221_V_addr' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_13 : Operation 136 [2/2] (3.25ns)   --->   "%v239_V = load i24* %v221_V_addr, align 4" [kernel.cpp:399]   --->   Operation 136 'load' 'v239_V' <Predicate = (!icmp_ln398)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_13 : Operation 137 [2/2] (3.25ns)   --->   "%v240_V = load i24* %v222_V_addr_2, align 4" [kernel.cpp:400]   --->   Operation 137 'load' 'v240_V' <Predicate = (!icmp_ln398)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%empty_398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str44, i32 %tmp_s)" [kernel.cpp:404]   --->   Operation 138 'specregionend' 'empty_398' <Predicate = (icmp_ln398)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:397]   --->   Operation 139 'br' <Predicate = (icmp_ln398)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.56>
ST_14 : Operation 140 [1/2] (3.25ns)   --->   "%v239_V = load i24* %v221_V_addr, align 4" [kernel.cpp:399]   --->   Operation 140 'load' 'v239_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_14 : Operation 141 [1/2] (3.25ns)   --->   "%v240_V = load i24* %v222_V_addr_2, align 4" [kernel.cpp:400]   --->   Operation 141 'load' 'v240_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_14 : Operation 142 [1/1] (2.31ns)   --->   "%v241_V = add i24 %v240_V, %v239_V" [kernel.cpp:401]   --->   Operation 142 'add' 'v241_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 3.25>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str45) nounwind" [kernel.cpp:398]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (3.25ns)   --->   "store i24 %v241_V, i24* %v222_V_addr_2, align 4" [kernel.cpp:402]   --->   Operation 144 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:398]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v224') with incoming values : ('v224', kernel.cpp:377) [7]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('v224') with incoming values : ('v224', kernel.cpp:377) [7]  (0 ns)
	'sub' operation ('sub_ln203', kernel.cpp:379) [17]  (1.81 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v225') with incoming values : ('v225', kernel.cpp:378) [20]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:379) [27]  (1.94 ns)
	'getelementptr' operation ('v222_V_addr', kernel.cpp:379) [29]  (0 ns)
	'store' operation ('store_ln379', kernel.cpp:379) of constant 0 on array 'v222_V' [30]  (3.25 ns)

 <State 4>: 2.08ns
The critical path consists of the following:
	'phi' operation ('i18') with incoming values : ('i18', kernel.cpp:382) [37]  (0 ns)
	'sub' operation ('sub_ln385', kernel.cpp:385) [50]  (2.08 ns)

 <State 5>: 2.26ns
The critical path consists of the following:
	'phi' operation ('j17') with incoming values : ('j17', kernel.cpp:383) [56]  (0 ns)
	'sub' operation ('sub_ln386', kernel.cpp:386) [69]  (2.26 ns)

 <State 6>: 5.54ns
The critical path consists of the following:
	'phi' operation ('k5') with incoming values : ('k5', kernel.cpp:384) [75]  (0 ns)
	'add' operation ('add_ln386', kernel.cpp:386) [87]  (2.28 ns)
	'getelementptr' operation ('v220_V_addr', kernel.cpp:386) [89]  (0 ns)
	'load' operation ('v230.V', kernel.cpp:386) on array 'v220_V' [91]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('v230.V', kernel.cpp:386) on array 'v220_V' [91]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v219_V_addr', kernel.cpp:385) [86]  (0 ns)
	'load' operation ('v229.V', kernel.cpp:385) on array 'v219_V' [90]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('v229.V', kernel.cpp:385) on array 'v219_V' [90]  (3.25 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:389) [96]  (8.51 ns)

 <State 11>: 5.57ns
The critical path consists of the following:
	'add' operation ('v236.V', kernel.cpp:392) [99]  (2.31 ns)
	'store' operation ('store_ln393', kernel.cpp:393) of variable 'v236.V', kernel.cpp:392 on array 'v222_V' [100]  (3.25 ns)

 <State 12>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i19') with incoming values : ('i19', kernel.cpp:397) [111]  (0 ns)
	'sub' operation ('sub_ln400', kernel.cpp:400) [123]  (1.81 ns)

 <State 13>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j18') with incoming values : ('j18', kernel.cpp:398) [126]  (0 ns)
	'add' operation ('add_ln400', kernel.cpp:400) [135]  (1.94 ns)
	'getelementptr' operation ('v222_V_addr_2', kernel.cpp:400) [137]  (0 ns)
	'load' operation ('v240.V', kernel.cpp:400) on array 'v222_V' [140]  (3.25 ns)

 <State 14>: 5.57ns
The critical path consists of the following:
	'load' operation ('v239.V', kernel.cpp:399) on array 'v221_V' [139]  (3.25 ns)
	'add' operation ('v241.V', kernel.cpp:401) [141]  (2.31 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln402', kernel.cpp:402) of variable 'v241.V', kernel.cpp:401 on array 'v222_V' [142]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
