Analysis & Elaboration report for letin
Wed May 29 08:27:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated|altsyncram_6q23:altsyncram1
  6. Parameter Settings for User Entity Instance: control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component
  7. altsyncram Parameter Settings by Entity Instance
  8. Analysis & Elaboration Settings
  9. Port Connectivity Checks: "control_unit:sys_control_unit|instruction_decoder:decoder"
 10. Port Connectivity Checks: "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram"
 11. Port Connectivity Checks: "control_unit:sys_control_unit|reg_16bit:flag_reg"
 12. In-System Memory Content Editor Settings
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed May 29 08:27:38 2019       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; letin                                       ;
; Top-level Entity Name         ; letni_processor                             ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |letni_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |letni_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |letni_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |letni_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |letni_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |letni_processor|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram                                                                                                                                                                                               ; ip/ram_main.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated|altsyncram_6q23:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                  ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                                                               ;
; WIDTH_A                            ; 16                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 13                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 8192                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; CLEAR0                ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                               ;
; WIDTH_B                            ; 1                     ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                  ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                               ;
; INIT_FILE                          ; letin_ram_content.mif ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_8a54       ; Untyped                                                                               ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                     ;
; Entity Instance                           ; control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23A7       ;                    ;
; Top-level entity name                                                           ; letni_processor    ; letin              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:sys_control_unit|instruction_decoder:decoder"                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; op_p               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_m               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_i               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_mode[3]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_mode_code[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:sys_control_unit|reg_16bit:flag_reg"                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; input[15..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; output       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; main        ; 16    ; 8192  ; Read/Write ; control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 29 08:27:08 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off letin -c letin --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file instruction_fetcher.vhd
    Info (12022): Found design unit 1: instruction_fetcher-behavioral File: C:/Users/Administrator/Desktop/letin-processor/letin/instruction_fetcher.vhd Line: 26
    Info (12023): Found entity 1: instruction_fetcher File: C:/Users/Administrator/Desktop/letin-processor/letin/instruction_fetcher.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file arithmetic/alu_sub.vhd
    Info (12022): Found design unit 1: ALU_sub-rtl File: C:/Users/Administrator/Desktop/letin-processor/letin/arithmetic/ALU_sub.vhd Line: 18
    Info (12023): Found entity 1: ALU_sub File: C:/Users/Administrator/Desktop/letin-processor/letin/arithmetic/ALU_sub.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file arithmetic/alu_mul.vhd
    Info (12022): Found design unit 1: ALU_mul-rtl File: C:/Users/Administrator/Desktop/letin-processor/letin/arithmetic/ALU_mul.vhd Line: 18
    Info (12023): Found entity 1: ALU_mul File: C:/Users/Administrator/Desktop/letin-processor/letin/arithmetic/ALU_mul.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file arithmetic/alu_div.vhd
    Info (12022): Found design unit 1: ALU_div-rtl File: C:/Users/Administrator/Desktop/letin-processor/letin/arithmetic/ALU_div.vhd Line: 19
    Info (12023): Found entity 1: ALU_div File: C:/Users/Administrator/Desktop/letin-processor/letin/arithmetic/ALU_div.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file arithmetic/alu_add.vhd
    Info (12022): Found design unit 1: ALU_add-rtl File: C:/Users/Administrator/Desktop/letin-processor/letin/arithmetic/ALU_add.vhd Line: 18
    Info (12023): Found entity 1: ALU_add File: C:/Users/Administrator/Desktop/letin-processor/letin/arithmetic/ALU_add.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file general/reg_16bit.vhd
    Info (12022): Found design unit 1: reg_16bit-behavior File: C:/Users/Administrator/Desktop/letin-processor/letin/general/reg_16bit.vhd Line: 20
    Info (12023): Found entity 1: reg_16bit File: C:/Users/Administrator/Desktop/letin-processor/letin/general/reg_16bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file general/tri_state_buffer_16bit.vhd
    Info (12022): Found design unit 1: tri_state_buffer_16bit-behavioral File: C:/Users/Administrator/Desktop/letin-processor/letin/general/tri_state_buffer_16bit.vhd Line: 14
    Info (12023): Found entity 1: tri_state_buffer_16bit File: C:/Users/Administrator/Desktop/letin-processor/letin/general/tri_state_buffer_16bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file general/buffered_reg_16bit.vhd
    Info (12022): Found design unit 1: buffered_reg_16bit-behavioral File: C:/Users/Administrator/Desktop/letin-processor/letin/general/buffered_reg_16bit.vhd Line: 19
    Info (12023): Found entity 1: buffered_reg_16bit File: C:/Users/Administrator/Desktop/letin-processor/letin/general/buffered_reg_16bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-behavioral File: C:/Users/Administrator/Desktop/letin-processor/letin/register_file.vhd Line: 20
    Info (12023): Found entity 1: register_file File: C:/Users/Administrator/Desktop/letin-processor/letin/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file general/onehot_4bit.vhd
    Info (12022): Found design unit 1: onehot_4bit-behavior File: C:/Users/Administrator/Desktop/letin-processor/letin/general/onehot_4bit.vhd Line: 14
    Info (12023): Found entity 1: onehot_4bit File: C:/Users/Administrator/Desktop/letin-processor/letin/general/onehot_4bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/testbench_registerfile.vhd
    Info (12022): Found design unit 1: testbench_registerfile-behavior File: C:/Users/Administrator/Desktop/letin-processor/letin/testbenches/testbench_registerfile.vhd Line: 11
    Info (12023): Found entity 1: testbench_registerfile File: C:/Users/Administrator/Desktop/letin-processor/letin/testbenches/testbench_registerfile.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ip/ram_main.vhd
    Info (12022): Found design unit 1: ram_main-SYN File: C:/Users/Administrator/Desktop/letin-processor/letin/ip/ram_main.vhd Line: 55
    Info (12023): Found entity 1: ram_main File: C:/Users/Administrator/Desktop/letin-processor/letin/ip/ram_main.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file memory_controller.vhd
    Info (12022): Found design unit 1: memory_controller-behavioral File: C:/Users/Administrator/Desktop/letin-processor/letin/memory_controller.vhd Line: 22
    Info (12023): Found entity 1: memory_controller File: C:/Users/Administrator/Desktop/letin-processor/letin/memory_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/testbench_ram.vhd
    Info (12022): Found design unit 1: testbench_ram-behavior File: C:/Users/Administrator/Desktop/letin-processor/letin/testbenches/testbench_ram.vhd Line: 11
    Info (12023): Found entity 1: testbench_ram File: C:/Users/Administrator/Desktop/letin-processor/letin/testbenches/testbench_ram.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-behavioral File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 37
    Info (12023): Found entity 1: control_unit File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/testbench_controlunit.vhd
    Info (12022): Found design unit 1: testbench_controlunit-behavior File: C:/Users/Administrator/Desktop/letin-processor/letin/testbenches/testbench_controlunit.vhd Line: 11
    Info (12023): Found entity 1: testbench_controlunit File: C:/Users/Administrator/Desktop/letin-processor/letin/testbenches/testbench_controlunit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behavioral File: C:/Users/Administrator/Desktop/letin-processor/letin/ALU.vhd Line: 20
    Info (12023): Found entity 1: ALU File: C:/Users/Administrator/Desktop/letin-processor/letin/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file instruction_decoder.vhd
    Info (12022): Found design unit 1: instruction_decoder-behavioral File: C:/Users/Administrator/Desktop/letin-processor/letin/instruction_decoder.vhd Line: 33
    Info (12023): Found entity 1: instruction_decoder File: C:/Users/Administrator/Desktop/letin-processor/letin/instruction_decoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-behavioral File: C:/Users/Administrator/Desktop/letin-processor/letin/datapath.vhd Line: 32
    Info (12023): Found entity 1: datapath File: C:/Users/Administrator/Desktop/letin-processor/letin/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file letni_processor.vhd
    Info (12022): Found design unit 1: letni_processor-behavioral File: C:/Users/Administrator/Desktop/letin-processor/letin/letni_processor.vhd Line: 19
    Info (12023): Found entity 1: letni_processor File: C:/Users/Administrator/Desktop/letin-processor/letin/letni_processor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/testbench_processor.vhd
    Info (12022): Found design unit 1: testbench_processor-behavior File: C:/Users/Administrator/Desktop/letin-processor/letin/testbenches/testbench_processor.vhd Line: 11
    Info (12023): Found entity 1: testbench_processor File: C:/Users/Administrator/Desktop/letin-processor/letin/testbenches/testbench_processor.vhd Line: 8
Info (12127): Elaborating entity "letni_processor" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:sys_datapath" File: C:/Users/Administrator/Desktop/letin-processor/letin/letni_processor.vhd Line: 96
Info (12128): Elaborating entity "tri_state_buffer_16bit" for hierarchy "datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_in_buf" File: C:/Users/Administrator/Desktop/letin-processor/letin/datapath.vhd Line: 106
Info (12128): Elaborating entity "register_file" for hierarchy "datapath:sys_datapath|register_file:system_regs" File: C:/Users/Administrator/Desktop/letin-processor/letin/datapath.vhd Line: 121
Info (12128): Elaborating entity "onehot_4bit" for hierarchy "datapath:sys_datapath|register_file:system_regs|onehot_4bit:addr_decoder" File: C:/Users/Administrator/Desktop/letin-processor/letin/register_file.vhd Line: 70
Info (12128): Elaborating entity "buffered_reg_16bit" for hierarchy "datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:15:general_regs" File: C:/Users/Administrator/Desktop/letin-processor/letin/register_file.vhd Line: 76
Info (12128): Elaborating entity "reg_16bit" for hierarchy "datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:15:general_regs|reg_16bit:reg" File: C:/Users/Administrator/Desktop/letin-processor/letin/general/buffered_reg_16bit.vhd Line: 49
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:sys_datapath|ALU:core_ALU" File: C:/Users/Administrator/Desktop/letin-processor/letin/datapath.vhd Line: 140
Info (12128): Elaborating entity "ALU_add" for hierarchy "datapath:sys_datapath|ALU:core_ALU|ALU_add:adder" File: C:/Users/Administrator/Desktop/letin-processor/letin/ALU.vhd Line: 92
Info (12128): Elaborating entity "ALU_sub" for hierarchy "datapath:sys_datapath|ALU:core_ALU|ALU_sub:subber" File: C:/Users/Administrator/Desktop/letin-processor/letin/ALU.vhd Line: 100
Info (12128): Elaborating entity "ALU_mul" for hierarchy "datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper" File: C:/Users/Administrator/Desktop/letin-processor/letin/ALU.vhd Line: 108
Info (12128): Elaborating entity "ALU_div" for hierarchy "datapath:sys_datapath|ALU:core_ALU|ALU_div:divder" File: C:/Users/Administrator/Desktop/letin-processor/letin/ALU.vhd Line: 117
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:sys_control_unit" File: C:/Users/Administrator/Desktop/letin-processor/letin/letni_processor.vhd Line: 117
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(157): object "flagreg_carry" assigned a value but never read File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 157
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(158): object "flagreg_zero" assigned a value but never read File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 158
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(159): object "flagreg_unused" assigned a value but never read File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 159
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(165): object "op_mode_p" assigned a value but never read File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 165
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(166): object "op_mode_m" assigned a value but never read File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 166
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(167): object "op_mode_i" assigned a value but never read File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 167
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(174): object "op_addr" assigned a value but never read File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 174
Warning (10492): VHDL Process Statement warning at control_unit.vhd(391): signal "insf_ready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 391
Warning (10492): VHDL Process Statement warning at control_unit.vhd(537): signal "mem_data_bus" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 537
Info (12128): Elaborating entity "memory_controller" for hierarchy "control_unit:sys_control_unit|memory_controller:mem_ctrl" File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 216
Info (12128): Elaborating entity "ram_main" for hierarchy "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram" File: C:/Users/Administrator/Desktop/letin-processor/letin/memory_controller.vhd Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component" File: C:/Users/Administrator/Desktop/letin-processor/letin/ip/ram_main.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component" File: C:/Users/Administrator/Desktop/letin-processor/letin/ip/ram_main.vhd Line: 62
Info (12133): Instantiated megafunction "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Administrator/Desktop/letin-processor/letin/ip/ram_main.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "letin_ram_content.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=main"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8a54.tdf
    Info (12023): Found entity 1: altsyncram_8a54 File: C:/Users/Administrator/Desktop/letin-processor/letin/db/altsyncram_8a54.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8a54" for hierarchy "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6q23.tdf
    Info (12023): Found entity 1: altsyncram_6q23 File: C:/Users/Administrator/Desktop/letin-processor/letin/db/altsyncram_6q23.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6q23" for hierarchy "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated|altsyncram_6q23:altsyncram1" File: C:/Users/Administrator/Desktop/letin-processor/letin/db/altsyncram_8a54.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Administrator/Desktop/letin-processor/letin/db/altsyncram_8a54.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Administrator/Desktop/letin-processor/letin/db/altsyncram_8a54.tdf Line: 38
Info (12133): Instantiated megafunction "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Administrator/Desktop/letin-processor/letin/db/altsyncram_8a54.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1835100526"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_8a54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "instruction_fetcher" for hierarchy "control_unit:sys_control_unit|instruction_fetcher:ins_fetcher" File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 228
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "control_unit:sys_control_unit|instruction_decoder:decoder" File: C:/Users/Administrator/Desktop/letin-processor/letin/control_unit.vhd Line: 257
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.29.08:27:28 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Administrator/Desktop/letin-processor/letin/db/ip/sldc3a581be/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Administrator/Desktop/letin-processor/letin/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Administrator/Desktop/letin-processor/letin/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Administrator/Desktop/letin-processor/letin/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Administrator/Desktop/letin-processor/letin/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Administrator/Desktop/letin-processor/letin/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Administrator/Desktop/letin-processor/letin/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Wed May 29 08:27:38 2019
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:01:04


