frame_buffer_y.v,verilog,xil_defaultlib,../../../../fyp.gen/sources_1/ip/frame_buffer_y/sim/frame_buffer_y.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
