Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Sun Mar 31 10:56:24 2019
| Host         : MIRICOLT001 running 64-bit major release  (build 9200)
| Command      : report_methodology -file minized_petalinux_wrapper_methodology_drc_routed.rpt -pb minized_petalinux_wrapper_methodology_drc_routed.pb -rpx minized_petalinux_wrapper_methodology_drc_routed.rpx
| Design       : minized_petalinux_wrapper
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 15
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-17 | Warning  | Non-clocked sequential cell                        | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 10         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 2          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock minized_petalinux_i/clk_wiz/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock minized_petalinux_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin minized_petalinux_i/processing_system7_0/inst/PS7_i/EMIOSDIO0CLKFB is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BT_RTS_OUT_N relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BT_TXD_OUT relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on iic_rtl_0_scl_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on iic_rtl_0_sda_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on pl_sw_1bit_tri_i relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on reset_rtl relative to clock(s) minized_petalinux_i/clk_wiz/inst/clk_in1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on BT_CTS_IN_N relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on BT_RXD_IN relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on pl_led_g_tri_o[0] relative to clock(s) minized_petalinux_i/clk_wiz/inst/clk_in1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on pl_led_r_tri_o[0] relative to clock(s) minized_petalinux_i/clk_wiz/inst/clk_in1
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock minized_petalinux_i/clk_wiz/inst/clk_in1 is created on an inappropriate internal pin minized_petalinux_i/clk_wiz/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Warning
Invalid primary clock on hierarchical pin  
A primary clock minized_petalinux_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin minized_petalinux_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


