// Seed: 448177812
module module_0 (
    input wor  id_0,
    input tri1 id_1,
    input wire id_2,
    input wor  id_3,
    input wand id_4,
    input wire id_5
);
  logic [-1 : -1] id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd20
) (
    output wire id_0,
    input tri0 id_1,
    input uwire id_2,
    input wire id_3,
    input supply1 _id_4,
    output tri id_5,
    output tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    output wand id_10,
    output wor id_11,
    input wire id_12,
    input wor id_13,
    input tri id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input wor id_18
);
  wire [id_4 : -1] id_20, id_21;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_15,
      id_3,
      id_3,
      id_2
  );
  wire id_22;
  ;
  xor primCall (
      id_6,
      id_20,
      id_2,
      id_17,
      id_15,
      id_14,
      id_9,
      id_7,
      id_3,
      id_21,
      id_16,
      id_1,
      id_12,
      id_18,
      id_13,
      id_8
  );
endmodule
