

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Sat Nov 16 22:25:10 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       InitCode
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  205001|  225001|  205001|  225001|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+--------+--------+-----------+-----------+-----------+------+----------+
        |                    |     Latency     | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min  |   max  |  Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+--------+--------+-----------+-----------+-----------+------+----------+
        |- sizeLoop          |  205000|  225000| 205 ~ 225 |          -|          -|  1000|    no    |
        | + initLoop         |       4|       4|          1|          -|          -|     4|    no    |
        | + valueAsn         |     188|     188|         47|          -|          -|     4|    no    |
        |  ++ valueAsnInner  |      44|      44|         11|          -|          -|     4|    no    |
        | + thresCheck       |       8|      24|   2 ~ 6   |          -|          -|     4|    no    |
        | + zeroAsn          |       4|       4|          1|          -|          -|     4|    no    |
        +--------------------+--------+--------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	3  / (!tmp_2)
	4  / (tmp_2)
4 --> 
	5  / (!tmp_6)
	17  / (tmp_6)
5 --> 
	6  / true
6 --> 
	7  / (!tmp_5)
	4  / (tmp_5)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	18  / (!tmp_s & !tmp_11)
	22  / (!tmp_s & tmp_11)
	23  / (tmp_s)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	17  / true
23 --> 
	23  / (!tmp_10 & !tmp_20)
	2  / (tmp_20) | (tmp_10)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:11]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:12]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:13]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %.loopexit ]"   --->   Operation 35 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.77ns)   --->   "%tmp = icmp eq i10 %i, -24" [../myAccel.c:23]   --->   Operation 36 'icmp' 'tmp' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [../myAccel.c:23]   --->   Operation 38 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp, label %13, label %2" [../myAccel.c:23]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 40 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %i, i2 0)" [../myAccel.c:28]   --->   Operation 42 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = zext i12 %tmp_1 to i64" [../myAccel.c:28]   --->   Operation 43 'zext' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %tmp_4" [../myAccel.c:28]   --->   Operation 44 'getelementptr' 'data2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %3" [../myAccel.c:26]   --->   Operation 45 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [../myAccel.c:62]   --->   Operation 46 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %2 ], [ %k_2, %burstWrDataBB ]"   --->   Operation 47 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.13ns)   --->   "%tmp_2 = icmp eq i3 %k, -4" [../myAccel.c:26]   --->   Operation 48 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 49 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.65ns)   --->   "%k_2 = add i3 %k, 1" [../myAccel.c:26]   --->   Operation 50 'add' 'k_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader2.preheader, label %4" [../myAccel.c:26]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [../myAccel.c:27]   --->   Operation 52 'specloopname' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.13ns)   --->   "%is_0iter = icmp eq i3 %k, 0" [../myAccel.c:28]   --->   Operation 53 'icmp' 'is_0iter' <Predicate = (!tmp_2)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %is_0iter, label %burstWrReqBB, label %burstWrDataBB" [../myAccel.c:28]   --->   Operation 54 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (8.75ns)   --->   "%data2_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:28]   --->   Operation 55 'writereq' 'data2_addr_4_wr_req' <Predicate = (!tmp_2 & is_0iter)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %burstWrDataBB"   --->   Operation 56 'br' <Predicate = (!tmp_2 & is_0iter)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [../myAccel.c:28]   --->   Operation 57 'write' <Predicate = (!tmp_2)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %3" [../myAccel.c:26]   --->   Operation 58 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %tmp_4" [../myAccel.c:36]   --->   Operation 59 'getelementptr' 'data1_addr' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader2" [../myAccel.c:31]   --->   Operation 60 'br' <Predicate = (tmp_2)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ %k_3, %8 ], [ 0, %.preheader2.preheader ]"   --->   Operation 61 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%k_1_cast4 = zext i3 %k_1 to i12" [../myAccel.c:31]   --->   Operation 62 'zext' 'k_1_cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.13ns)   --->   "%tmp_6 = icmp eq i3 %k_1, -4" [../myAccel.c:31]   --->   Operation 63 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.65ns)   --->   "%k_3 = add i3 %k_1, 1" [../myAccel.c:31]   --->   Operation 65 'add' 'k_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader1.preheader, label %5" [../myAccel.c:31]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i3 %k_1 to i2" [../myAccel.c:31]   --->   Operation 67 'trunc' 'tmp_13' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_13, i2 0)" [../myAccel.c:36]   --->   Operation 68 'bitconcatenate' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_14 = zext i4 %tmp_7 to i64" [../myAccel.c:36]   --->   Operation 69 'zext' 'tmp_14' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr inbounds float* %data0, i64 %tmp_14" [../myAccel.c:36]   --->   Operation 70 'getelementptr' 'data0_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (8.75ns)   --->   "%data0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 4) nounwind" [../myAccel.c:36]   --->   Operation 71 'readreq' 'data0_addr_1_rd_req' <Predicate = (!tmp_6)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 72 [2/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:36]   --->   Operation 72 'readreq' 'data1_addr_1_rd_req' <Predicate = (!tmp_6)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader1" [../myAccel.c:44]   --->   Operation 73 'br' <Predicate = (tmp_6)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [../myAccel.c:32]   --->   Operation 74 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [../myAccel.c:32]   --->   Operation 75 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.54ns)   --->   "%tmp_8 = add i12 %tmp_1, %k_1_cast4" [../myAccel.c:36]   --->   Operation 76 'add' 'tmp_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = zext i12 %tmp_8 to i64" [../myAccel.c:36]   --->   Operation 77 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%data2_addr_1 = getelementptr inbounds float* %data2, i64 %tmp_9" [../myAccel.c:36]   --->   Operation 78 'getelementptr' 'data2_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (8.75ns)   --->   "%data0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 4) nounwind" [../myAccel.c:36]   --->   Operation 79 'readreq' 'data0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 80 [1/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:36]   --->   Operation 80 'readreq' 'data1_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 81 [1/1] (1.76ns)   --->   "br label %6" [../myAccel.c:34]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%l = phi i3 [ 0, %5 ], [ %l_3, %7 ]"   --->   Operation 82 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.13ns)   --->   "%tmp_5 = icmp eq i3 %l, -4" [../myAccel.c:34]   --->   Operation 83 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.65ns)   --->   "%l_3 = add i3 %l, 1" [../myAccel.c:34]   --->   Operation 85 'add' 'l_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %8, label %7" [../myAccel.c:34]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (8.75ns)   --->   "%data0_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:36]   --->   Operation 87 'read' 'data0_addr_read' <Predicate = (!tmp_5)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 88 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:36]   --->   Operation 88 'read' 'data1_addr_read' <Predicate = (!tmp_5)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_12) nounwind" [../myAccel.c:39]   --->   Operation 89 'specregionend' 'empty_5' <Predicate = (tmp_5)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader2" [../myAccel.c:31]   --->   Operation 90 'br' <Predicate = (tmp_5)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 91 [4/4] (5.70ns)   --->   "%tmp_15 = fmul float %data0_addr_read, %data1_addr_read" [../myAccel.c:36]   --->   Operation 91 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 92 [3/4] (5.70ns)   --->   "%tmp_15 = fmul float %data0_addr_read, %data1_addr_read" [../myAccel.c:36]   --->   Operation 92 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [2/2] (8.75ns)   --->   "%data2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [../myAccel.c:36]   --->   Operation 93 'readreq' 'data2_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 94 [2/4] (5.70ns)   --->   "%tmp_15 = fmul float %data0_addr_read, %data1_addr_read" [../myAccel.c:36]   --->   Operation 94 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/2] (8.75ns)   --->   "%data2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [../myAccel.c:36]   --->   Operation 95 'readreq' 'data2_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 96 [1/4] (5.70ns)   --->   "%tmp_15 = fmul float %data0_addr_read, %data1_addr_read" [../myAccel.c:36]   --->   Operation 96 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (8.75ns)   --->   "%data2_addr_1_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_1) nounwind" [../myAccel.c:36]   --->   Operation 97 'read' 'data2_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 98 [5/5] (7.25ns)   --->   "%tmp_16 = fadd float %data2_addr_1_read, %tmp_15" [../myAccel.c:36]   --->   Operation 98 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 99 [4/5] (7.25ns)   --->   "%tmp_16 = fadd float %data2_addr_1_read, %tmp_15" [../myAccel.c:36]   --->   Operation 99 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 100 [3/5] (7.25ns)   --->   "%tmp_16 = fadd float %data2_addr_1_read, %tmp_15" [../myAccel.c:36]   --->   Operation 100 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 101 [2/5] (7.25ns)   --->   "%tmp_16 = fadd float %data2_addr_1_read, %tmp_15" [../myAccel.c:36]   --->   Operation 101 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 102 [1/5] (7.25ns)   --->   "%tmp_16 = fadd float %data2_addr_1_read, %tmp_15" [../myAccel.c:36]   --->   Operation 102 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [../myAccel.c:35]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (8.75ns)   --->   "%data2_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [../myAccel.c:36]   --->   Operation 104 'writereq' 'data2_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 105 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_1, float %tmp_16) nounwind" [../myAccel.c:36]   --->   Operation 105 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "br label %6" [../myAccel.c:34]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 4.24>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%l_1 = phi i3 [ 0, %.preheader1.preheader ], [ %l_4, %.preheader1.backedge ]"   --->   Operation 107 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%r = phi i32 [ 1, %.preheader1.preheader ], [ %r_be, %.preheader1.backedge ]" [../myAccel.c:49]   --->   Operation 108 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%l_1_cast2 = zext i3 %l_1 to i12" [../myAccel.c:44]   --->   Operation 109 'zext' 'l_1_cast2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (1.13ns)   --->   "%tmp_s = icmp eq i3 %l_1, -4" [../myAccel.c:44]   --->   Operation 110 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 111 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.65ns)   --->   "%l_4 = add i3 %l_1, 1" [../myAccel.c:44]   --->   Operation 112 'add' 'l_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %11, label %9" [../myAccel.c:44]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [../myAccel.c:45]   --->   Operation 114 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (2.47ns)   --->   "%tmp_11 = icmp eq i32 %r, 0" [../myAccel.c:48]   --->   Operation 115 'icmp' 'tmp_11' <Predicate = (!tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (1.76ns)   --->   "br i1 %tmp_11, label %.preheader1.backedge, label %10" [../myAccel.c:48]   --->   Operation 116 'br' <Predicate = (!tmp_s)> <Delay = 1.76>
ST_17 : Operation 117 [1/1] (1.54ns)   --->   "%tmp_17 = add i12 %l_1_cast2, %tmp_1" [../myAccel.c:49]   --->   Operation 117 'add' 'tmp_17' <Predicate = (!tmp_s & !tmp_11)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/1] (2.47ns)   --->   "%tmp_10 = icmp eq i32 %r, 0" [../myAccel.c:54]   --->   Operation 118 'icmp' 'tmp_10' <Predicate = (tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %.loopexit, label %.preheader.preheader" [../myAccel.c:54]   --->   Operation 119 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (1.76ns)   --->   "br label %.preheader" [../myAccel.c:56]   --->   Operation 120 'br' <Predicate = (tmp_s & !tmp_10)> <Delay = 1.76>

State 18 <SV = 5> <Delay = 8.75>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_18 = zext i12 %tmp_17 to i64" [../myAccel.c:49]   --->   Operation 121 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%data2_addr_2 = getelementptr inbounds float* %data2, i64 %tmp_18" [../myAccel.c:49]   --->   Operation 122 'getelementptr' 'data2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [2/2] (8.75ns)   --->   "%data2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [../myAccel.c:49]   --->   Operation 123 'readreq' 'data2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 19 <SV = 6> <Delay = 8.75>
ST_19 : Operation 124 [1/2] (8.75ns)   --->   "%data2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [../myAccel.c:49]   --->   Operation 124 'readreq' 'data2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 20 <SV = 7> <Delay = 8.75>
ST_20 : Operation 125 [1/1] (8.75ns)   --->   "%data2_addr_2_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_2) nounwind" [../myAccel.c:49]   --->   Operation 125 'read' 'data2_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 21 <SV = 8> <Delay = 6.78>
ST_21 : Operation 126 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %data2_addr_2_read, 1.000000e+02" [../myAccel.c:49]   --->   Operation 126 'fcmp' 'tmp_19' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%r_1 = zext i1 %tmp_19 to i32" [../myAccel.c:49]   --->   Operation 127 'zext' 'r_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (1.76ns)   --->   "br label %.preheader1.backedge" [../myAccel.c:50]   --->   Operation 128 'br' <Predicate = true> <Delay = 1.76>

State 22 <SV = 9> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%r_be = phi i32 [ %r_1, %10 ], [ %r, %9 ]"   --->   Operation 129 'phi' 'r_be' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 5> <Delay = 8.75>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%l_2 = phi i3 [ %l_5, %burstWrDataBB1 ], [ 0, %.preheader.preheader ]"   --->   Operation 131 'phi' 'l_2' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (1.13ns)   --->   "%tmp_20 = icmp eq i3 %l_2, -4" [../myAccel.c:56]   --->   Operation 132 'icmp' 'tmp_20' <Predicate = (!tmp_10)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 133 'speclooptripcount' 'empty_7' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (1.65ns)   --->   "%l_5 = add i3 %l_2, 1" [../myAccel.c:56]   --->   Operation 134 'add' 'l_5' <Predicate = (!tmp_10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %.loopexit.loopexit, label %12" [../myAccel.c:56]   --->   Operation 135 'br' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind" [../myAccel.c:57]   --->   Operation 136 'specloopname' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (1.13ns)   --->   "%is_0iter3 = icmp eq i3 %l_2, 0" [../myAccel.c:58]   --->   Operation 137 'icmp' 'is_0iter3' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %is_0iter3, label %burstWrReqBB2, label %burstWrDataBB1" [../myAccel.c:58]   --->   Operation 138 'br' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (8.75ns)   --->   "%data2_addr_4_wr_req4 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:28]   --->   Operation 139 'writereq' 'data2_addr_4_wr_req4' <Predicate = (!tmp_10 & !tmp_20 & is_0iter3)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "br label %burstWrDataBB1"   --->   Operation 140 'br' <Predicate = (!tmp_10 & !tmp_20 & is_0iter3)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [../myAccel.c:58]   --->   Operation 141 'write' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader" [../myAccel.c:56]   --->   Operation 142 'br' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 143 'br' <Predicate = (!tmp_10 & tmp_20)> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [../myAccel.c:61]   --->   Operation 144 'specregionend' 'empty_8' <Predicate = (tmp_20) | (tmp_10)> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 145 'br' <Predicate = (tmp_20) | (tmp_10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../myAccel.c:23) [19]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../myAccel.c:23) [19]  (0 ns)
	'icmp' operation ('tmp', ../myAccel.c:23) [20]  (1.77 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:28) [42]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../myAccel.c:31) [51]  (0 ns)
	'getelementptr' operation ('data0_addr', ../myAccel.c:36) [66]  (0 ns)
	bus request on port 'data0' (../myAccel.c:36) [67]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'data0' (../myAccel.c:36) [67]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:36) [78]  (8.75 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', ../myAccel.c:36) [80]  (5.7 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:36) [81]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:36) [81]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'data2' (../myAccel.c:36) [82]  (8.75 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', ../myAccel.c:36) [83]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', ../myAccel.c:36) [83]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', ../myAccel.c:36) [83]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', ../myAccel.c:36) [83]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', ../myAccel.c:36) [83]  (7.26 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:36) [84]  (8.75 ns)

 <State 17>: 4.24ns
The critical path consists of the following:
	'phi' operation ('r', ../myAccel.c:49) with incoming values : ('r', ../myAccel.c:49) [94]  (0 ns)
	'icmp' operation ('tmp_11', ../myAccel.c:48) [102]  (2.47 ns)
	multiplexor before 'phi' operation ('r') with incoming values : ('r', ../myAccel.c:49) [114]  (1.77 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data2_addr_2', ../myAccel.c:49) [107]  (0 ns)
	bus request on port 'data2' (../myAccel.c:49) [108]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:49) [108]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'data2' (../myAccel.c:49) [109]  (8.75 ns)

 <State 21>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', ../myAccel.c:49) [110]  (6.79 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:28) [132]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
