 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : msrv32_reg_block2
Version: T-2022.03-SP4
Date   : Sat Aug 30 03:28:02 2025
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: rd_addr_reg_out_reg[4]
              (rising edge-triggered flip-flop)
  Endpoint: rd_addr_reg_out[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  rd_addr_reg_out_reg[4]/CP (FD2)          0.00       0.00 r
  rd_addr_reg_out_reg[4]/Q (FD2)           1.37       1.37 f
  rd_addr_reg_out[4] (out)                 0.00       1.37 f
  data arrival time                                   1.37
  -----------------------------------------------------------
  (Path is unconstrained)


1
