Timing Analyzer report for DE2_115
Sat Mar  8 12:27:08 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; DE2_115                                                ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.40        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.4%      ;
;     Processor 3            ;  21.3%      ;
;     Processor 4            ;  18.2%      ;
;     Processors 5-16        ;   6.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_115.sdc   ; OK     ; Sat Mar  8 12:26:43 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 43.37 MHz ; 43.37 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.057 ; -196.161        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.337 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 12.010 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.021 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 9.412 ; 0.000                          ;
+----------+-------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.057 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 23.361     ;
; -2.923 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 23.227     ;
; -2.865 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 23.169     ;
; -2.792 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 23.096     ;
; -2.781 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 23.083     ;
; -2.748 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 23.052     ;
; -2.743 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 23.047     ;
; -2.731 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 23.035     ;
; -2.616 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.920     ;
; -2.609 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.913     ;
; -2.600 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.904     ;
; -2.589 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.891     ;
; -2.560 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.862     ;
; -2.556 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.860     ;
; -2.538 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.842     ;
; -2.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.790     ;
; -2.478 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.782     ;
; -2.467 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.769     ;
; -2.462 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.766     ;
; -2.437 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.739     ;
; -2.434 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.736     ;
; -2.434 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.738     ;
; -2.424 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.728     ;
; -2.404 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.708     ;
; -2.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.670     ;
; -2.302 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.606     ;
; -2.294 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.598     ;
; -2.273 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.577     ;
; -2.270 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.574     ;
; -2.262 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.564     ;
; -2.246 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.548     ;
; -2.245 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.547     ;
; -2.242 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.544     ;
; -2.229 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.533     ;
; -2.172 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.476     ;
; -2.168 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.333      ; 22.499     ;
; -2.148 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.452     ;
; -2.123 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.425     ;
; -2.120 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.422     ;
; -2.097 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.401     ;
; -2.041 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.343     ;
; -1.995 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.297     ;
; -1.976 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.333      ; 22.307     ;
; -1.967 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.271     ;
; -1.943 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 22.247     ;
; -1.918 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.220     ;
; -1.915 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.217     ;
; -1.898 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.831     ;
; -1.861 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.163     ;
; -1.854 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.333      ; 22.185     ;
; -1.834 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 22.159     ;
; -1.832 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.765     ;
; -1.816 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 22.141     ;
; -1.812 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.745     ;
; -1.803 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 22.105     ;
; -1.767 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 21.652     ;
; -1.766 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.699     ;
; -1.766 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 21.651     ;
; -1.763 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[55]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.696     ;
; -1.748 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.331      ; 22.077     ;
; -1.747 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[104] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.680     ;
; -1.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.679     ;
; -1.735 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 22.034     ;
; -1.697 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[55]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.630     ;
; -1.697 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[48]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 21.580     ;
; -1.681 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[54]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.614     ;
; -1.681 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 21.983     ;
; -1.680 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.613     ;
; -1.678 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 22.003     ;
; -1.669 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 21.971     ;
; -1.661 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[104] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.594     ;
; -1.653 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 21.949     ;
; -1.650 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 21.946     ;
; -1.649 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.333      ; 21.980     ;
; -1.646 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[51]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 21.529     ;
; -1.646 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 21.955     ;
; -1.643 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[44]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 21.561     ;
; -1.642 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 21.967     ;
; -1.636 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[50]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 21.517     ;
; -1.635 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[57]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.568     ;
; -1.634 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[101] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.567     ;
; -1.631 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[55]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.564     ;
; -1.624 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 21.949     ;
; -1.620 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 21.500     ;
; -1.615 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[102] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.548     ;
; -1.615 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[54]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.548     ;
; -1.612 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[55]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[104] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.545     ;
; -1.608 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in2[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.366      ; 21.972     ;
; -1.593 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[47]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 21.512     ;
; -1.577 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 21.462     ;
; -1.575 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 21.460     ;
; -1.574 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 21.459     ;
; -1.569 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[57]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.502     ;
; -1.556 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.331      ; 21.885     ;
; -1.550 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in2[56]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.483     ;
; -1.549 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[54]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.482     ;
; -1.548 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[101] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.481     ;
; -1.547 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 21.849     ;
; -1.544 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[56]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 21.477     ;
; -1.544 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in2[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.366      ; 21.908     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[21] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.009      ;
; 0.344 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[24]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.020      ;
; 0.345 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.015      ;
; 0.345 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[16]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.013      ;
; 0.346 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[13] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.016      ;
; 0.348 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[29]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.024      ;
; 0.348 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[45]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.017      ;
; 0.349 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[18]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.017      ;
; 0.350 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[30]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.026      ;
; 0.350 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[25]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.018      ;
; 0.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[23] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.023      ;
; 0.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[51]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.026      ;
; 0.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[45]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.020      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|wptr[0]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_address_reg0                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.016      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[12] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.023      ;
; 0.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[27]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.030      ;
; 0.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|wptr[0]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_address_reg0                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.018      ;
; 0.355 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[23]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.031      ;
; 0.355 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[25] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.017      ;
; 0.355 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[46]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.024      ;
; 0.356 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[49]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.031      ;
; 0.356 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[19]       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.026      ;
; 0.357 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[30] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.029      ;
; 0.357 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[36]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.026      ;
; 0.357 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[28]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.025      ;
; 0.358 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[63]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.033      ;
; 0.358 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[17]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.034      ;
; 0.358 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[37]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.027      ;
; 0.359 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[16] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.031      ;
; 0.359 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[58]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.034      ;
; 0.359 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[49]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.022      ;
; 0.360 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|wptr[3]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_address_reg0                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.024      ;
; 0.360 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[44]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.029      ;
; 0.360 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[19]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.028      ;
; 0.360 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[23]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.028      ;
; 0.361 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[47]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.030      ;
; 0.361 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[25]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.029      ;
; 0.362 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[23]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.030      ;
; 0.363 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[15]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.043      ;
; 0.363 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[16]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.039      ;
; 0.363 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[29]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.031      ;
; 0.363 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[42]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.032      ;
; 0.364 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[55]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.039      ;
; 0.364 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[56]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.039      ;
; 0.364 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[24] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.026      ;
; 0.364 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[30]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.032      ;
; 0.364 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[31]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.032      ;
; 0.365 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[28]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.041      ;
; 0.365 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[28]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.027      ;
; 0.366 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[48]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.041      ;
; 0.366 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[39]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.035      ;
; 0.366 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[31]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.028      ;
; 0.367 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[18]       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.037      ;
; 0.367 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[47]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.036      ;
; 0.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[21] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.029      ;
; 0.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[40]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.037      ;
; 0.369 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[0]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.049      ;
; 0.369 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[28]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.037      ;
; 0.369 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[60]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.032      ;
; 0.369 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[22]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.031      ;
; 0.370 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[17]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.038      ;
; 0.370 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[17]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.038      ;
; 0.372 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[48]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.035      ;
; 0.372 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[39]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.041      ;
; 0.373 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[47]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.044      ;
; 0.373 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[55]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.036      ;
; 0.373 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[38]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.042      ;
; 0.374 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[14] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.046      ;
; 0.374 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[61]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.049      ;
; 0.375 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[10] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.045      ;
; 0.375 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[30]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.043      ;
; 0.377 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[17]       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.047      ;
; 0.378 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[54]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.053      ;
; 0.379 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[53]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.054      ;
; 0.379 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[60]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.054      ;
; 0.380 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[47]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.061      ;
; 0.380 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[18]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.048      ;
; 0.381 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.043      ;
; 0.381 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[42]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.050      ;
; 0.381 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[61]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.044      ;
; 0.382 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[19] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.043      ;
; 0.382 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[27] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.044      ;
; 0.382 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[20]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.050      ;
; 0.382 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[29]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.050      ;
; 0.383 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[19]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.051      ;
; 0.383 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[27]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.051      ;
; 0.384 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[44]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.053      ;
; 0.384 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[22]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.052      ;
; 0.384 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[52]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.047      ;
; 0.384 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[53]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.047      ;
; 0.385 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[62]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.060      ;
; 0.385 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[24]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.053      ;
; 0.385 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[59]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.048      ;
; 0.385 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[41]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.054      ;
; 0.386 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[20]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.062      ;
; 0.386 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[31]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.062      ;
; 0.386 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[32]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.059      ;
; 0.386 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[43]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.055      ;
; 0.387 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[41]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.068      ;
; 0.387 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[19]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.049      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.010 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 7.861      ;
; 12.010 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 7.861      ;
; 13.138 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_9|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.774      ;
; 13.138 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_10|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.774      ;
; 13.138 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_9|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.774      ;
; 13.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.554      ;
; 13.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.554      ;
; 13.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.554      ;
; 13.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.554      ;
; 13.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.554      ;
; 13.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.554      ;
; 13.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.554      ;
; 13.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.554      ;
; 13.354 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.554      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_2                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_gray[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_gray[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_gray[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.200      ;
; 13.767 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_4:spiClockDomainWrapper_1|TLSPI:spi_0|IntSyncCrossingSource_1:intsource|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 6.127      ;
; 13.862 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 6.066      ;
; 13.862 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[5]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 6.066      ;
; 13.862 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[4]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 6.066      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_2                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_2                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 13.987 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.926      ;
; 14.018 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|ready_reg                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.918      ;
; 14.018 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.918      ;
; 14.018 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.918      ;
; 14.018 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|valid_reg                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.918      ;
; 14.018 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[3]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.918      ;
; 14.018 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.918      ;
; 14.018 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[1]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.918      ;
; 14.018 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.918      ;
; 14.018 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.918      ;
; 14.049 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[3]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.859      ;
; 14.049 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[7]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.859      ;
; 14.049 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[4]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.859      ;
; 14.049 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[5]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.859      ;
; 14.049 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[6]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.859      ;
; 14.049 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.859      ;
; 14.049 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[1]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.859      ;
; 14.049 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.859      ;
; 14.058 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[4]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.854      ;
; 14.058 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[3]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.854      ;
; 14.058 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[5]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.854      ;
; 14.058 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[6]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.854      ;
; 14.058 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[2]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.854      ;
; 14.058 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.854      ;
; 14.058 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[7]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.854      ;
; 14.058 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.854      ;
; 14.079 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_2:uartClockDomainWrapper|TLUART:uart_0|IntSyncCrossingSource_1:intsource|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.828      ;
; 14.107 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[4]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.807      ;
; 14.107 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[3]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.807      ;
; 14.107 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[5]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.807      ;
; 14.107 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[6]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.807      ;
; 14.107 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.807      ;
; 14.107 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[7]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.807      ;
; 14.107 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[1]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.807      ;
; 14.121 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_4:spiClockDomainWrapper|TLSPI:spi_0|IntSyncCrossingSource_1:intsource|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.772      ;
; 14.415 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.512      ;
; 14.415 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.512      ;
; 14.415 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.512      ;
; 14.415 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[7]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.512      ;
; 14.415 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.512      ;
; 14.694 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_11|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.222      ;
; 14.916 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.006      ;
; 14.939 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_3|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 5.013      ;
; 15.028 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[6]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.872      ;
; 15.503 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.408      ;
; 16.498 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_8|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.426      ;
; 16.694 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|TileClockGater:clock_gater|AsyncResetRegVec_w1_i1:regs_0|reg_0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.169      ;
; 16.694 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.169      ;
; 16.694 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.169      ;
; 16.694 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.169      ;
; 16.802 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_5|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.131      ;
; 16.802 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_1|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.131      ;
; 16.878 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.021      ;
; 16.878 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_1                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.021      ;
; 16.878 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_2                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.021      ;
; 16.970 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_4|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.963      ;
; 16.970 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_7|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.963      ;
; 17.006 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.909      ;
; 17.006 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.909      ;
; 17.006 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.909      ;
; 17.006 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.909      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.021 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_gray[1]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.287      ;
; 1.021 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_gray[0]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.287      ;
; 1.021 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSource:source|AsyncValidSync:sink_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.287      ;
; 1.021 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSource:source|AsyncValidSync:sink_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.287      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|ridx_ridx_bin                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|ready_reg                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|valid_reg                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|AsyncResetSynchronizerShiftReg_w1_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|AsyncResetSynchronizerShiftReg_w1_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.187 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|AsyncResetSynchronizerShiftReg_w1_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.452      ;
; 1.426 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.694      ;
; 1.426 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_1                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.694      ;
; 1.426 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_2                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.694      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|valid_reg                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_gray[2]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSource:source|AsyncValidSync:sink_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_1                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_2                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_1                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.447 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_2                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.714      ;
; 1.462 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|valid_reg                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.743      ;
; 1.462 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|ridx_ridx_bin                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.743      ;
; 1.462 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.743      ;
; 1.462 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.743      ;
; 1.462 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.743      ;
; 1.519 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.780      ;
; 1.519 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.780      ;
; 1.519 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.780      ;
; 1.519 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.780      ;
; 1.519 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.780      ;
; 1.519 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.780      ;
; 1.519 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.780      ;
; 1.519 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.780      ;
; 1.519 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.780      ;
; 1.763 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:dmactive_synced_dmactive_synced_dmactiveSync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 2.064      ;
; 1.763 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:dmactive_synced_dmactive_synced_dmactiveSync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 2.064      ;
; 1.763 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:dmactive_synced_dmactive_synced_dmactiveSync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 2.064      ;
; 1.818 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_3                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.105      ;
; 1.818 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.105      ;
; 1.818 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_2                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.105      ;
; 1.818 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_1                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.105      ;
; 1.818 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgFired_1                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.105      ;
; 1.818 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_1                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.105      ;
; 1.818 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_0                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.105      ;
; 2.001 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|AsyncResetReg:deglitched_deglitch|reg_0                                                                                                                                                                                                                                               ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.251      ;
; 2.001 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|AsyncResetReg:deglitched_deglitch|reg_0                                                                                                                                                                                                                                               ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_1                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.251      ;
; 2.001 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|AsyncResetReg:deglitched_deglitch|reg_0                                                                                                                                                                                                                                               ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_2                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.251      ;
; 2.024 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_2                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 2.316      ;
; 2.024 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_3                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 2.316      ;
; 2.024 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:hartIsInResetSync_1_debug_hartReset_1|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 2.316      ;
; 2.024 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:hartIsInResetSync_2_debug_hartReset_2|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 2.316      ;
; 2.024 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:hartIsInResetSync_3_debug_hartReset_3|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 2.316      ;
; 2.106 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_3|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.401      ;
; 2.289 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_2|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 2.583      ;
; 2.437 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.700      ;
; 2.437 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.700      ;
; 2.437 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.700      ;
; 2.437 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.700      ;
; 2.437 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.700      ;
; 2.437 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.700      ;
; 2.437 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.700      ;
; 2.437 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.700      ;
; 2.437 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.700      ;
; 2.474 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_4|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.755      ;
; 2.474 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_7|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.755      ;
; 2.521 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.817      ;
; 2.521 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.817      ;
; 2.521 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.817      ;
; 2.675 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_5|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.956      ;
; 2.675 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_1|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.956      ;
; 2.702 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|TileClockGater:clock_gater|AsyncResetRegVec_w1_i1:regs_0|reg_0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.962      ;
; 2.702 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.962      ;
; 2.702 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.962      ;
; 2.702 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.962      ;
; 2.915 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_8|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 3.235      ;
; 3.854 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.161      ;
; 4.295 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[6]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.541      ;
; 4.312 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_3|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 4.661      ;
; 4.423 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 4.741      ;
; 4.615 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_11|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.878      ;
; 4.851 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.126      ;
; 4.851 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.126      ;
; 4.851 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.126      ;
; 4.851 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[7]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.126      ;
; 4.851 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.126      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.518 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 47.67 MHz ; 47.67 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.977 ; -10.105        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.347 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 12.616 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.928 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.438 ; 0.000                         ;
+----------+-------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.977 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 21.261     ;
; -0.928 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 21.208     ;
; -0.830 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 21.110     ;
; -0.820 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 21.100     ;
; -0.773 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 21.057     ;
; -0.769 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 21.053     ;
; -0.720 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 21.000     ;
; -0.715 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.995     ;
; -0.704 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.984     ;
; -0.660 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.944     ;
; -0.648 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.932     ;
; -0.631 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.915     ;
; -0.622 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.902     ;
; -0.612 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.892     ;
; -0.600 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.880     ;
; -0.599 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.879     ;
; -0.565 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.849     ;
; -0.529 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 20.838     ;
; -0.507 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.787     ;
; -0.501 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.781     ;
; -0.496 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.776     ;
; -0.491 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.771     ;
; -0.485 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.769     ;
; -0.452 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.736     ;
; -0.444 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.728     ;
; -0.436 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.716     ;
; -0.423 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.707     ;
; -0.413 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.693     ;
; -0.392 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.672     ;
; -0.386 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.666     ;
; -0.375 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.655     ;
; -0.338 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.618     ;
; -0.331 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.615     ;
; -0.328 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.608     ;
; -0.321 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 20.630     ;
; -0.302 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.586     ;
; -0.281 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.565     ;
; -0.271 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.551     ;
; -0.244 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 20.529     ;
; -0.223 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.503     ;
; -0.213 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 20.517     ;
; -0.212 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 20.515     ;
; -0.212 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.492     ;
; -0.205 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.485     ;
; -0.200 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 20.509     ;
; -0.168 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.452     ;
; -0.151 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 20.048     ;
; -0.139 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 20.423     ;
; -0.137 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 20.416     ;
; -0.126 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 20.411     ;
; -0.120 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 20.017     ;
; -0.108 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 20.417     ;
; -0.108 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.388     ;
; -0.091 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 20.394     ;
; -0.084 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.364     ;
; -0.063 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 20.339     ;
; -0.060 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 20.336     ;
; -0.037 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 20.346     ;
; -0.036 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 20.321     ;
; -0.005 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 20.309     ;
; -0.004 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 20.307     ;
; 0.036  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 19.861     ;
; 0.057  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 19.840     ;
; 0.061  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 19.833     ;
; 0.071  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 20.208     ;
; 0.079  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 20.201     ;
; 0.082  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 20.203     ;
; 0.085  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 20.200     ;
; 0.088  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 19.809     ;
; 0.092  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[48]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 19.804     ;
; 0.100  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 20.209     ;
; 0.116  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 20.188     ;
; 0.117  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 20.186     ;
; 0.117  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 20.186     ;
; 0.127  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[44]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 19.802     ;
; 0.144  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 19.798     ;
; 0.145  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 20.131     ;
; 0.148  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 20.128     ;
; 0.150  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[12]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 19.747     ;
; 0.156  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[14]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 19.739     ;
; 0.178  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 19.719     ;
; 0.187  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[50]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 19.709     ;
; 0.192  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 20.087     ;
; 0.197  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.275      ; 20.077     ;
; 0.198  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.275      ; 20.076     ;
; 0.203  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 20.082     ;
; 0.204  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 19.738     ;
; 0.206  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[3]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 20.097     ;
; 0.209  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 19.688     ;
; 0.218  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 19.724     ;
; 0.221  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 20.088     ;
; 0.226  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[42]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 19.705     ;
; 0.236  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 19.658     ;
; 0.238  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.304      ; 20.065     ;
; 0.244  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 19.653     ;
; 0.248  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[16]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 19.651     ;
; 0.248  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 20.037     ;
; 0.260  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 19.682     ;
; 0.261  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[51]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 19.635     ;
; 0.264  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[55]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 19.678     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[24]                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.954      ;
; 0.348 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[21]                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.950      ;
; 0.349 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[29]                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.956      ;
; 0.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[23]                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.953      ;
; 0.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[51]                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.958      ;
; 0.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[30]                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.958      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[25]                 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[25]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[24]                 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[24]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[58]                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.959      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_30:x1_a_q|maybe_full                                                               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_30:x1_a_q|maybe_full                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_30:x1_a_q|deq_ptr_value                                                            ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_30:x1_a_q|deq_ptr_value                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|readys_mask_5[0]                                                                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|readys_mask_5[0]                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_5_0                                                                                       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_5_0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_5_2                                                                                       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_5_2                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|deq_ptr_value[2] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|deq_ptr_value[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|deq_ptr_value[1] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|deq_ptr_value[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|deq_ptr_value[0] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|deq_ptr_value[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|beatsLeft_1[0]                                                             ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|beatsLeft_1[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLBuffer_3:subsystem_fbus_buffer_1|Queue_6:x1_a_q|enq_ptr_value                                                                                 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLBuffer_3:subsystem_fbus_buffer_1|Queue_6:x1_a_q|enq_ptr_value                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|state_1_1                                                                  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|state_1_1                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[26]                 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[26]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|r_5[7]                                                                                                                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|r_5[7]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|r_2[0]                                                                                                                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|r_2[0]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|r_7[6]                                                                                                                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|r_7[6]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLInterconnectCoupler_17:coupler_to_clint|TLFragmenter_8:fragmenter|Repeater_8:repeater|full                      ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLInterconnectCoupler_17:coupler_to_clint|TLFragmenter_8:fragmenter|Repeater_8:repeater|full                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLInterconnectCoupler_17:coupler_to_clint|TLFragmenter_8:fragmenter|acknum[0]                                     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLInterconnectCoupler_17:coupler_to_clint|TLFragmenter_8:fragmenter|acknum[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLInterconnectCoupler_23:coupler_to_bootrom|TLFragmenter_10:fragmenter|Repeater_10:repeater|full                  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLInterconnectCoupler_23:coupler_to_bootrom|TLFragmenter_10:fragmenter|Repeater_10:repeater|full                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|TLBuffer:buffer_1|Queue_1:bundleIn_0_d_q|maybe_full                                                             ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|TLBuffer:buffer_1|Queue_1:bundleIn_0_d_q|maybe_full                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|TLBuffer:buffer_1|Queue_1:bundleIn_0_d_q|deq_ptr_value                                                          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|TLBuffer:buffer_1|Queue_1:bundleIn_0_d_q|deq_ptr_value                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_v                                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_v                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_r                                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_r                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_a                                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_a                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_w                                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_w                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_u                                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_u                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_x                                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|PTW:ptw|r_pte_x                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[60]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[60]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[31]                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.954      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[52]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[52]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[56]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[56]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[1]            ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[33]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[33]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[45]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[45]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[16]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[16]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[23]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[23]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[5]            ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[5]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[37]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[37]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[28]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[28]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[29]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[29]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[17]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[17]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[49]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[49]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[48]           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|ScratchpadSlavePort:dtim_adapter|bundleIn_0_d_bits_data_r[48]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|TLBuffer:buffer_1|Queue_1:bundleIn_0_d_q|enq_ptr_value                                                          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|TLBuffer:buffer_1|Queue_1:bundleIn_0_d_q|enq_ptr_value                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLBuffer_2:subsystem_fbus_buffer|Queue_4:x1_a_q|maybe_full                                                                                      ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLBuffer_2:subsystem_fbus_buffer|Queue_4:x1_a_q|maybe_full                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLAtomicAutomata_1:atomics|cam_s_0_state[1]                                                                       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLAtomicAutomata_1:atomics|cam_s_0_state[1]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLAtomicAutomata_1:atomics|cam_s_0_state[0]                                                                       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLAtomicAutomata_1:atomics|cam_s_0_state[0]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLBuffer_2:subsystem_fbus_buffer|Queue_4:x1_a_q|deq_ptr_value                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLBuffer_2:subsystem_fbus_buffer|Queue_4:x1_a_q|deq_ptr_value                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLInterconnectCoupler_14:subsystem_fbus_coupler_from_port_named_serial_tl_ctrl|TLBuffer_2:buffer|Queue_4:x1_a_q|deq_ptr_value                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLInterconnectCoupler_14:subsystem_fbus_coupler_from_port_named_serial_tl_ctrl|TLBuffer_2:buffer|Queue_4:x1_a_q|deq_ptr_value                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLInterconnectCoupler_14:subsystem_fbus_coupler_from_port_named_serial_tl_ctrl|TLBuffer_2:buffer|Queue_4:x1_a_q|maybe_full                      ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLInterconnectCoupler_14:subsystem_fbus_coupler_from_port_named_serial_tl_ctrl|TLBuffer_2:buffer|Queue_4:x1_a_q|maybe_full                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLInterconnectCoupler_14:subsystem_fbus_coupler_from_port_named_serial_tl_ctrl|TLBuffer_2:buffer|Queue_4:x1_a_q|enq_ptr_value                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLInterconnectCoupler_14:subsystem_fbus_coupler_from_port_named_serial_tl_ctrl|TLBuffer_2:buffer|Queue_4:x1_a_q|enq_ptr_value                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_0                                                                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_0                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLAtomicAutomata_1:atomics|state_0                                                                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|PeripheryBus_1:subsystem_cbus|TLAtomicAutomata_1:atomics|state_0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_31:bundleIn_0_d_q|enq_ptr_value                                                    ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_31:bundleIn_0_d_q|enq_ptr_value                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_31:bundleIn_0_d_q|maybe_full                                                       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_31:bundleIn_0_d_q|maybe_full                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLInterconnectCoupler_7:coupler_to_subsystem_sbusscratchpad00|TLFragmenter:fragmenter|acknum[1]                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLInterconnectCoupler_7:coupler_to_subsystem_sbusscratchpad00|TLFragmenter:fragmenter|acknum[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|readys_mask_7[0]                                                                                ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|readys_mask_7[0]                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_7_0                                                                                       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_7_0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_7_2                                                                                       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_7_2                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|sent_d                           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|sent_d                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker:TLBroadcastTracker|sent_d                               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker:TLBroadcastTracker|sent_d                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_3:TLBroadcastTracker_3|sent_d                           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_3:TLBroadcastTracker_3|sent_d                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|sent_d                           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|sent_d                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|beatsLeft[0]                                                               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|beatsLeft[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|beatsLeft[1]                                                               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|beatsLeft[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|counter_2[2]                                                               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|counter_2[2]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|counter_2[1]                                                               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|counter_2[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|counter_2[0]                                                               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|counter_2[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_3:TLBroadcastTracker_3|Queue_17:o_data|maybe_full       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_3:TLBroadcastTracker_3|Queue_17:o_data|maybe_full                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_3:TLBroadcastTracker_3|Queue_17:o_data|enq_ptr_value[2] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_3:TLBroadcastTracker_3|Queue_17:o_data|enq_ptr_value[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_3:TLBroadcastTracker_3|Queue_17:o_data|enq_ptr_value[1] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_3:TLBroadcastTracker_3|Queue_17:o_data|enq_ptr_value[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_3:TLBroadcastTracker_3|Queue_17:o_data|enq_ptr_value[0] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_3:TLBroadcastTracker_3|Queue_17:o_data|enq_ptr_value[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|maybe_full       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|maybe_full                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|enq_ptr_value[0] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|enq_ptr_value[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|enq_ptr_value[1] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|enq_ptr_value[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|enq_ptr_value[2] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_2:TLBroadcastTracker_2|Queue_17:o_data|enq_ptr_value[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker:TLBroadcastTracker|Queue_17:o_data|maybe_full           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker:TLBroadcastTracker|Queue_17:o_data|maybe_full                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker:TLBroadcastTracker|Queue_17:o_data|enq_ptr_value[0]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker:TLBroadcastTracker|Queue_17:o_data|enq_ptr_value[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|enq_ptr_value[0] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|enq_ptr_value[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|enq_ptr_value[1] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|enq_ptr_value[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|enq_ptr_value[2] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|enq_ptr_value[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|maybe_full       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|maybe_full                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_1_2                                                                                       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|SystemBus:subsystem_sbus|TLXbar:system_bus_xbar|state_1_2                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_30:x1_a_q|enq_ptr_value                                                            ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_30:x1_a_q|enq_ptr_value                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_31:bundleIn_0_d_q|deq_ptr_value                                                    ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|TLBuffer_13:buffer|Queue_31:bundleIn_0_d_q|deq_ptr_value                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLSerdesser:subsystem_fbus_serdesser|HellaPeekingArbiter:outArb|locked                                                                          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLSerdesser:subsystem_fbus_serdesser|HellaPeekingArbiter:outArb|locked                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLSerdesser:subsystem_fbus_serdesser|GenericSerializer:outSer|sending                                                                           ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLSerdesser:subsystem_fbus_serdesser|GenericSerializer:outSer|sending                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLBuffer_3:subsystem_fbus_buffer_1|Queue_6:x1_a_q|maybe_full                                                                                    ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLBuffer_3:subsystem_fbus_buffer_1|Queue_6:x1_a_q|maybe_full                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLBuffer_3:subsystem_fbus_buffer_1|Queue_6:x1_a_q|deq_ptr_value                                                                                 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLBuffer_3:subsystem_fbus_buffer_1|Queue_6:x1_a_q|deq_ptr_value                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|deq_ptr_value[0] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|deq_ptr_value[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|deq_ptr_value[1] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|deq_ptr_value[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|deq_ptr_value[2] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|CoherenceManagerWrapper:subsystem_l2_wrapper|TLBroadcast:broadcast_1|TLBroadcastTracker_1:TLBroadcastTracker_1|Queue_17:o_data|deq_ptr_value[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.616 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.268      ;
; 12.616 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.268      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_9|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 6.191      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_10|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 6.191      ;
; 13.736 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_9|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 6.191      ;
; 13.889 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.034      ;
; 13.889 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.034      ;
; 13.889 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.034      ;
; 13.889 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.034      ;
; 13.889 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.034      ;
; 13.889 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.034      ;
; 13.889 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.034      ;
; 13.889 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.034      ;
; 13.889 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.034      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_2                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_gray[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_gray[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_gray[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.719      ;
; 14.323 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_4:spiClockDomainWrapper_1|TLSPI:spi_0|IntSyncCrossingSource_1:intsource|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.584      ;
; 14.399 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 5.543      ;
; 14.399 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[5]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 5.543      ;
; 14.399 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[4]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 5.543      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_2                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_2                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.463 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.465      ;
; 14.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|ready_reg                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.460      ;
; 14.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.460      ;
; 14.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.460      ;
; 14.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|valid_reg                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.460      ;
; 14.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[3]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.460      ;
; 14.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.460      ;
; 14.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[1]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.460      ;
; 14.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.460      ;
; 14.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.460      ;
; 14.563 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_4:spiClockDomainWrapper|TLSPI:spi_0|IntSyncCrossingSource_1:intsource|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.343      ;
; 14.605 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[3]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.318      ;
; 14.605 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[7]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.318      ;
; 14.605 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[4]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.318      ;
; 14.605 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[5]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.318      ;
; 14.605 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[6]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.318      ;
; 14.605 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.318      ;
; 14.605 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[1]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.318      ;
; 14.605 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.318      ;
; 14.623 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[4]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.305      ;
; 14.623 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[3]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.305      ;
; 14.623 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[5]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.305      ;
; 14.623 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[6]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.305      ;
; 14.623 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[2]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.305      ;
; 14.623 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.305      ;
; 14.623 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[7]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.305      ;
; 14.623 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.305      ;
; 14.630 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_2:uartClockDomainWrapper|TLUART:uart_0|IntSyncCrossingSource_1:intsource|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.292      ;
; 14.646 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[4]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.284      ;
; 14.646 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[3]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.284      ;
; 14.646 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[5]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.284      ;
; 14.646 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[6]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.284      ;
; 14.646 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.284      ;
; 14.646 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[7]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.284      ;
; 14.646 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[1]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.284      ;
; 14.844 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.096      ;
; 14.844 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.096      ;
; 14.844 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.096      ;
; 14.844 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[7]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.096      ;
; 14.844 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.096      ;
; 15.097 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_11|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.832      ;
; 15.289 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.645      ;
; 15.408 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[6]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.502      ;
; 15.409 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_3|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.557      ;
; 15.845 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.079      ;
; 16.769 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_8|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.169      ;
; 16.964 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|TileClockGater:clock_gater|AsyncResetRegVec_w1_i1:regs_0|reg_0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 2.910      ;
; 16.964 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 2.910      ;
; 16.964 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 2.910      ;
; 16.964 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 2.910      ;
; 17.052 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_5|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.892      ;
; 17.052 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_1|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.892      ;
; 17.119 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.792      ;
; 17.119 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_1                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.792      ;
; 17.119 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_2                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.792      ;
; 17.256 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_4|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.688      ;
; 17.256 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_7|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.688      ;
; 17.260 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.665      ;
; 17.260 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.665      ;
; 17.260 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.665      ;
; 17.260 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.665      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.928 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_gray[1]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.171      ;
; 0.928 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_gray[0]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.171      ;
; 0.928 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSource:source|AsyncValidSync:sink_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.171      ;
; 0.928 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSource:source|AsyncValidSync:sink_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.171      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|ridx_ridx_bin                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|ready_reg                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|valid_reg                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|AsyncResetSynchronizerShiftReg_w1_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|AsyncResetSynchronizerShiftReg_w1_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.076 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|AsyncResetSynchronizerShiftReg_w1_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.317      ;
; 1.281 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.525      ;
; 1.281 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_1                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.525      ;
; 1.281 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_2                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.525      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|valid_reg                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_gray[2]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSource:source|AsyncValidSync:sink_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_1                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_2                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_1                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.301 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_2                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.545      ;
; 1.340 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|valid_reg                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.594      ;
; 1.340 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|ridx_ridx_bin                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.594      ;
; 1.340 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.594      ;
; 1.340 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.594      ;
; 1.340 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.594      ;
; 1.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.606      ;
; 1.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.606      ;
; 1.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.606      ;
; 1.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.606      ;
; 1.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.606      ;
; 1.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.606      ;
; 1.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.606      ;
; 1.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.606      ;
; 1.368 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.606      ;
; 1.611 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:dmactive_synced_dmactive_synced_dmactiveSync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 1.886      ;
; 1.611 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:dmactive_synced_dmactive_synced_dmactiveSync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 1.886      ;
; 1.611 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:dmactive_synced_dmactive_synced_dmactiveSync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 1.886      ;
; 1.653 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_3                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.915      ;
; 1.653 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.915      ;
; 1.653 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_2                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.915      ;
; 1.653 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_1                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.915      ;
; 1.653 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgFired_1                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.915      ;
; 1.653 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_1                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.915      ;
; 1.653 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_0                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.915      ;
; 1.808 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|AsyncResetReg:deglitched_deglitch|reg_0                                                                                                                                                                                                                                               ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.034      ;
; 1.808 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|AsyncResetReg:deglitched_deglitch|reg_0                                                                                                                                                                                                                                               ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_1                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.034      ;
; 1.808 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|AsyncResetReg:deglitched_deglitch|reg_0                                                                                                                                                                                                                                               ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_2                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.034      ;
; 1.813 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_2                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.083      ;
; 1.813 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_3                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.083      ;
; 1.813 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:hartIsInResetSync_1_debug_hartReset_1|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.083      ;
; 1.813 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:hartIsInResetSync_2_debug_hartReset_2|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.083      ;
; 1.813 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:hartIsInResetSync_3_debug_hartReset_3|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.083      ;
; 1.893 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_3|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 2.166      ;
; 2.042 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_2|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 2.315      ;
; 2.194 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.432      ;
; 2.194 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.432      ;
; 2.194 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.432      ;
; 2.194 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.432      ;
; 2.194 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.432      ;
; 2.194 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.432      ;
; 2.194 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.432      ;
; 2.194 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.432      ;
; 2.194 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.432      ;
; 2.255 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.524      ;
; 2.255 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.524      ;
; 2.255 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.524      ;
; 2.257 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_4|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.515      ;
; 2.257 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_7|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.515      ;
; 2.397 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_5|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.656      ;
; 2.397 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_1|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.656      ;
; 2.463 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|TileClockGater:clock_gater|AsyncResetRegVec_w1_i1:regs_0|reg_0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.694      ;
; 2.463 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.694      ;
; 2.463 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.694      ;
; 2.463 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.694      ;
; 2.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_8|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 2.923      ;
; 3.476 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 3.757      ;
; 3.858 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[6]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 4.081      ;
; 3.956 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_3|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.153      ; 4.280      ;
; 3.981 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 4.272      ;
; 4.133 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_11|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.376      ;
; 4.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.605      ;
; 4.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.605      ;
; 4.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.605      ;
; 4.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[7]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.605      ;
; 4.351 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.605      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.831 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 8.564 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.131 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 15.583 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.486 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.198 ; 0.000                         ;
+----------+-------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.564 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.567     ;
; 8.613 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.518     ;
; 8.634 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.497     ;
; 8.664 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.467     ;
; 8.683 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.448     ;
; 8.702 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.429     ;
; 8.704 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.427     ;
; 8.734 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.397     ;
; 8.751 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.380     ;
; 8.753 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.378     ;
; 8.772 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.359     ;
; 8.775 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.356     ;
; 8.802 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.329     ;
; 8.803 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.320     ;
; 8.804 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.327     ;
; 8.821 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.310     ;
; 8.823 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.300     ;
; 8.839 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.292     ;
; 8.845 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[56]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.286     ;
; 8.852 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.271     ;
; 8.860 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.271     ;
; 8.872 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.259     ;
; 8.872 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.251     ;
; 8.888 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.243     ;
; 8.896 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.227     ;
; 8.903 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.220     ;
; 8.907 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.216     ;
; 8.909 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.222     ;
; 8.913 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[54]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.218     ;
; 8.915 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[57]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.216     ;
; 8.923 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.200     ;
; 8.930 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 11.200     ;
; 8.939 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.192     ;
; 8.945 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.178     ;
; 8.956 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.167     ;
; 8.960 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.171     ;
; 8.979 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 11.151     ;
; 8.983 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[55]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.148     ;
; 8.996 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.127     ;
; 9.007 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.116     ;
; 9.014 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.109     ;
; 9.030 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 11.100     ;
; 9.034 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.089     ;
; 9.050 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[53]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.081     ;
; 9.066 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.886     ;
; 9.071 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[52]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 11.060     ;
; 9.107 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.016     ;
; 9.115 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.837     ;
; 9.118 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 11.005     ;
; 9.121 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 11.008     ;
; 9.122 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 11.007     ;
; 9.130 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.822     ;
; 9.134 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[104] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.818     ;
; 9.138 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[55]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.814     ;
; 9.141 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[1]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 10.989     ;
; 9.156 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.770     ;
; 9.170 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 10.959     ;
; 9.171 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 10.958     ;
; 9.178 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.748     ;
; 9.179 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.773     ;
; 9.179 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 10.942     ;
; 9.183 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[54]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.769     ;
; 9.183 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[104] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.769     ;
; 9.187 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.133      ; 10.933     ;
; 9.188 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.133      ; 10.932     ;
; 9.194 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in2[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 10.961     ;
; 9.194 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 10.938     ;
; 9.197 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 10.932     ;
; 9.198 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.754     ;
; 9.202 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[102] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.750     ;
; 9.202 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[57]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.750     ;
; 9.202 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[55]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.750     ;
; 9.205 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.721     ;
; 9.206 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[55]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[104] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.746     ;
; 9.214 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[48]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.710     ;
; 9.217 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 10.907     ;
; 9.221 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 10.908     ;
; 9.222 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 10.907     ;
; 9.226 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in2[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 10.929     ;
; 9.227 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.699     ;
; 9.228 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 10.893     ;
; 9.236 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.133      ; 10.884     ;
; 9.237 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.133      ; 10.883     ;
; 9.243 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 10.889     ;
; 9.246 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[63] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 10.883     ;
; 9.247 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[54]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.705     ;
; 9.247 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.705     ;
; 9.247 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[50]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 10.675     ;
; 9.248 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in2[56]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.704     ;
; 9.248 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[58]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.889     ;
; 9.249 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[44]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 10.698     ;
; 9.250 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[56]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.702     ;
; 9.251 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[54]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[104] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.701     ;
; 9.251 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in1[52]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[102] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 10.701     ;
; 9.256 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.670     ;
; 9.256 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_in1[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.670     ;
; 9.258 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in2[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[105] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 10.897     ;
; 9.260 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|inPipe_bits_typ[0]  ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|IntToFP:ifpu|io_out_b_data[51]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.664     ;
; 9.261 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in2[55]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[106] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 10.894     ;
; 9.262 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|in_in2[53]     ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|FPU:fpuOpt|FPUFMAPipe_1:dfma|MulAddRecFNPipe_1:fma|mulAddRecFNToRaw_postMul_io_mulAddResult_b[104] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 10.893     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.131 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[21] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.471      ;
; 0.135 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[24]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.475      ;
; 0.137 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[13] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.475      ;
; 0.137 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[23] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[31] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.475      ;
; 0.137 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[29]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[18]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.474      ;
; 0.138 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[51]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.479      ;
; 0.138 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[30]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.478      ;
; 0.138 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[45]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.474      ;
; 0.140 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[49]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.481      ;
; 0.140 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[58]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.481      ;
; 0.141 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[30] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.481      ;
; 0.141 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[0]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.486      ;
; 0.141 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[27]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.481      ;
; 0.142 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[63]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.483      ;
; 0.142 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[23]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.482      ;
; 0.142 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[16]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.473      ;
; 0.142 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[19]       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.479      ;
; 0.142 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[28]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.479      ;
; 0.143 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[55]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.484      ;
; 0.143 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[56]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.484      ;
; 0.143 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[15]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.488      ;
; 0.143 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[17]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.483      ;
; 0.144 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[12] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.482      ;
; 0.144 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[45]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.476      ;
; 0.144 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[25]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[23]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.481      ;
; 0.144 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[31]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.481      ;
; 0.145 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[16] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.485      ;
; 0.145 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[61]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.486      ;
; 0.145 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[28]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.485      ;
; 0.145 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[25] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[19]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.482      ;
; 0.145 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[25]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.482      ;
; 0.146 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[41]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.491      ;
; 0.146 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[16]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.486      ;
; 0.146 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|wptr[0]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_address_reg0                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.481      ;
; 0.146 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[44]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.482      ;
; 0.147 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[48]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.488      ;
; 0.147 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[4]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.492      ;
; 0.147 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[46]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[42]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.483      ;
; 0.147 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[17]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.484      ;
; 0.147 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[30]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.484      ;
; 0.148 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[14] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.488      ;
; 0.148 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[45]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.493      ;
; 0.148 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[53]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.489      ;
; 0.148 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[54]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.489      ;
; 0.148 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[60]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.489      ;
; 0.148 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[6]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.493      ;
; 0.148 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[37]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[23]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[18]       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.485      ;
; 0.149 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[47]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.494      ;
; 0.149 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[36]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.481      ;
; 0.149 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|wptr[0]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_address_reg0                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[49]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[46]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.495      ;
; 0.150 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[39]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[47]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[47]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.486      ;
; 0.151 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[10]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.496      ;
; 0.151 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[13]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.496      ;
; 0.151 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[14]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.496      ;
; 0.151 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[29]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[17]       ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.488      ;
; 0.151 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[47]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.488      ;
; 0.151 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[29]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.488      ;
; 0.152 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[62]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.493      ;
; 0.152 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[31]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.492      ;
; 0.152 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[40]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|wptr[3]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_address_reg0                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[28]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.483      ;
; 0.152 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[28]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[38]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.488      ;
; 0.152 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[39]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.488      ;
; 0.153 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[3]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.498      ;
; 0.153 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[20]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.493      ;
; 0.153 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[24] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[17]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.484      ;
; 0.153 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[44]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.490      ;
; 0.153 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[22]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[31]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[27]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.490      ;
; 0.154 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[10] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.492      ;
; 0.154 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[57]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.495      ;
; 0.154 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[21] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[48]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[60]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[9]          ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.500      ;
; 0.155 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[55]               ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[41]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.491      ;
; 0.155 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[43]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.491      ;
; 0.156 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|refill_paddr[19] ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0|altsyncram:ram_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.494      ;
; 0.156 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[37]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.501      ;
; 0.156 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[26]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.496      ;
; 0.156 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[20]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_3|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.487      ;
; 0.157 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[38]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.502      ;
; 0.157 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|dump[43]         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_2|RocketTile_1:tile_reset_domain_tile|fifoff_bb:myrocc_myroccBlackBox|altsyncram:fifo_rtl_0|altsyncram_gpd1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.502      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.583 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.322      ;
; 15.583 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.322      ;
; 16.202 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_9|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.750      ;
; 16.202 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_10|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.750      ;
; 16.202 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_9|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.750      ;
; 16.431 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.516      ;
; 16.431 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.516      ;
; 16.431 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.516      ;
; 16.431 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.516      ;
; 16.431 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.516      ;
; 16.431 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.516      ;
; 16.431 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.516      ;
; 16.431 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.516      ;
; 16.431 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.516      ;
; 16.541 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_4:spiClockDomainWrapper_1|TLSPI:spi_0|IntSyncCrossingSource_1:intsource|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.388      ;
; 16.602 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 3.355      ;
; 16.602 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[5]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 3.355      ;
; 16.602 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[4]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 3.355      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_2                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_gray[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_gray[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_gray[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.628 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|widx_widx_bin[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.339      ;
; 16.702 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[3]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.240      ;
; 16.702 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[7]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.240      ;
; 16.702 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[4]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.240      ;
; 16.702 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[5]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.240      ;
; 16.702 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[6]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.240      ;
; 16.702 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.240      ;
; 16.702 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[1]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.240      ;
; 16.702 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:ieReg|reg_0[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.240      ;
; 16.714 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[4]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.233      ;
; 16.714 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[3]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.233      ;
; 16.714 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[5]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.233      ;
; 16.714 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[6]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.233      ;
; 16.714 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[2]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.233      ;
; 16.714 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.233      ;
; 16.714 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[7]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.233      ;
; 16.714 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:pueReg|reg_0[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.233      ;
; 16.724 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_2:uartClockDomainWrapper|TLUART:uart_0|IntSyncCrossingSource_1:intsource|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.218      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_2                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_2                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.206      ;
; 16.748 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[4]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.200      ;
; 16.748 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[3]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.200      ;
; 16.748 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[5]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.200      ;
; 16.748 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[6]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.200      ;
; 16.748 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.200      ;
; 16.748 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[7]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.200      ;
; 16.748 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[1]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.200      ;
; 16.764 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|ready_reg                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.202      ;
; 16.764 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.202      ;
; 16.764 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSource:source|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.202      ;
; 16.764 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|valid_reg                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.202      ;
; 16.764 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[3]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.202      ;
; 16.764 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.202      ;
; 16.764 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[1]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.202      ;
; 16.764 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|ridx_ridx_bin[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.202      ;
; 16.764 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.202      ;
; 16.827 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_4:spiClockDomainWrapper|TLSPI:spi_0|IntSyncCrossingSource_1:intsource|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.102      ;
; 17.008 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.949      ;
; 17.008 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.949      ;
; 17.008 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.949      ;
; 17.008 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[7]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.949      ;
; 17.008 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.949      ;
; 17.158 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_11|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.790      ;
; 17.222 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.734      ;
; 17.249 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_3|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.737      ;
; 17.326 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[6]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.604      ;
; 17.552 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.390      ;
; 18.098 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_8|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.857      ;
; 18.214 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|TileClockGater:clock_gater|AsyncResetRegVec_w1_i1:regs_0|reg_0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.691      ;
; 18.214 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.691      ;
; 18.214 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.691      ;
; 18.214 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.691      ;
; 18.298 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_5|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.664      ;
; 18.298 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_1|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.664      ;
; 18.363 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.567      ;
; 18.363 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_1                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.567      ;
; 18.363 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_2                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.567      ;
; 18.406 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_4|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.556      ;
; 18.406 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_7|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.556      ;
; 18.514 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.431      ;
; 18.514 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.431      ;
; 18.514 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.431      ;
; 18.514 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.431      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_gray[1]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.611      ;
; 0.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_gray[0]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.611      ;
; 0.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSource:source|AsyncValidSync:sink_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.611      ;
; 0.486 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSource:source|AsyncValidSync:sink_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.611      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|ridx_ridx_bin                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|ready_reg                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|valid_reg                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|AsyncResetSynchronizerShiftReg_w1_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|AsyncResetSynchronizerShiftReg_w1_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSink_3:x1_a_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.554 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLAsyncCrossingSink:dmiXing|AsyncQueueSource_4:bundleIn_0_d_source|AsyncResetSynchronizerShiftReg_w1_d3_i0:ridx_ridx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.678      ;
; 0.661 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.788      ;
; 0.661 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_1                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.788      ;
; 0.661 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_1|sync_2                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.788      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|valid_reg                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_gray[2]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|ridx_ridx_bin[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSource:source|AsyncValidSync:sink_valid|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_1                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_2|sync_2                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_1                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_out_async|AsyncQueueSink:sink|AsyncResetSynchronizerShiftReg_w4_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain_3|sync_2                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.792      ;
; 0.690 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|valid_reg                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.823      ;
; 0.690 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|ridx_ridx_bin                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.823      ;
; 0.690 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.823      ;
; 0.690 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.823      ;
; 0.690 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncResetSynchronizerShiftReg_w1_d3_i0:widx_widx_gray|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.823      ;
; 0.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.866      ;
; 0.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.866      ;
; 0.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.866      ;
; 0.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.866      ;
; 0.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.866      ;
; 0.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.866      ;
; 0.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.866      ;
; 0.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.866      ;
; 0.746 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                        ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|AsyncQueue:subsystem_fbus_in_async|AsyncQueueSink:sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.866      ;
; 0.833 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:dmactive_synced_dmactive_synced_dmactiveSync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.987      ;
; 0.833 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:dmactive_synced_dmactive_synced_dmactiveSync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.987      ;
; 0.833 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:dmactive_synced_dmactive_synced_dmactiveSync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.987      ;
; 0.851 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_3                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.991      ;
; 0.851 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.991      ;
; 0.851 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_2                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.991      ;
; 0.851 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgParticipateHart_1                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.991      ;
; 0.851 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hgFired_1                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.991      ;
; 0.851 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_1                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.991      ;
; 0.851 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_0                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.991      ;
; 0.961 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_2                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.112      ;
; 0.961 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|hrDebugIntReg_3                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.112      ;
; 0.961 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:hartIsInResetSync_1_debug_hartReset_1|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.112      ;
; 0.961 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:hartIsInResetSync_2_debug_hartReset_2|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.112      ;
; 0.961 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|TLDebugModuleInner:dmInner|AsyncResetSynchronizerShiftReg_w1_d3_i0:hartIsInResetSync_3_debug_hartReset_3|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.112      ;
; 0.967 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|AsyncResetReg:deglitched_deglitch|reg_0                                                                                                                                                                                                                                               ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.077      ;
; 0.967 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|AsyncResetReg:deglitched_deglitch|reg_0                                                                                                                                                                                                                                               ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_1                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.077      ;
; 0.967 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|AsyncResetReg:deglitched_deglitch|reg_0                                                                                                                                                                                                                                               ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_2                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.077      ;
; 0.997 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_3|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.151      ;
; 1.082 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_2|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.236      ;
; 1.172 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_4|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.311      ;
; 1.172 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_7|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.311      ;
; 1.209 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.331      ;
; 1.209 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.331      ;
; 1.209 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.331      ;
; 1.209 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.331      ;
; 1.209 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_1|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.331      ;
; 1.209 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.331      ;
; 1.209 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.331      ;
; 1.209 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:sink_valid_0|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.331      ;
; 1.209 ; TopHarness:TopHarness|ChipTop:chiptop0|AsyncResetSynchronizerShiftReg_w1_d3_i0:debug_reset_syncd_debug_reset_sync|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0                                                                                                                                                   ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleInnerAsync:dmInner|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink|AsyncValidSync:source_extend|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.331      ;
; 1.214 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.353      ;
; 1.214 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.353      ;
; 1.214 ; TopHarness:TopHarness|ResetWrangler:dutWrangler|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                         ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.353      ;
; 1.289 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_5|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.429      ;
; 1.289 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_1|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.429      ;
; 1.312 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|TileClockGater:clock_gater|AsyncResetRegVec_w1_i1:regs_0|reg_0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.425      ;
; 1.312 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.425      ;
; 1.312 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.425      ;
; 1.312 ; TopHarness:TopHarness|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:harnessBinderReset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain|sync_0                                         ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.425      ;
; 1.401 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_8|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.564      ;
; 1.841 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.991      ;
; 2.085 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_3|AsyncResetRegVec_w2_i0:reg_0|reg_0[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.280      ;
; 2.108 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_17:intsource_6|AsyncResetRegVec_w2_i0:reg_0|reg_0[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.272      ;
; 2.122 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[6]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 2.228      ;
; 2.257 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|IntSyncCrossingSource_1:intsource_11|AsyncResetRegVec_w1_i0:reg_0|reg_0                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.382      ;
; 2.385 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|AsyncResetRegVec_w8_i0:oeReg|reg_0[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.519      ;
; 2.385 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.519      ;
; 2.385 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.519      ;
; 2.385 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[7]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.519      ;
; 2.385 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_6:prci_ctrl_domain|ClockGroupResetSynchronizer:resetSynchronizer|ResetCatchAndSync_d3:x1_member_allClocks_uncore_reset_catcher|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain|sync_0 ; TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|ClockSinkDomain_3:gpioClockDomainWrapper|TLGPIO:gpio_0|IntSyncCrossingSource_30:intsource|AsyncResetRegVec_w8_i0:reg_0|reg_0[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.519      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.321 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.057   ; 0.131 ; 12.010   ; 0.486   ; 9.198               ;
;  CLOCK_50        ; -3.057   ; 0.131 ; 12.010   ; 0.486   ; 9.198               ;
; Design-wide TNS  ; -196.161 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; -196.161 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SD_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; JTAG_TDO      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; JTAG_TCK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; JTAG_TMS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; JTAG_TDI                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESETN                  ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; JTAG_TDO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; JTAG_TDO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; JTAG_TDO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 174      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 174      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+--------------------------------------------+
; Clock Status Summary                       ;
+----------+----------+------+---------------+
; Target   ; Clock    ; Type ; Status        ;
+----------+----------+------+---------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained   ;
; JTAG_TCK ;          ; Base ; Unconstrained ;
+----------+----------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; JTAG_TDI   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; JTAG_TMS   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESETN     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT0    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; JTAG_TDO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; JTAG_TDI   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; JTAG_TMS   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESETN     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT0    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; JTAG_TDO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Mar  8 12:26:34 2025
Info: Command: quartus_sta DE2_115 -c DE2_115
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE2_115.sdc'
Warning (332174): Ignored filter at DE2_115.sdc(10): CLOCK2_50 could not be matched with a port File: /home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc Line: 10
Warning (332049): Ignored create_clock at DE2_115.sdc(10): Argument <targets> is an empty collection File: /home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc Line: 10
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK2_50] File: /home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc Line: 10
Warning (332174): Ignored filter at DE2_115.sdc(11): CLOCK3_50 could not be matched with a port File: /home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc Line: 11
Warning (332049): Ignored create_clock at DE2_115.sdc(11): Argument <targets> is an empty collection File: /home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc Line: 11
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK3_50] File: /home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc Line: 11
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: JTAG_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleOuterAsync:dmOuter|TLDebugModuleOuter:dmOuter|DMCONTROLReg_dmactive is being clocked by JTAG_TCK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.057            -196.161 CLOCK_50 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 12.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.010               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.021               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.412               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.518 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: JTAG_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleOuterAsync:dmOuter|TLDebugModuleOuter:dmOuter|DMCONTROLReg_dmactive is being clocked by JTAG_TCK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.977
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.977             -10.105 CLOCK_50 
Info (332146): Worst-case hold slack is 0.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.347               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 12.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.616               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.928
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.928               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.438               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.831 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: JTAG_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLDebugModule:tlDM|TLDebugModuleOuterAsync:dmOuter|TLDebugModuleOuter:dmOuter|DMCONTROLReg_dmactive is being clocked by JTAG_TCK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.564               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.131               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.583
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.583               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.486               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.198               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.321 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1754 megabytes
    Info: Processing ended: Sat Mar  8 12:27:08 2025
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:07


