# //  ModelSim SE-64 10.7a Mar 26 2018Linux 3.10.0-1127.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do tb_mul.do
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 11:09:52 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# ** Error: (vlog-7) Failed to open design unit file "../verilog/full_adder.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:09:52 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
# Error in macro ./tb_mul.do line 6
# /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/full_adder.v"
do tb_mul.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 11:50:55 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# ** Error: (vlog-7) Failed to open design unit file "../verilog/full_adder.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:50:55 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
# Error in macro ./tb_mul.do line 6
# /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/full_adder.v"
ls
# backend_generate_vcd.tcl
# generate_vcd_part2.tcl
# pt1_compile_corenetlist.tcsh
# pt1_compile_vhdl.tcsh
# pt3_pandr_netlist_compile.tcsh
# pt4_compile_system.tcsh
# pt5_compile_system.tcsh
# tb_add_sub.do
# tb_mul.do
# transcript
# wave_mul.do
# wave_sim.do
# work
