/home/sriram/Documents/Verilog/testBenchHalfAdderDataFlowLevel/testBenchHalfAdderDataFlowLevel.v {1 {vlog -work work -stats=none /home/sriram/Documents/Verilog/testBenchHalfAdderDataFlowLevel/testBenchHalfAdderDataFlowLevel.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module testBenchHalfAdderDataFlowLevel

Top level modules:
	testBenchHalfAdderDataFlowLevel

} {} {}} /home/sriram/Documents/Verilog/HalfAdderDataFlowLevel/HalfAdderDataFlowLevel.v {1 {vlog -work work -stats=none /home/sriram/Documents/Verilog/HalfAdderDataFlowLevel/HalfAdderDataFlowLevel.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module HalfAdderGateLevel

Top level modules:
	HalfAdderGateLevel

} {} {}}
