
Nucleo_Oven.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b120  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ac  0800b2c0  0800b2c0  0001b2c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba6c  0800ba6c  000204e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba6c  0800ba6c  0001ba6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba74  0800ba74  000204e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba74  0800ba74  0001ba74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba78  0800ba78  0001ba78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004e0  20000000  0800ba7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  200004e0  0800bf5c  000204e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000760  0800bf5c  00020760  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000204e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a7d2  00000000  00000000  00020510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003320  00000000  00000000  0003ace2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c8  00000000  00000000  0003e008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001018  00000000  00000000  0003f0d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019584  00000000  00000000  000400e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001519a  00000000  00000000  0005966c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092c3b  00000000  00000000  0006e806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00101441  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000581c  00000000  00000000  00101494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200004e0 	.word	0x200004e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b2a8 	.word	0x0800b2a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200004e4 	.word	0x200004e4
 80001dc:	0800b2a8 	.word	0x0800b2a8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96e 	b.w	8000f8c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8083 	bne.w	8000dde <__udivmoddi4+0x116>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d947      	bls.n	8000d6e <__udivmoddi4+0xa6>
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	b142      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	f1c2 0020 	rsb	r0, r2, #32
 8000ce8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cec:	4091      	lsls	r1, r2
 8000cee:	4097      	lsls	r7, r2
 8000cf0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbbc f6f8 	udiv	r6, ip, r8
 8000d00:	fa1f fe87 	uxth.w	lr, r7
 8000d04:	fb08 c116 	mls	r1, r8, r6, ip
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1a:	f080 8119 	bcs.w	8000f50 <__udivmoddi4+0x288>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8116 	bls.w	8000f50 <__udivmoddi4+0x288>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	193c      	adds	r4, r7, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8105 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	f240 8102 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d50:	3802      	subs	r0, #2
 8000d52:	443c      	add	r4, r7
 8000d54:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d58:	eba4 040e 	sub.w	r4, r4, lr
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	b902      	cbnz	r2, 8000d72 <__udivmoddi4+0xaa>
 8000d70:	deff      	udf	#255	; 0xff
 8000d72:	fab2 f282 	clz	r2, r2
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d150      	bne.n	8000e1c <__udivmoddi4+0x154>
 8000d7a:	1bcb      	subs	r3, r1, r7
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	fa1f f887 	uxth.w	r8, r7
 8000d84:	2601      	movs	r6, #1
 8000d86:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d8a:	0c21      	lsrs	r1, r4, #16
 8000d8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb08 f30c 	mul.w	r3, r8, ip
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0xe2>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	f200 80e9 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1ac9      	subs	r1, r1, r3
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x10c>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x10a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80d9 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e7bf      	b.n	8000d5e <__udivmoddi4+0x96>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x12e>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80b1 	beq.w	8000f4a <__udivmoddi4+0x282>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x1cc>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0x140>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80b8 	bhi.w	8000f78 <__udivmoddi4+0x2b0>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	468c      	mov	ip, r1
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0a8      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000e16:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e1a:	e7a5      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f603 	lsr.w	r6, r0, r3
 8000e24:	4097      	lsls	r7, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2e:	40d9      	lsrs	r1, r3
 8000e30:	4330      	orrs	r0, r6
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e38:	fa1f f887 	uxth.w	r8, r7
 8000e3c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e44:	fb06 f108 	mul.w	r1, r6, r8
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x19c>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e56:	f080 808d 	bcs.w	8000f74 <__udivmoddi4+0x2ac>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 808a 	bls.w	8000f74 <__udivmoddi4+0x2ac>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b281      	uxth	r1, r0
 8000e68:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e74:	fb00 f308 	mul.w	r3, r0, r8
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x1c4>
 8000e7c:	1879      	adds	r1, r7, r1
 8000e7e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e82:	d273      	bcs.n	8000f6c <__udivmoddi4+0x2a4>
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d971      	bls.n	8000f6c <__udivmoddi4+0x2a4>
 8000e88:	3802      	subs	r0, #2
 8000e8a:	4439      	add	r1, r7
 8000e8c:	1acb      	subs	r3, r1, r3
 8000e8e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e92:	e778      	b.n	8000d86 <__udivmoddi4+0xbe>
 8000e94:	f1c6 0c20 	rsb	ip, r6, #32
 8000e98:	fa03 f406 	lsl.w	r4, r3, r6
 8000e9c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ea0:	431c      	orrs	r4, r3
 8000ea2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eae:	fa21 f10c 	lsr.w	r1, r1, ip
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	0c3b      	lsrs	r3, r7, #16
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fa1f f884 	uxth.w	r8, r4
 8000ebe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ec6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eca:	458a      	cmp	sl, r1
 8000ecc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x220>
 8000ed6:	1861      	adds	r1, r4, r1
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000edc:	d248      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000ede:	458a      	cmp	sl, r1
 8000ee0:	d946      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	4421      	add	r1, r4
 8000ee8:	eba1 010a 	sub.w	r1, r1, sl
 8000eec:	b2bf      	uxth	r7, r7
 8000eee:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45b8      	cmp	r8, r7
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x24a>
 8000f02:	19e7      	adds	r7, r4, r7
 8000f04:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f08:	d22e      	bcs.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d92c      	bls.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	4427      	add	r7, r4
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba7 0708 	sub.w	r7, r7, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454f      	cmp	r7, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	4649      	mov	r1, r9
 8000f24:	d31a      	bcc.n	8000f5c <__udivmoddi4+0x294>
 8000f26:	d017      	beq.n	8000f58 <__udivmoddi4+0x290>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x27a>
 8000f2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f36:	40f2      	lsrs	r2, r6
 8000f38:	ea4c 0202 	orr.w	r2, ip, r2
 8000f3c:	40f7      	lsrs	r7, r6
 8000f3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f42:	2600      	movs	r6, #0
 8000f44:	4631      	mov	r1, r6
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e70b      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6fd      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f58:	4543      	cmp	r3, r8
 8000f5a:	d2e5      	bcs.n	8000f28 <__udivmoddi4+0x260>
 8000f5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f60:	eb69 0104 	sbc.w	r1, r9, r4
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7df      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e7d2      	b.n	8000f12 <__udivmoddi4+0x24a>
 8000f6c:	4660      	mov	r0, ip
 8000f6e:	e78d      	b.n	8000e8c <__udivmoddi4+0x1c4>
 8000f70:	4681      	mov	r9, r0
 8000f72:	e7b9      	b.n	8000ee8 <__udivmoddi4+0x220>
 8000f74:	4666      	mov	r6, ip
 8000f76:	e775      	b.n	8000e64 <__udivmoddi4+0x19c>
 8000f78:	4630      	mov	r0, r6
 8000f7a:	e74a      	b.n	8000e12 <__udivmoddi4+0x14a>
 8000f7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f80:	4439      	add	r1, r7
 8000f82:	e713      	b.n	8000dac <__udivmoddi4+0xe4>
 8000f84:	3802      	subs	r0, #2
 8000f86:	443c      	add	r4, r7
 8000f88:	e724      	b.n	8000dd4 <__udivmoddi4+0x10c>
 8000f8a:	bf00      	nop

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef FLAG_USE_UART_AS_PRINTF
int _write(int file, char *ptr, int len)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
	if(HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 10) == HAL_OK)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	230a      	movs	r3, #10
 8000fa2:	68b9      	ldr	r1, [r7, #8]
 8000fa4:	4806      	ldr	r0, [pc, #24]	; (8000fc0 <_write+0x30>)
 8000fa6:	f003 fc64 	bl	8004872 <HAL_UART_Transmit>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d101      	bne.n	8000fb4 <_write+0x24>
		return len;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	e001      	b.n	8000fb8 <_write+0x28>
	return -1;
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3710      	adds	r7, #16
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	200006f8 	.word	0x200006f8

08000fc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc8:	f000 fe90 	bl	8001cec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fcc:	f000 f85a 	bl	8001084 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd0:	f000 faa2 	bl	8001518 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000fd4:	f000 f8be 	bl	8001154 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000fd8:	f000 f8f2 	bl	80011c0 <MX_SPI3_Init>
  MX_USART2_UART_Init();
 8000fdc:	f000 fa72 	bl	80014c4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000fe0:	f000 fa46 	bl	8001470 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000fe4:	f000 f9a6 	bl	8001334 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000fe8:	f000 f922 	bl	8001230 <MX_TIM3_Init>
  MX_TIM9_Init();
 8000fec:	f000 fa06 	bl	80013fc <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	481a      	ldr	r0, [pc, #104]	; (800105c <main+0x98>)
 8000ff4:	f002 fcca 	bl	800398c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000ff8:	2104      	movs	r1, #4
 8000ffa:	4818      	ldr	r0, [pc, #96]	; (800105c <main+0x98>)
 8000ffc:	f002 fcc6 	bl	800398c <HAL_TIM_PWM_Start>

  /* New temperature sensor object */
  tempBottom = Custom_Tempsensor(&hspi3, TEMPSENSOR_DOWN_CS_Port, TEMPSENSOR_DOWN_CS_Pin, 300);
 8001000:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001004:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001008:	4915      	ldr	r1, [pc, #84]	; (8001060 <main+0x9c>)
 800100a:	4816      	ldr	r0, [pc, #88]	; (8001064 <main+0xa0>)
 800100c:	f006 f836 	bl	800707c <Custom_Tempsensor>
 8001010:	4603      	mov	r3, r0
 8001012:	4a15      	ldr	r2, [pc, #84]	; (8001068 <main+0xa4>)
 8001014:	6013      	str	r3, [r2, #0]
  tempTop = Custom_Tempsensor(&hspi3, TEMPSENSOR_UP_CS_Port, TEMPSENSOR_UP_CS_Pin, 300);
 8001016:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800101a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800101e:	4910      	ldr	r1, [pc, #64]	; (8001060 <main+0x9c>)
 8001020:	4810      	ldr	r0, [pc, #64]	; (8001064 <main+0xa0>)
 8001022:	f006 f82b 	bl	800707c <Custom_Tempsensor>
 8001026:	4603      	mov	r3, r0
 8001028:	4a10      	ldr	r2, [pc, #64]	; (800106c <main+0xa8>)
 800102a:	6013      	str	r3, [r2, #0]

  /* New heater object */
  heaterTop = Custom_HeaterControl(&htim3, TIM_CHANNEL_3);	// HU
 800102c:	2108      	movs	r1, #8
 800102e:	4810      	ldr	r0, [pc, #64]	; (8001070 <main+0xac>)
 8001030:	f005 fe4e 	bl	8006cd0 <Custom_HeaterControl>
 8001034:	4603      	mov	r3, r0
 8001036:	4a0f      	ldr	r2, [pc, #60]	; (8001074 <main+0xb0>)
 8001038:	6013      	str	r3, [r2, #0]
  heaterBottom = Custom_HeaterControl(&htim3, TIM_CHANNEL_2);	// HD
 800103a:	2104      	movs	r1, #4
 800103c:	480c      	ldr	r0, [pc, #48]	; (8001070 <main+0xac>)
 800103e:	f005 fe47 	bl	8006cd0 <Custom_HeaterControl>
 8001042:	4603      	mov	r3, r0
 8001044:	4a0c      	ldr	r2, [pc, #48]	; (8001078 <main+0xb4>)
 8001046:	6013      	str	r3, [r2, #0]

  /* Start HeaterControl interrupt */
  HAL_TIM_Base_Start_IT(&htim9);
 8001048:	480c      	ldr	r0, [pc, #48]	; (800107c <main+0xb8>)
 800104a:	f002 fbed 	bl	8003828 <HAL_TIM_Base_Start_IT>
  printf("Hello!\r\n");
 800104e:	480c      	ldr	r0, [pc, #48]	; (8001080 <main+0xbc>)
 8001050:	f007 ff9e 	bl	8008f90 <puts>
  Menu();
 8001054:	f006 f9f4 	bl	8007440 <Menu>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001058:	e7fe      	b.n	8001058 <main+0x94>
 800105a:	bf00      	nop
 800105c:	2000057c 	.word	0x2000057c
 8001060:	40020400 	.word	0x40020400
 8001064:	20000614 	.word	0x20000614
 8001068:	200005c4 	.word	0x200005c4
 800106c:	2000073c 	.word	0x2000073c
 8001070:	200005cc 	.word	0x200005cc
 8001074:	200005c8 	.word	0x200005c8
 8001078:	20000578 	.word	0x20000578
 800107c:	200006b0 	.word	0x200006b0
 8001080:	0800b2c0 	.word	0x0800b2c0

08001084 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b094      	sub	sp, #80	; 0x50
 8001088:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108a:	f107 0320 	add.w	r3, r7, #32
 800108e:	2230      	movs	r2, #48	; 0x30
 8001090:	2100      	movs	r1, #0
 8001092:	4618      	mov	r0, r3
 8001094:	f007 f9e2 	bl	800845c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001098:	f107 030c 	add.w	r3, r7, #12
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a8:	2300      	movs	r3, #0
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	4b27      	ldr	r3, [pc, #156]	; (800114c <SystemClock_Config+0xc8>)
 80010ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b0:	4a26      	ldr	r2, [pc, #152]	; (800114c <SystemClock_Config+0xc8>)
 80010b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010b6:	6413      	str	r3, [r2, #64]	; 0x40
 80010b8:	4b24      	ldr	r3, [pc, #144]	; (800114c <SystemClock_Config+0xc8>)
 80010ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010c4:	2300      	movs	r3, #0
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	4b21      	ldr	r3, [pc, #132]	; (8001150 <SystemClock_Config+0xcc>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a20      	ldr	r2, [pc, #128]	; (8001150 <SystemClock_Config+0xcc>)
 80010ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010d2:	6013      	str	r3, [r2, #0]
 80010d4:	4b1e      	ldr	r3, [pc, #120]	; (8001150 <SystemClock_Config+0xcc>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010dc:	607b      	str	r3, [r7, #4]
 80010de:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010e0:	2302      	movs	r3, #2
 80010e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010e4:	2301      	movs	r3, #1
 80010e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e8:	2310      	movs	r3, #16
 80010ea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ec:	2302      	movs	r3, #2
 80010ee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010f0:	2300      	movs	r3, #0
 80010f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010f4:	2308      	movs	r3, #8
 80010f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80010f8:	2364      	movs	r3, #100	; 0x64
 80010fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010fc:	2302      	movs	r3, #2
 80010fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001100:	2304      	movs	r3, #4
 8001102:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001104:	f107 0320 	add.w	r3, r7, #32
 8001108:	4618      	mov	r0, r3
 800110a:	f001 f94d 	bl	80023a8 <HAL_RCC_OscConfig>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001114:	f000 fac2 	bl	800169c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001118:	230f      	movs	r3, #15
 800111a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800111c:	2302      	movs	r3, #2
 800111e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001120:	2300      	movs	r3, #0
 8001122:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001128:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800112e:	f107 030c 	add.w	r3, r7, #12
 8001132:	2103      	movs	r1, #3
 8001134:	4618      	mov	r0, r3
 8001136:	f001 fbaf 	bl	8002898 <HAL_RCC_ClockConfig>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001140:	f000 faac 	bl	800169c <Error_Handler>
  }
}
 8001144:	bf00      	nop
 8001146:	3750      	adds	r7, #80	; 0x50
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40023800 	.word	0x40023800
 8001150:	40007000 	.word	0x40007000

08001154 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001158:	4b17      	ldr	r3, [pc, #92]	; (80011b8 <MX_SPI2_Init+0x64>)
 800115a:	4a18      	ldr	r2, [pc, #96]	; (80011bc <MX_SPI2_Init+0x68>)
 800115c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800115e:	4b16      	ldr	r3, [pc, #88]	; (80011b8 <MX_SPI2_Init+0x64>)
 8001160:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001164:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001166:	4b14      	ldr	r3, [pc, #80]	; (80011b8 <MX_SPI2_Init+0x64>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800116c:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <MX_SPI2_Init+0x64>)
 800116e:	2200      	movs	r2, #0
 8001170:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001172:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <MX_SPI2_Init+0x64>)
 8001174:	2202      	movs	r2, #2
 8001176:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001178:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <MX_SPI2_Init+0x64>)
 800117a:	2200      	movs	r2, #0
 800117c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800117e:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <MX_SPI2_Init+0x64>)
 8001180:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001184:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001186:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <MX_SPI2_Init+0x64>)
 8001188:	2200      	movs	r2, #0
 800118a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800118c:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <MX_SPI2_Init+0x64>)
 800118e:	2200      	movs	r2, #0
 8001190:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001192:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <MX_SPI2_Init+0x64>)
 8001194:	2200      	movs	r2, #0
 8001196:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001198:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <MX_SPI2_Init+0x64>)
 800119a:	2200      	movs	r2, #0
 800119c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800119e:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <MX_SPI2_Init+0x64>)
 80011a0:	220a      	movs	r2, #10
 80011a2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80011a4:	4804      	ldr	r0, [pc, #16]	; (80011b8 <MX_SPI2_Init+0x64>)
 80011a6:	f001 fd47 	bl	8002c38 <HAL_SPI_Init>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80011b0:	f000 fa74 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000520 	.word	0x20000520
 80011bc:	40003800 	.word	0x40003800

080011c0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80011c4:	4b18      	ldr	r3, [pc, #96]	; (8001228 <MX_SPI3_Init+0x68>)
 80011c6:	4a19      	ldr	r2, [pc, #100]	; (800122c <MX_SPI3_Init+0x6c>)
 80011c8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80011ca:	4b17      	ldr	r3, [pc, #92]	; (8001228 <MX_SPI3_Init+0x68>)
 80011cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011d0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80011d2:	4b15      	ldr	r3, [pc, #84]	; (8001228 <MX_SPI3_Init+0x68>)
 80011d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011d8:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80011da:	4b13      	ldr	r3, [pc, #76]	; (8001228 <MX_SPI3_Init+0x68>)
 80011dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011e0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011e2:	4b11      	ldr	r3, [pc, #68]	; (8001228 <MX_SPI3_Init+0x68>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <MX_SPI3_Init+0x68>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80011ee:	4b0e      	ldr	r3, [pc, #56]	; (8001228 <MX_SPI3_Init+0x68>)
 80011f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011f4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80011f6:	4b0c      	ldr	r3, [pc, #48]	; (8001228 <MX_SPI3_Init+0x68>)
 80011f8:	2238      	movs	r2, #56	; 0x38
 80011fa:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011fc:	4b0a      	ldr	r3, [pc, #40]	; (8001228 <MX_SPI3_Init+0x68>)
 80011fe:	2200      	movs	r2, #0
 8001200:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001202:	4b09      	ldr	r3, [pc, #36]	; (8001228 <MX_SPI3_Init+0x68>)
 8001204:	2200      	movs	r2, #0
 8001206:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <MX_SPI3_Init+0x68>)
 800120a:	2200      	movs	r2, #0
 800120c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800120e:	4b06      	ldr	r3, [pc, #24]	; (8001228 <MX_SPI3_Init+0x68>)
 8001210:	220a      	movs	r2, #10
 8001212:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001214:	4804      	ldr	r0, [pc, #16]	; (8001228 <MX_SPI3_Init+0x68>)
 8001216:	f001 fd0f 	bl	8002c38 <HAL_SPI_Init>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_SPI3_Init+0x64>
  {
    Error_Handler();
 8001220:	f000 fa3c 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20000614 	.word	0x20000614
 800122c:	40003c00 	.word	0x40003c00

08001230 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08e      	sub	sp, #56	; 0x38
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001236:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001244:	f107 0320 	add.w	r3, r7, #32
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800124e:	1d3b      	adds	r3, r7, #4
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]
 800125a:	611a      	str	r2, [r3, #16]
 800125c:	615a      	str	r2, [r3, #20]
 800125e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001260:	4b32      	ldr	r3, [pc, #200]	; (800132c <MX_TIM3_Init+0xfc>)
 8001262:	4a33      	ldr	r2, [pc, #204]	; (8001330 <MX_TIM3_Init+0x100>)
 8001264:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8001266:	4b31      	ldr	r3, [pc, #196]	; (800132c <MX_TIM3_Init+0xfc>)
 8001268:	f242 720f 	movw	r2, #9999	; 0x270f
 800126c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800126e:	4b2f      	ldr	r3, [pc, #188]	; (800132c <MX_TIM3_Init+0xfc>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001274:	4b2d      	ldr	r3, [pc, #180]	; (800132c <MX_TIM3_Init+0xfc>)
 8001276:	f242 720f 	movw	r2, #9999	; 0x270f
 800127a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800127c:	4b2b      	ldr	r3, [pc, #172]	; (800132c <MX_TIM3_Init+0xfc>)
 800127e:	2200      	movs	r2, #0
 8001280:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001282:	4b2a      	ldr	r3, [pc, #168]	; (800132c <MX_TIM3_Init+0xfc>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001288:	4828      	ldr	r0, [pc, #160]	; (800132c <MX_TIM3_Init+0xfc>)
 800128a:	f002 fa7d 	bl	8003788 <HAL_TIM_Base_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001294:	f000 fa02 	bl	800169c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001298:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800129c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800129e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012a2:	4619      	mov	r1, r3
 80012a4:	4821      	ldr	r0, [pc, #132]	; (800132c <MX_TIM3_Init+0xfc>)
 80012a6:	f002 fe4f 	bl	8003f48 <HAL_TIM_ConfigClockSource>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80012b0:	f000 f9f4 	bl	800169c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012b4:	481d      	ldr	r0, [pc, #116]	; (800132c <MX_TIM3_Init+0xfc>)
 80012b6:	f002 fb19 	bl	80038ec <HAL_TIM_PWM_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80012c0:	f000 f9ec 	bl	800169c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012c4:	2300      	movs	r3, #0
 80012c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012c8:	2300      	movs	r3, #0
 80012ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012cc:	f107 0320 	add.w	r3, r7, #32
 80012d0:	4619      	mov	r1, r3
 80012d2:	4816      	ldr	r0, [pc, #88]	; (800132c <MX_TIM3_Init+0xfc>)
 80012d4:	f003 f9fe 	bl	80046d4 <HAL_TIMEx_MasterConfigSynchronization>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80012de:	f000 f9dd 	bl	800169c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80012e2:	2370      	movs	r3, #112	; 0x70
 80012e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012f2:	1d3b      	adds	r3, r7, #4
 80012f4:	2204      	movs	r2, #4
 80012f6:	4619      	mov	r1, r3
 80012f8:	480c      	ldr	r0, [pc, #48]	; (800132c <MX_TIM3_Init+0xfc>)
 80012fa:	f002 fd63 	bl	8003dc4 <HAL_TIM_PWM_ConfigChannel>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001304:	f000 f9ca 	bl	800169c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	2208      	movs	r2, #8
 800130c:	4619      	mov	r1, r3
 800130e:	4807      	ldr	r0, [pc, #28]	; (800132c <MX_TIM3_Init+0xfc>)
 8001310:	f002 fd58 	bl	8003dc4 <HAL_TIM_PWM_ConfigChannel>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800131a:	f000 f9bf 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800131e:	4803      	ldr	r0, [pc, #12]	; (800132c <MX_TIM3_Init+0xfc>)
 8001320:	f000 fae8 	bl	80018f4 <HAL_TIM_MspPostInit>

}
 8001324:	bf00      	nop
 8001326:	3738      	adds	r7, #56	; 0x38
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	200005cc 	.word	0x200005cc
 8001330:	40000400 	.word	0x40000400

08001334 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08a      	sub	sp, #40	; 0x28
 8001338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800133a:	f107 0320 	add.w	r3, r7, #32
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]
 8001352:	615a      	str	r2, [r3, #20]
 8001354:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001356:	4b27      	ldr	r3, [pc, #156]	; (80013f4 <MX_TIM4_Init+0xc0>)
 8001358:	4a27      	ldr	r2, [pc, #156]	; (80013f8 <MX_TIM4_Init+0xc4>)
 800135a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 41;
 800135c:	4b25      	ldr	r3, [pc, #148]	; (80013f4 <MX_TIM4_Init+0xc0>)
 800135e:	2229      	movs	r2, #41	; 0x29
 8001360:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001362:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <MX_TIM4_Init+0xc0>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1023;
 8001368:	4b22      	ldr	r3, [pc, #136]	; (80013f4 <MX_TIM4_Init+0xc0>)
 800136a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800136e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001370:	4b20      	ldr	r3, [pc, #128]	; (80013f4 <MX_TIM4_Init+0xc0>)
 8001372:	2200      	movs	r2, #0
 8001374:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001376:	4b1f      	ldr	r3, [pc, #124]	; (80013f4 <MX_TIM4_Init+0xc0>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800137c:	481d      	ldr	r0, [pc, #116]	; (80013f4 <MX_TIM4_Init+0xc0>)
 800137e:	f002 fab5 	bl	80038ec <HAL_TIM_PWM_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001388:	f000 f988 	bl	800169c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800138c:	2300      	movs	r3, #0
 800138e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001390:	2300      	movs	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001394:	f107 0320 	add.w	r3, r7, #32
 8001398:	4619      	mov	r1, r3
 800139a:	4816      	ldr	r0, [pc, #88]	; (80013f4 <MX_TIM4_Init+0xc0>)
 800139c:	f003 f99a 	bl	80046d4 <HAL_TIMEx_MasterConfigSynchronization>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80013a6:	f000 f979 	bl	800169c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013aa:	2360      	movs	r3, #96	; 0x60
 80013ac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2200      	movs	r2, #0
 80013be:	4619      	mov	r1, r3
 80013c0:	480c      	ldr	r0, [pc, #48]	; (80013f4 <MX_TIM4_Init+0xc0>)
 80013c2:	f002 fcff 	bl	8003dc4 <HAL_TIM_PWM_ConfigChannel>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80013cc:	f000 f966 	bl	800169c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2204      	movs	r2, #4
 80013d4:	4619      	mov	r1, r3
 80013d6:	4807      	ldr	r0, [pc, #28]	; (80013f4 <MX_TIM4_Init+0xc0>)
 80013d8:	f002 fcf4 	bl	8003dc4 <HAL_TIM_PWM_ConfigChannel>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80013e2:	f000 f95b 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80013e6:	4803      	ldr	r0, [pc, #12]	; (80013f4 <MX_TIM4_Init+0xc0>)
 80013e8:	f000 fa84 	bl	80018f4 <HAL_TIM_MspPostInit>

}
 80013ec:	bf00      	nop
 80013ee:	3728      	adds	r7, #40	; 0x28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	2000057c 	.word	0x2000057c
 80013f8:	40000800 	.word	0x40000800

080013fc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001402:	463b      	mov	r3, r7
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800140e:	4b16      	ldr	r3, [pc, #88]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001410:	4a16      	ldr	r2, [pc, #88]	; (800146c <MX_TIM9_Init+0x70>)
 8001412:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 9999;
 8001414:	4b14      	ldr	r3, [pc, #80]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001416:	f242 720f 	movw	r2, #9999	; 0x270f
 800141a:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800141c:	4b12      	ldr	r3, [pc, #72]	; (8001468 <MX_TIM9_Init+0x6c>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 9999;
 8001422:	4b11      	ldr	r3, [pc, #68]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001424:	f242 720f 	movw	r2, #9999	; 0x270f
 8001428:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <MX_TIM9_Init+0x6c>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001430:	4b0d      	ldr	r3, [pc, #52]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001436:	480c      	ldr	r0, [pc, #48]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001438:	f002 f9a6 	bl	8003788 <HAL_TIM_Base_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8001442:	f000 f92b 	bl	800169c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001446:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800144a:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800144c:	463b      	mov	r3, r7
 800144e:	4619      	mov	r1, r3
 8001450:	4805      	ldr	r0, [pc, #20]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001452:	f002 fd79 	bl	8003f48 <HAL_TIM_ConfigClockSource>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 800145c:	f000 f91e 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001460:	bf00      	nop
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	200006b0 	.word	0x200006b0
 800146c:	40014000 	.word	0x40014000

08001470 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001474:	4b11      	ldr	r3, [pc, #68]	; (80014bc <MX_USART1_UART_Init+0x4c>)
 8001476:	4a12      	ldr	r2, [pc, #72]	; (80014c0 <MX_USART1_UART_Init+0x50>)
 8001478:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800147a:	4b10      	ldr	r3, [pc, #64]	; (80014bc <MX_USART1_UART_Init+0x4c>)
 800147c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001480:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <MX_USART1_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <MX_USART1_UART_Init+0x4c>)
 800148a:	2200      	movs	r2, #0
 800148c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800148e:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <MX_USART1_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001494:	4b09      	ldr	r3, [pc, #36]	; (80014bc <MX_USART1_UART_Init+0x4c>)
 8001496:	220c      	movs	r2, #12
 8001498:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800149a:	4b08      	ldr	r3, [pc, #32]	; (80014bc <MX_USART1_UART_Init+0x4c>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a0:	4b06      	ldr	r3, [pc, #24]	; (80014bc <MX_USART1_UART_Init+0x4c>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <MX_USART1_UART_Init+0x4c>)
 80014a8:	f003 f996 	bl	80047d8 <HAL_UART_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014b2:	f000 f8f3 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	2000066c 	.word	0x2000066c
 80014c0:	40011000 	.word	0x40011000

080014c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014c8:	4b11      	ldr	r3, [pc, #68]	; (8001510 <MX_USART2_UART_Init+0x4c>)
 80014ca:	4a12      	ldr	r2, [pc, #72]	; (8001514 <MX_USART2_UART_Init+0x50>)
 80014cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014ce:	4b10      	ldr	r3, [pc, #64]	; (8001510 <MX_USART2_UART_Init+0x4c>)
 80014d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014d6:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <MX_USART2_UART_Init+0x4c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014dc:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <MX_USART2_UART_Init+0x4c>)
 80014de:	2200      	movs	r2, #0
 80014e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014e2:	4b0b      	ldr	r3, [pc, #44]	; (8001510 <MX_USART2_UART_Init+0x4c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014e8:	4b09      	ldr	r3, [pc, #36]	; (8001510 <MX_USART2_UART_Init+0x4c>)
 80014ea:	220c      	movs	r2, #12
 80014ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ee:	4b08      	ldr	r3, [pc, #32]	; (8001510 <MX_USART2_UART_Init+0x4c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014f4:	4b06      	ldr	r3, [pc, #24]	; (8001510 <MX_USART2_UART_Init+0x4c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014fa:	4805      	ldr	r0, [pc, #20]	; (8001510 <MX_USART2_UART_Init+0x4c>)
 80014fc:	f003 f96c 	bl	80047d8 <HAL_UART_Init>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001506:	f000 f8c9 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200006f8 	.word	0x200006f8
 8001514:	40004400 	.word	0x40004400

08001518 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08a      	sub	sp, #40	; 0x28
 800151c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151e:	f107 0314 	add.w	r3, r7, #20
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
 800152c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	4b56      	ldr	r3, [pc, #344]	; (800168c <MX_GPIO_Init+0x174>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	4a55      	ldr	r2, [pc, #340]	; (800168c <MX_GPIO_Init+0x174>)
 8001538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800153c:	6313      	str	r3, [r2, #48]	; 0x30
 800153e:	4b53      	ldr	r3, [pc, #332]	; (800168c <MX_GPIO_Init+0x174>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	4b4f      	ldr	r3, [pc, #316]	; (800168c <MX_GPIO_Init+0x174>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	4a4e      	ldr	r2, [pc, #312]	; (800168c <MX_GPIO_Init+0x174>)
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	6313      	str	r3, [r2, #48]	; 0x30
 800155a:	4b4c      	ldr	r3, [pc, #304]	; (800168c <MX_GPIO_Init+0x174>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	4b48      	ldr	r3, [pc, #288]	; (800168c <MX_GPIO_Init+0x174>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a47      	ldr	r2, [pc, #284]	; (800168c <MX_GPIO_Init+0x174>)
 8001570:	f043 0302 	orr.w	r3, r3, #2
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b45      	ldr	r3, [pc, #276]	; (800168c <MX_GPIO_Init+0x174>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	607b      	str	r3, [r7, #4]
 8001586:	4b41      	ldr	r3, [pc, #260]	; (800168c <MX_GPIO_Init+0x174>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	4a40      	ldr	r2, [pc, #256]	; (800168c <MX_GPIO_Init+0x174>)
 800158c:	f043 0304 	orr.w	r3, r3, #4
 8001590:	6313      	str	r3, [r2, #48]	; 0x30
 8001592:	4b3e      	ldr	r3, [pc, #248]	; (800168c <MX_GPIO_Init+0x174>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	f003 0304 	and.w	r3, r3, #4
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_RS_Pin|OLED_DC_Pin, GPIO_PIN_RESET);
 800159e:	2200      	movs	r2, #0
 80015a0:	2112      	movs	r1, #18
 80015a2:	483b      	ldr	r0, [pc, #236]	; (8001690 <MX_GPIO_Init+0x178>)
 80015a4:	f000 fee6 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
 80015a8:	2200      	movs	r2, #0
 80015aa:	2104      	movs	r1, #4
 80015ac:	4839      	ldr	r0, [pc, #228]	; (8001694 <MX_GPIO_Init+0x17c>)
 80015ae:	f000 fee1 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TEMP_ADD_Pin|TEMP_ADU_Pin, GPIO_PIN_SET);
 80015b2:	2201      	movs	r2, #1
 80015b4:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80015b8:	4836      	ldr	r0, [pc, #216]	; (8001694 <MX_GPIO_Init+0x17c>)
 80015ba:	f000 fedb 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCFAN_GPIO_Port, DCFAN_Pin, GPIO_PIN_RESET);
 80015be:	2200      	movs	r2, #0
 80015c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015c4:	4834      	ldr	r0, [pc, #208]	; (8001698 <MX_GPIO_Init+0x180>)
 80015c6:	f000 fed5 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Motor2_Pin|Motor1_Pin|LAMP_Pin, GPIO_PIN_SET);
 80015ca:	2201      	movs	r2, #1
 80015cc:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 80015d0:	482f      	ldr	r0, [pc, #188]	; (8001690 <MX_GPIO_Init+0x178>)
 80015d2:	f000 fecf 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_RS_Pin OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_RS_Pin|OLED_DC_Pin;
 80015d6:	2312      	movs	r3, #18
 80015d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015da:	2301      	movs	r3, #1
 80015dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	4619      	mov	r1, r3
 80015ec:	4828      	ldr	r0, [pc, #160]	; (8001690 <MX_GPIO_Init+0x178>)
 80015ee:	f000 fd25 	bl	800203c <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_CS_Pin */
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 80015f2:	2304      	movs	r3, #4
 80015f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f6:	2301      	movs	r3, #1
 80015f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fe:	2300      	movs	r3, #0
 8001600:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	4619      	mov	r1, r3
 8001608:	4822      	ldr	r0, [pc, #136]	; (8001694 <MX_GPIO_Init+0x17c>)
 800160a:	f000 fd17 	bl	800203c <HAL_GPIO_Init>

  /*Configure GPIO pins : TEMP_ADD_Pin TEMP_ADU_Pin */
  GPIO_InitStruct.Pin = TEMP_ADD_Pin|TEMP_ADU_Pin;
 800160e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001614:	2301      	movs	r3, #1
 8001616:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161c:	2303      	movs	r3, #3
 800161e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	4619      	mov	r1, r3
 8001626:	481b      	ldr	r0, [pc, #108]	; (8001694 <MX_GPIO_Init+0x17c>)
 8001628:	f000 fd08 	bl	800203c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCFAN_Pin */
  GPIO_InitStruct.Pin = DCFAN_Pin;
 800162c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001632:	2311      	movs	r3, #17
 8001634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DCFAN_GPIO_Port, &GPIO_InitStruct);
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	4619      	mov	r1, r3
 8001644:	4814      	ldr	r0, [pc, #80]	; (8001698 <MX_GPIO_Init+0x180>)
 8001646:	f000 fcf9 	bl	800203c <HAL_GPIO_Init>

  /*Configure GPIO pins : Motor2_Pin Motor1_Pin LAMP_Pin */
  GPIO_InitStruct.Pin = Motor2_Pin|Motor1_Pin|LAMP_Pin;
 800164a:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 800164e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001650:	2311      	movs	r3, #17
 8001652:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001658:	2300      	movs	r3, #0
 800165a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	4619      	mov	r1, r3
 8001662:	480b      	ldr	r0, [pc, #44]	; (8001690 <MX_GPIO_Init+0x178>)
 8001664:	f000 fcea 	bl	800203c <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin SW3_Pin SW4_Pin
                           SW5_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin|SW4_Pin
 8001668:	f44f 734e 	mov.w	r3, #824	; 0x338
 800166c:	617b      	str	r3, [r7, #20]
                          |SW5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166e:	2300      	movs	r3, #0
 8001670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001672:	2301      	movs	r3, #1
 8001674:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001676:	f107 0314 	add.w	r3, r7, #20
 800167a:	4619      	mov	r1, r3
 800167c:	4805      	ldr	r0, [pc, #20]	; (8001694 <MX_GPIO_Init+0x17c>)
 800167e:	f000 fcdd 	bl	800203c <HAL_GPIO_Init>

}
 8001682:	bf00      	nop
 8001684:	3728      	adds	r7, #40	; 0x28
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40023800 	.word	0x40023800
 8001690:	40020000 	.word	0x40020000
 8001694:	40020400 	.word	0x40020400
 8001698:	40020800 	.word	0x40020800

0800169c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016a0:	b672      	cpsid	i
}
 80016a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a4:	e7fe      	b.n	80016a4 <Error_Handler+0x8>
	...

080016a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	607b      	str	r3, [r7, #4]
 80016b2:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <HAL_MspInit+0x4c>)
 80016b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b6:	4a0f      	ldr	r2, [pc, #60]	; (80016f4 <HAL_MspInit+0x4c>)
 80016b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016bc:	6453      	str	r3, [r2, #68]	; 0x44
 80016be:	4b0d      	ldr	r3, [pc, #52]	; (80016f4 <HAL_MspInit+0x4c>)
 80016c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	603b      	str	r3, [r7, #0]
 80016ce:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <HAL_MspInit+0x4c>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d2:	4a08      	ldr	r2, [pc, #32]	; (80016f4 <HAL_MspInit+0x4c>)
 80016d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d8:	6413      	str	r3, [r2, #64]	; 0x40
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <HAL_MspInit+0x4c>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800

080016f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08c      	sub	sp, #48	; 0x30
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 031c 	add.w	r3, r7, #28
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a42      	ldr	r2, [pc, #264]	; (8001820 <HAL_SPI_MspInit+0x128>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d12d      	bne.n	8001776 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	61bb      	str	r3, [r7, #24]
 800171e:	4b41      	ldr	r3, [pc, #260]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	4a40      	ldr	r2, [pc, #256]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 8001724:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001728:	6413      	str	r3, [r2, #64]	; 0x40
 800172a:	4b3e      	ldr	r3, [pc, #248]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001732:	61bb      	str	r3, [r7, #24]
 8001734:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	617b      	str	r3, [r7, #20]
 800173a:	4b3a      	ldr	r3, [pc, #232]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a39      	ldr	r2, [pc, #228]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 8001740:	f043 0302 	orr.w	r3, r3, #2
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b37      	ldr	r3, [pc, #220]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = OLED_SCK_Pin|OLED_MOSI_Pin;
 8001752:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001758:	2302      	movs	r3, #2
 800175a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001760:	2303      	movs	r3, #3
 8001762:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001764:	2305      	movs	r3, #5
 8001766:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001768:	f107 031c 	add.w	r3, r7, #28
 800176c:	4619      	mov	r1, r3
 800176e:	482e      	ldr	r0, [pc, #184]	; (8001828 <HAL_SPI_MspInit+0x130>)
 8001770:	f000 fc64 	bl	800203c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001774:	e050      	b.n	8001818 <HAL_SPI_MspInit+0x120>
  else if(hspi->Instance==SPI3)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a2c      	ldr	r2, [pc, #176]	; (800182c <HAL_SPI_MspInit+0x134>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d14b      	bne.n	8001818 <HAL_SPI_MspInit+0x120>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001780:	2300      	movs	r3, #0
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	4b27      	ldr	r3, [pc, #156]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 8001786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001788:	4a26      	ldr	r2, [pc, #152]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 800178a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800178e:	6413      	str	r3, [r2, #64]	; 0x40
 8001790:	4b24      	ldr	r3, [pc, #144]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 8001792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001794:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	4b20      	ldr	r3, [pc, #128]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 80017a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a4:	4a1f      	ldr	r2, [pc, #124]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 80017a6:	f043 0302 	orr.w	r3, r3, #2
 80017aa:	6313      	str	r3, [r2, #48]	; 0x30
 80017ac:	4b1d      	ldr	r3, [pc, #116]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 80017ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b0:	f003 0302 	and.w	r3, r3, #2
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b8:	2300      	movs	r3, #0
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	4b19      	ldr	r3, [pc, #100]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 80017be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c0:	4a18      	ldr	r2, [pc, #96]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 80017c2:	f043 0304 	orr.w	r3, r3, #4
 80017c6:	6313      	str	r3, [r2, #48]	; 0x30
 80017c8:	4b16      	ldr	r3, [pc, #88]	; (8001824 <HAL_SPI_MspInit+0x12c>)
 80017ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TEMP_SCK_Pin;
 80017d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017da:	2302      	movs	r3, #2
 80017dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017de:	2300      	movs	r3, #0
 80017e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e2:	2303      	movs	r3, #3
 80017e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80017e6:	2307      	movs	r3, #7
 80017e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TEMP_SCK_GPIO_Port, &GPIO_InitStruct);
 80017ea:	f107 031c 	add.w	r3, r7, #28
 80017ee:	4619      	mov	r1, r3
 80017f0:	480d      	ldr	r0, [pc, #52]	; (8001828 <HAL_SPI_MspInit+0x130>)
 80017f2:	f000 fc23 	bl	800203c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TEMP_SO_Pin;
 80017f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fc:	2302      	movs	r3, #2
 80017fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001804:	2303      	movs	r3, #3
 8001806:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001808:	2306      	movs	r3, #6
 800180a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TEMP_SO_GPIO_Port, &GPIO_InitStruct);
 800180c:	f107 031c 	add.w	r3, r7, #28
 8001810:	4619      	mov	r1, r3
 8001812:	4807      	ldr	r0, [pc, #28]	; (8001830 <HAL_SPI_MspInit+0x138>)
 8001814:	f000 fc12 	bl	800203c <HAL_GPIO_Init>
}
 8001818:	bf00      	nop
 800181a:	3730      	adds	r7, #48	; 0x30
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40003800 	.word	0x40003800
 8001824:	40023800 	.word	0x40023800
 8001828:	40020400 	.word	0x40020400
 800182c:	40003c00 	.word	0x40003c00
 8001830:	40020800 	.word	0x40020800

08001834 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a18      	ldr	r2, [pc, #96]	; (80018a4 <HAL_TIM_Base_MspInit+0x70>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d10e      	bne.n	8001864 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	4b17      	ldr	r3, [pc, #92]	; (80018a8 <HAL_TIM_Base_MspInit+0x74>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	4a16      	ldr	r2, [pc, #88]	; (80018a8 <HAL_TIM_Base_MspInit+0x74>)
 8001850:	f043 0302 	orr.w	r3, r3, #2
 8001854:	6413      	str	r3, [r2, #64]	; 0x40
 8001856:	4b14      	ldr	r3, [pc, #80]	; (80018a8 <HAL_TIM_Base_MspInit+0x74>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001862:	e01a      	b.n	800189a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM9)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a10      	ldr	r2, [pc, #64]	; (80018ac <HAL_TIM_Base_MspInit+0x78>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d115      	bne.n	800189a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	4b0d      	ldr	r3, [pc, #52]	; (80018a8 <HAL_TIM_Base_MspInit+0x74>)
 8001874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001876:	4a0c      	ldr	r2, [pc, #48]	; (80018a8 <HAL_TIM_Base_MspInit+0x74>)
 8001878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800187c:	6453      	str	r3, [r2, #68]	; 0x44
 800187e:	4b0a      	ldr	r3, [pc, #40]	; (80018a8 <HAL_TIM_Base_MspInit+0x74>)
 8001880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001882:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001886:	60bb      	str	r3, [r7, #8]
 8001888:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	2018      	movs	r0, #24
 8001890:	f000 fb9d 	bl	8001fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001894:	2018      	movs	r0, #24
 8001896:	f000 fbb6 	bl	8002006 <HAL_NVIC_EnableIRQ>
}
 800189a:	bf00      	nop
 800189c:	3710      	adds	r7, #16
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40000400 	.word	0x40000400
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40014000 	.word	0x40014000

080018b0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a0b      	ldr	r2, [pc, #44]	; (80018ec <HAL_TIM_PWM_MspInit+0x3c>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d10d      	bne.n	80018de <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <HAL_TIM_PWM_MspInit+0x40>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	4a09      	ldr	r2, [pc, #36]	; (80018f0 <HAL_TIM_PWM_MspInit+0x40>)
 80018cc:	f043 0304 	orr.w	r3, r3, #4
 80018d0:	6413      	str	r3, [r2, #64]	; 0x40
 80018d2:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <HAL_TIM_PWM_MspInit+0x40>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d6:	f003 0304 	and.w	r3, r3, #4
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80018de:	bf00      	nop
 80018e0:	3714      	adds	r7, #20
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40000800 	.word	0x40000800
 80018f0:	40023800 	.word	0x40023800

080018f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08a      	sub	sp, #40	; 0x28
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a24      	ldr	r2, [pc, #144]	; (80019a4 <HAL_TIM_MspPostInit+0xb0>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d11f      	bne.n	8001956 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	613b      	str	r3, [r7, #16]
 800191a:	4b23      	ldr	r3, [pc, #140]	; (80019a8 <HAL_TIM_MspPostInit+0xb4>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	4a22      	ldr	r2, [pc, #136]	; (80019a8 <HAL_TIM_MspPostInit+0xb4>)
 8001920:	f043 0304 	orr.w	r3, r3, #4
 8001924:	6313      	str	r3, [r2, #48]	; 0x30
 8001926:	4b20      	ldr	r3, [pc, #128]	; (80019a8 <HAL_TIM_MspPostInit+0xb4>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	f003 0304 	and.w	r3, r3, #4
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = Heater_Bottom_Pin|Heater_Top_Pin;
 8001932:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001936:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001938:	2312      	movs	r3, #18
 800193a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001944:	2302      	movs	r3, #2
 8001946:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	4619      	mov	r1, r3
 800194e:	4817      	ldr	r0, [pc, #92]	; (80019ac <HAL_TIM_MspPostInit+0xb8>)
 8001950:	f000 fb74 	bl	800203c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001954:	e022      	b.n	800199c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a15      	ldr	r2, [pc, #84]	; (80019b0 <HAL_TIM_MspPostInit+0xbc>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d11d      	bne.n	800199c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001960:	2300      	movs	r3, #0
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <HAL_TIM_MspPostInit+0xb4>)
 8001966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001968:	4a0f      	ldr	r2, [pc, #60]	; (80019a8 <HAL_TIM_MspPostInit+0xb4>)
 800196a:	f043 0302 	orr.w	r3, r3, #2
 800196e:	6313      	str	r3, [r2, #48]	; 0x30
 8001970:	4b0d      	ldr	r3, [pc, #52]	; (80019a8 <HAL_TIM_MspPostInit+0xb4>)
 8001972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001974:	f003 0302 	and.w	r3, r3, #2
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LEDR_Pin|LEDB_Pin;
 800197c:	23c0      	movs	r3, #192	; 0xc0
 800197e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001980:	2302      	movs	r3, #2
 8001982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001988:	2303      	movs	r3, #3
 800198a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800198c:	2302      	movs	r3, #2
 800198e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	4619      	mov	r1, r3
 8001996:	4807      	ldr	r0, [pc, #28]	; (80019b4 <HAL_TIM_MspPostInit+0xc0>)
 8001998:	f000 fb50 	bl	800203c <HAL_GPIO_Init>
}
 800199c:	bf00      	nop
 800199e:	3728      	adds	r7, #40	; 0x28
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40000400 	.word	0x40000400
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40020800 	.word	0x40020800
 80019b0:	40000800 	.word	0x40000800
 80019b4:	40020400 	.word	0x40020400

080019b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08c      	sub	sp, #48	; 0x30
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 031c 	add.w	r3, r7, #28
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a32      	ldr	r2, [pc, #200]	; (8001aa0 <HAL_UART_MspInit+0xe8>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d12d      	bne.n	8001a36 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	61bb      	str	r3, [r7, #24]
 80019de:	4b31      	ldr	r3, [pc, #196]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 80019e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e2:	4a30      	ldr	r2, [pc, #192]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 80019e4:	f043 0310 	orr.w	r3, r3, #16
 80019e8:	6453      	str	r3, [r2, #68]	; 0x44
 80019ea:	4b2e      	ldr	r3, [pc, #184]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 80019ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ee:	f003 0310 	and.w	r3, r3, #16
 80019f2:	61bb      	str	r3, [r7, #24]
 80019f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]
 80019fa:	4b2a      	ldr	r3, [pc, #168]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a29      	ldr	r2, [pc, #164]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b27      	ldr	r3, [pc, #156]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	617b      	str	r3, [r7, #20]
 8001a10:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8001a12:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001a16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a20:	2303      	movs	r3, #3
 8001a22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a24:	2307      	movs	r3, #7
 8001a26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a28:	f107 031c 	add.w	r3, r7, #28
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	481e      	ldr	r0, [pc, #120]	; (8001aa8 <HAL_UART_MspInit+0xf0>)
 8001a30:	f000 fb04 	bl	800203c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a34:	e030      	b.n	8001a98 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a1c      	ldr	r2, [pc, #112]	; (8001aac <HAL_UART_MspInit+0xf4>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d12b      	bne.n	8001a98 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a40:	2300      	movs	r3, #0
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 8001a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a48:	4a16      	ldr	r2, [pc, #88]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 8001a4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a50:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 8001a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 8001a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a64:	4a0f      	ldr	r2, [pc, #60]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 8001a66:	f043 0301 	orr.w	r3, r3, #1
 8001a6a:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6c:	4b0d      	ldr	r3, [pc, #52]	; (8001aa4 <HAL_UART_MspInit+0xec>)
 8001a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a70:	f003 0301 	and.w	r3, r3, #1
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a78:	230c      	movs	r3, #12
 8001a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a84:	2303      	movs	r3, #3
 8001a86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a88:	2307      	movs	r3, #7
 8001a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8c:	f107 031c 	add.w	r3, r7, #28
 8001a90:	4619      	mov	r1, r3
 8001a92:	4805      	ldr	r0, [pc, #20]	; (8001aa8 <HAL_UART_MspInit+0xf0>)
 8001a94:	f000 fad2 	bl	800203c <HAL_GPIO_Init>
}
 8001a98:	bf00      	nop
 8001a9a:	3730      	adds	r7, #48	; 0x30
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40011000 	.word	0x40011000
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40020000 	.word	0x40020000
 8001aac:	40004400 	.word	0x40004400

08001ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ab4:	e7fe      	b.n	8001ab4 <NMI_Handler+0x4>

08001ab6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aba:	e7fe      	b.n	8001aba <HardFault_Handler+0x4>

08001abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac0:	e7fe      	b.n	8001ac0 <MemManage_Handler+0x4>

08001ac2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ac6:	e7fe      	b.n	8001ac6 <BusFault_Handler+0x4>

08001ac8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001acc:	e7fe      	b.n	8001acc <UsageFault_Handler+0x4>

08001ace <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  Systick_Sensor_IRQ();
 8001afc:	f005 fa98 	bl	8007030 <Systick_Sensor_IRQ>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b00:	f000 f946 	bl	8001d90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
  HeaterControl_TIM9_IRQ();
 8001b0c:	f005 f8b0 	bl	8006c70 <HeaterControl_TIM9_IRQ>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8001b10:	4802      	ldr	r0, [pc, #8]	; (8001b1c <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8001b12:	f002 f84f 	bl	8003bb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	200006b0 	.word	0x200006b0

08001b20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
	return 1;
 8001b24:	2301      	movs	r3, #1
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <_kill>:

int _kill(int pid, int sig)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b3a:	f006 fc55 	bl	80083e8 <__errno>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2216      	movs	r2, #22
 8001b42:	601a      	str	r2, [r3, #0]
	return -1;
 8001b44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <_exit>:

void _exit (int status)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b58:	f04f 31ff 	mov.w	r1, #4294967295
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff ffe7 	bl	8001b30 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b62:	e7fe      	b.n	8001b62 <_exit+0x12>

08001b64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]
 8001b74:	e00a      	b.n	8001b8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b76:	f3af 8000 	nop.w
 8001b7a:	4601      	mov	r1, r0
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	1c5a      	adds	r2, r3, #1
 8001b80:	60ba      	str	r2, [r7, #8]
 8001b82:	b2ca      	uxtb	r2, r1
 8001b84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	697a      	ldr	r2, [r7, #20]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	dbf0      	blt.n	8001b76 <_read+0x12>
	}

return len;
 8001b94:	687b      	ldr	r3, [r7, #4]
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <_close>:
	}
	return len;
}

int _close(int file)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	b083      	sub	sp, #12
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
	return -1;
 8001ba6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
 8001bbe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bc6:	605a      	str	r2, [r3, #4]
	return 0;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <_isatty>:

int _isatty(int file)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
	return 1;
 8001bde:	2301      	movs	r3, #1
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
	return 0;
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3714      	adds	r7, #20
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
	...

08001c08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c10:	4a14      	ldr	r2, [pc, #80]	; (8001c64 <_sbrk+0x5c>)
 8001c12:	4b15      	ldr	r3, [pc, #84]	; (8001c68 <_sbrk+0x60>)
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c1c:	4b13      	ldr	r3, [pc, #76]	; (8001c6c <_sbrk+0x64>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d102      	bne.n	8001c2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c24:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <_sbrk+0x64>)
 8001c26:	4a12      	ldr	r2, [pc, #72]	; (8001c70 <_sbrk+0x68>)
 8001c28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c2a:	4b10      	ldr	r3, [pc, #64]	; (8001c6c <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d207      	bcs.n	8001c48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c38:	f006 fbd6 	bl	80083e8 <__errno>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	220c      	movs	r2, #12
 8001c40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c42:	f04f 33ff 	mov.w	r3, #4294967295
 8001c46:	e009      	b.n	8001c5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c48:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <_sbrk+0x64>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c4e:	4b07      	ldr	r3, [pc, #28]	; (8001c6c <_sbrk+0x64>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4413      	add	r3, r2
 8001c56:	4a05      	ldr	r2, [pc, #20]	; (8001c6c <_sbrk+0x64>)
 8001c58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3718      	adds	r7, #24
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20020000 	.word	0x20020000
 8001c68:	00000400 	.word	0x00000400
 8001c6c:	200004fc 	.word	0x200004fc
 8001c70:	20000760 	.word	0x20000760

08001c74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c78:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <SystemInit+0x20>)
 8001c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c7e:	4a05      	ldr	r2, [pc, #20]	; (8001c94 <SystemInit+0x20>)
 8001c80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	e000ed00 	.word	0xe000ed00

08001c98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cd0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c9c:	480d      	ldr	r0, [pc, #52]	; (8001cd4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c9e:	490e      	ldr	r1, [pc, #56]	; (8001cd8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ca0:	4a0e      	ldr	r2, [pc, #56]	; (8001cdc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ca2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ca4:	e002      	b.n	8001cac <LoopCopyDataInit>

08001ca6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ca6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ca8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001caa:	3304      	adds	r3, #4

08001cac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cb0:	d3f9      	bcc.n	8001ca6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cb2:	4a0b      	ldr	r2, [pc, #44]	; (8001ce0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001cb4:	4c0b      	ldr	r4, [pc, #44]	; (8001ce4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001cb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cb8:	e001      	b.n	8001cbe <LoopFillZerobss>

08001cba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cbc:	3204      	adds	r2, #4

08001cbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cc0:	d3fb      	bcc.n	8001cba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001cc2:	f7ff ffd7 	bl	8001c74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cc6:	f006 fb95 	bl	80083f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cca:	f7ff f97b 	bl	8000fc4 <main>
  bx  lr    
 8001cce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cd8:	200004e0 	.word	0x200004e0
  ldr r2, =_sidata
 8001cdc:	0800ba7c 	.word	0x0800ba7c
  ldr r2, =_sbss
 8001ce0:	200004e0 	.word	0x200004e0
  ldr r4, =_ebss
 8001ce4:	20000760 	.word	0x20000760

08001ce8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ce8:	e7fe      	b.n	8001ce8 <ADC_IRQHandler>
	...

08001cec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cf0:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <HAL_Init+0x40>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a0d      	ldr	r2, [pc, #52]	; (8001d2c <HAL_Init+0x40>)
 8001cf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cfc:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <HAL_Init+0x40>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a0a      	ldr	r2, [pc, #40]	; (8001d2c <HAL_Init+0x40>)
 8001d02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d08:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <HAL_Init+0x40>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a07      	ldr	r2, [pc, #28]	; (8001d2c <HAL_Init+0x40>)
 8001d0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d14:	2003      	movs	r0, #3
 8001d16:	f000 f94f 	bl	8001fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d1a:	200f      	movs	r0, #15
 8001d1c:	f000 f808 	bl	8001d30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d20:	f7ff fcc2 	bl	80016a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40023c00 	.word	0x40023c00

08001d30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d38:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <HAL_InitTick+0x54>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4b12      	ldr	r3, [pc, #72]	; (8001d88 <HAL_InitTick+0x58>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	4619      	mov	r1, r3
 8001d42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f000 f967 	bl	8002022 <HAL_SYSTICK_Config>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e00e      	b.n	8001d7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2b0f      	cmp	r3, #15
 8001d62:	d80a      	bhi.n	8001d7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d64:	2200      	movs	r2, #0
 8001d66:	6879      	ldr	r1, [r7, #4]
 8001d68:	f04f 30ff 	mov.w	r0, #4294967295
 8001d6c:	f000 f92f 	bl	8001fce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d70:	4a06      	ldr	r2, [pc, #24]	; (8001d8c <HAL_InitTick+0x5c>)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d76:	2300      	movs	r3, #0
 8001d78:	e000      	b.n	8001d7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000000 	.word	0x20000000
 8001d88:	20000008 	.word	0x20000008
 8001d8c:	20000004 	.word	0x20000004

08001d90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d94:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <HAL_IncTick+0x20>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <HAL_IncTick+0x24>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4413      	add	r3, r2
 8001da0:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <HAL_IncTick+0x24>)
 8001da2:	6013      	str	r3, [r2, #0]
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	20000008 	.word	0x20000008
 8001db4:	20000740 	.word	0x20000740

08001db8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return uwTick;
 8001dbc:	4b03      	ldr	r3, [pc, #12]	; (8001dcc <HAL_GetTick+0x14>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	20000740 	.word	0x20000740

08001dd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dd8:	f7ff ffee 	bl	8001db8 <HAL_GetTick>
 8001ddc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001de8:	d005      	beq.n	8001df6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dea:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <HAL_Delay+0x44>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	461a      	mov	r2, r3
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	4413      	add	r3, r2
 8001df4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001df6:	bf00      	nop
 8001df8:	f7ff ffde 	bl	8001db8 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	68fa      	ldr	r2, [r7, #12]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d8f7      	bhi.n	8001df8 <HAL_Delay+0x28>
  {
  }
}
 8001e08:	bf00      	nop
 8001e0a:	bf00      	nop
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000008 	.word	0x20000008

08001e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f003 0307 	and.w	r3, r3, #7
 8001e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e28:	4b0c      	ldr	r3, [pc, #48]	; (8001e5c <__NVIC_SetPriorityGrouping+0x44>)
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e2e:	68ba      	ldr	r2, [r7, #8]
 8001e30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e34:	4013      	ands	r3, r2
 8001e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e4a:	4a04      	ldr	r2, [pc, #16]	; (8001e5c <__NVIC_SetPriorityGrouping+0x44>)
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	60d3      	str	r3, [r2, #12]
}
 8001e50:	bf00      	nop
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e64:	4b04      	ldr	r3, [pc, #16]	; (8001e78 <__NVIC_GetPriorityGrouping+0x18>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	0a1b      	lsrs	r3, r3, #8
 8001e6a:	f003 0307 	and.w	r3, r3, #7
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000ed00 	.word	0xe000ed00

08001e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	db0b      	blt.n	8001ea6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e8e:	79fb      	ldrb	r3, [r7, #7]
 8001e90:	f003 021f 	and.w	r2, r3, #31
 8001e94:	4907      	ldr	r1, [pc, #28]	; (8001eb4 <__NVIC_EnableIRQ+0x38>)
 8001e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9a:	095b      	lsrs	r3, r3, #5
 8001e9c:	2001      	movs	r0, #1
 8001e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ea6:	bf00      	nop
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	e000e100 	.word	0xe000e100

08001eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	6039      	str	r1, [r7, #0]
 8001ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	db0a      	blt.n	8001ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	490c      	ldr	r1, [pc, #48]	; (8001f04 <__NVIC_SetPriority+0x4c>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	0112      	lsls	r2, r2, #4
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	440b      	add	r3, r1
 8001edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ee0:	e00a      	b.n	8001ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	4908      	ldr	r1, [pc, #32]	; (8001f08 <__NVIC_SetPriority+0x50>)
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	3b04      	subs	r3, #4
 8001ef0:	0112      	lsls	r2, r2, #4
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	761a      	strb	r2, [r3, #24]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	e000e100 	.word	0xe000e100
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b089      	sub	sp, #36	; 0x24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f1c3 0307 	rsb	r3, r3, #7
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	bf28      	it	cs
 8001f2a:	2304      	movcs	r3, #4
 8001f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	3304      	adds	r3, #4
 8001f32:	2b06      	cmp	r3, #6
 8001f34:	d902      	bls.n	8001f3c <NVIC_EncodePriority+0x30>
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	3b03      	subs	r3, #3
 8001f3a:	e000      	b.n	8001f3e <NVIC_EncodePriority+0x32>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f40:	f04f 32ff 	mov.w	r2, #4294967295
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43da      	mvns	r2, r3
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	401a      	ands	r2, r3
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f54:	f04f 31ff 	mov.w	r1, #4294967295
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5e:	43d9      	mvns	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	4313      	orrs	r3, r2
         );
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3724      	adds	r7, #36	; 0x24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
	...

08001f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f84:	d301      	bcc.n	8001f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f86:	2301      	movs	r3, #1
 8001f88:	e00f      	b.n	8001faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f8a:	4a0a      	ldr	r2, [pc, #40]	; (8001fb4 <SysTick_Config+0x40>)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f92:	210f      	movs	r1, #15
 8001f94:	f04f 30ff 	mov.w	r0, #4294967295
 8001f98:	f7ff ff8e 	bl	8001eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f9c:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <SysTick_Config+0x40>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fa2:	4b04      	ldr	r3, [pc, #16]	; (8001fb4 <SysTick_Config+0x40>)
 8001fa4:	2207      	movs	r2, #7
 8001fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	e000e010 	.word	0xe000e010

08001fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff ff29 	bl	8001e18 <__NVIC_SetPriorityGrouping>
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b086      	sub	sp, #24
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	60b9      	str	r1, [r7, #8]
 8001fd8:	607a      	str	r2, [r7, #4]
 8001fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fe0:	f7ff ff3e 	bl	8001e60 <__NVIC_GetPriorityGrouping>
 8001fe4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	68b9      	ldr	r1, [r7, #8]
 8001fea:	6978      	ldr	r0, [r7, #20]
 8001fec:	f7ff ff8e 	bl	8001f0c <NVIC_EncodePriority>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff6:	4611      	mov	r1, r2
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff ff5d 	bl	8001eb8 <__NVIC_SetPriority>
}
 8001ffe:	bf00      	nop
 8002000:	3718      	adds	r7, #24
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	4603      	mov	r3, r0
 800200e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff ff31 	bl	8001e7c <__NVIC_EnableIRQ>
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ffa2 	bl	8001f74 <SysTick_Config>
 8002030:	4603      	mov	r3, r0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800203c:	b480      	push	{r7}
 800203e:	b089      	sub	sp, #36	; 0x24
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800204e:	2300      	movs	r3, #0
 8002050:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
 8002056:	e159      	b.n	800230c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002058:	2201      	movs	r2, #1
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	4013      	ands	r3, r2
 800206a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	429a      	cmp	r2, r3
 8002072:	f040 8148 	bne.w	8002306 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f003 0303 	and.w	r3, r3, #3
 800207e:	2b01      	cmp	r3, #1
 8002080:	d005      	beq.n	800208e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800208a:	2b02      	cmp	r3, #2
 800208c:	d130      	bne.n	80020f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	2203      	movs	r2, #3
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43db      	mvns	r3, r3
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	4013      	ands	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	68da      	ldr	r2, [r3, #12]
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020c4:	2201      	movs	r2, #1
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4013      	ands	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	091b      	lsrs	r3, r3, #4
 80020da:	f003 0201 	and.w	r2, r3, #1
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f003 0303 	and.w	r3, r3, #3
 80020f8:	2b03      	cmp	r3, #3
 80020fa:	d017      	beq.n	800212c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	2203      	movs	r2, #3
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4013      	ands	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	4313      	orrs	r3, r2
 8002124:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 0303 	and.w	r3, r3, #3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d123      	bne.n	8002180 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	08da      	lsrs	r2, r3, #3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3208      	adds	r2, #8
 8002140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002144:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	f003 0307 	and.w	r3, r3, #7
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	220f      	movs	r2, #15
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43db      	mvns	r3, r3
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4013      	ands	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	691a      	ldr	r2, [r3, #16]
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	f003 0307 	and.w	r3, r3, #7
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4313      	orrs	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	08da      	lsrs	r2, r3, #3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	3208      	adds	r2, #8
 800217a:	69b9      	ldr	r1, [r7, #24]
 800217c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	2203      	movs	r2, #3
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 0203 	and.w	r2, r3, #3
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f000 80a2 	beq.w	8002306 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	4b57      	ldr	r3, [pc, #348]	; (8002324 <HAL_GPIO_Init+0x2e8>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ca:	4a56      	ldr	r2, [pc, #344]	; (8002324 <HAL_GPIO_Init+0x2e8>)
 80021cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021d0:	6453      	str	r3, [r2, #68]	; 0x44
 80021d2:	4b54      	ldr	r3, [pc, #336]	; (8002324 <HAL_GPIO_Init+0x2e8>)
 80021d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021de:	4a52      	ldr	r2, [pc, #328]	; (8002328 <HAL_GPIO_Init+0x2ec>)
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	089b      	lsrs	r3, r3, #2
 80021e4:	3302      	adds	r3, #2
 80021e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	f003 0303 	and.w	r3, r3, #3
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	220f      	movs	r2, #15
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4013      	ands	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a49      	ldr	r2, [pc, #292]	; (800232c <HAL_GPIO_Init+0x2f0>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d019      	beq.n	800223e <HAL_GPIO_Init+0x202>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a48      	ldr	r2, [pc, #288]	; (8002330 <HAL_GPIO_Init+0x2f4>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d013      	beq.n	800223a <HAL_GPIO_Init+0x1fe>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a47      	ldr	r2, [pc, #284]	; (8002334 <HAL_GPIO_Init+0x2f8>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d00d      	beq.n	8002236 <HAL_GPIO_Init+0x1fa>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a46      	ldr	r2, [pc, #280]	; (8002338 <HAL_GPIO_Init+0x2fc>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d007      	beq.n	8002232 <HAL_GPIO_Init+0x1f6>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a45      	ldr	r2, [pc, #276]	; (800233c <HAL_GPIO_Init+0x300>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d101      	bne.n	800222e <HAL_GPIO_Init+0x1f2>
 800222a:	2304      	movs	r3, #4
 800222c:	e008      	b.n	8002240 <HAL_GPIO_Init+0x204>
 800222e:	2307      	movs	r3, #7
 8002230:	e006      	b.n	8002240 <HAL_GPIO_Init+0x204>
 8002232:	2303      	movs	r3, #3
 8002234:	e004      	b.n	8002240 <HAL_GPIO_Init+0x204>
 8002236:	2302      	movs	r3, #2
 8002238:	e002      	b.n	8002240 <HAL_GPIO_Init+0x204>
 800223a:	2301      	movs	r3, #1
 800223c:	e000      	b.n	8002240 <HAL_GPIO_Init+0x204>
 800223e:	2300      	movs	r3, #0
 8002240:	69fa      	ldr	r2, [r7, #28]
 8002242:	f002 0203 	and.w	r2, r2, #3
 8002246:	0092      	lsls	r2, r2, #2
 8002248:	4093      	lsls	r3, r2
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4313      	orrs	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002250:	4935      	ldr	r1, [pc, #212]	; (8002328 <HAL_GPIO_Init+0x2ec>)
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	089b      	lsrs	r3, r3, #2
 8002256:	3302      	adds	r3, #2
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800225e:	4b38      	ldr	r3, [pc, #224]	; (8002340 <HAL_GPIO_Init+0x304>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	43db      	mvns	r3, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4013      	ands	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	4313      	orrs	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002282:	4a2f      	ldr	r2, [pc, #188]	; (8002340 <HAL_GPIO_Init+0x304>)
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002288:	4b2d      	ldr	r3, [pc, #180]	; (8002340 <HAL_GPIO_Init+0x304>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	43db      	mvns	r3, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4013      	ands	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d003      	beq.n	80022ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022ac:	4a24      	ldr	r2, [pc, #144]	; (8002340 <HAL_GPIO_Init+0x304>)
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022b2:	4b23      	ldr	r3, [pc, #140]	; (8002340 <HAL_GPIO_Init+0x304>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	43db      	mvns	r3, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4013      	ands	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022d6:	4a1a      	ldr	r2, [pc, #104]	; (8002340 <HAL_GPIO_Init+0x304>)
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022dc:	4b18      	ldr	r3, [pc, #96]	; (8002340 <HAL_GPIO_Init+0x304>)
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	43db      	mvns	r3, r3
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4013      	ands	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d003      	beq.n	8002300 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002300:	4a0f      	ldr	r2, [pc, #60]	; (8002340 <HAL_GPIO_Init+0x304>)
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	3301      	adds	r3, #1
 800230a:	61fb      	str	r3, [r7, #28]
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	2b0f      	cmp	r3, #15
 8002310:	f67f aea2 	bls.w	8002058 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002314:	bf00      	nop
 8002316:	bf00      	nop
 8002318:	3724      	adds	r7, #36	; 0x24
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40023800 	.word	0x40023800
 8002328:	40013800 	.word	0x40013800
 800232c:	40020000 	.word	0x40020000
 8002330:	40020400 	.word	0x40020400
 8002334:	40020800 	.word	0x40020800
 8002338:	40020c00 	.word	0x40020c00
 800233c:	40021000 	.word	0x40021000
 8002340:	40013c00 	.word	0x40013c00

08002344 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	460b      	mov	r3, r1
 800234e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	691a      	ldr	r2, [r3, #16]
 8002354:	887b      	ldrh	r3, [r7, #2]
 8002356:	4013      	ands	r3, r2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d002      	beq.n	8002362 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800235c:	2301      	movs	r3, #1
 800235e:	73fb      	strb	r3, [r7, #15]
 8002360:	e001      	b.n	8002366 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002362:	2300      	movs	r3, #0
 8002364:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002366:	7bfb      	ldrb	r3, [r7, #15]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	807b      	strh	r3, [r7, #2]
 8002380:	4613      	mov	r3, r2
 8002382:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002384:	787b      	ldrb	r3, [r7, #1]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800238a:	887a      	ldrh	r2, [r7, #2]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002390:	e003      	b.n	800239a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002392:	887b      	ldrh	r3, [r7, #2]
 8002394:	041a      	lsls	r2, r3, #16
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	619a      	str	r2, [r3, #24]
}
 800239a:	bf00      	nop
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
	...

080023a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d101      	bne.n	80023ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e264      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d075      	beq.n	80024b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023c6:	4ba3      	ldr	r3, [pc, #652]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 030c 	and.w	r3, r3, #12
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	d00c      	beq.n	80023ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023d2:	4ba0      	ldr	r3, [pc, #640]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023da:	2b08      	cmp	r3, #8
 80023dc:	d112      	bne.n	8002404 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023de:	4b9d      	ldr	r3, [pc, #628]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023ea:	d10b      	bne.n	8002404 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ec:	4b99      	ldr	r3, [pc, #612]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d05b      	beq.n	80024b0 <HAL_RCC_OscConfig+0x108>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d157      	bne.n	80024b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e23f      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800240c:	d106      	bne.n	800241c <HAL_RCC_OscConfig+0x74>
 800240e:	4b91      	ldr	r3, [pc, #580]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a90      	ldr	r2, [pc, #576]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	e01d      	b.n	8002458 <HAL_RCC_OscConfig+0xb0>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002424:	d10c      	bne.n	8002440 <HAL_RCC_OscConfig+0x98>
 8002426:	4b8b      	ldr	r3, [pc, #556]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a8a      	ldr	r2, [pc, #552]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 800242c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002430:	6013      	str	r3, [r2, #0]
 8002432:	4b88      	ldr	r3, [pc, #544]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a87      	ldr	r2, [pc, #540]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	e00b      	b.n	8002458 <HAL_RCC_OscConfig+0xb0>
 8002440:	4b84      	ldr	r3, [pc, #528]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a83      	ldr	r2, [pc, #524]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800244a:	6013      	str	r3, [r2, #0]
 800244c:	4b81      	ldr	r3, [pc, #516]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a80      	ldr	r2, [pc, #512]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002452:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002456:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d013      	beq.n	8002488 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002460:	f7ff fcaa 	bl	8001db8 <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002468:	f7ff fca6 	bl	8001db8 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b64      	cmp	r3, #100	; 0x64
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e204      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800247a:	4b76      	ldr	r3, [pc, #472]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d0f0      	beq.n	8002468 <HAL_RCC_OscConfig+0xc0>
 8002486:	e014      	b.n	80024b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002488:	f7ff fc96 	bl	8001db8 <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002490:	f7ff fc92 	bl	8001db8 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b64      	cmp	r3, #100	; 0x64
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e1f0      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024a2:	4b6c      	ldr	r3, [pc, #432]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f0      	bne.n	8002490 <HAL_RCC_OscConfig+0xe8>
 80024ae:	e000      	b.n	80024b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d063      	beq.n	8002586 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024be:	4b65      	ldr	r3, [pc, #404]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f003 030c 	and.w	r3, r3, #12
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00b      	beq.n	80024e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024ca:	4b62      	ldr	r3, [pc, #392]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024d2:	2b08      	cmp	r3, #8
 80024d4:	d11c      	bne.n	8002510 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024d6:	4b5f      	ldr	r3, [pc, #380]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d116      	bne.n	8002510 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024e2:	4b5c      	ldr	r3, [pc, #368]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d005      	beq.n	80024fa <HAL_RCC_OscConfig+0x152>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d001      	beq.n	80024fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e1c4      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024fa:	4b56      	ldr	r3, [pc, #344]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	4952      	ldr	r1, [pc, #328]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 800250a:	4313      	orrs	r3, r2
 800250c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800250e:	e03a      	b.n	8002586 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d020      	beq.n	800255a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002518:	4b4f      	ldr	r3, [pc, #316]	; (8002658 <HAL_RCC_OscConfig+0x2b0>)
 800251a:	2201      	movs	r2, #1
 800251c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251e:	f7ff fc4b 	bl	8001db8 <HAL_GetTick>
 8002522:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002524:	e008      	b.n	8002538 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002526:	f7ff fc47 	bl	8001db8 <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	2b02      	cmp	r3, #2
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e1a5      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002538:	4b46      	ldr	r3, [pc, #280]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0f0      	beq.n	8002526 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002544:	4b43      	ldr	r3, [pc, #268]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	691b      	ldr	r3, [r3, #16]
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4940      	ldr	r1, [pc, #256]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002554:	4313      	orrs	r3, r2
 8002556:	600b      	str	r3, [r1, #0]
 8002558:	e015      	b.n	8002586 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800255a:	4b3f      	ldr	r3, [pc, #252]	; (8002658 <HAL_RCC_OscConfig+0x2b0>)
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002560:	f7ff fc2a 	bl	8001db8 <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002568:	f7ff fc26 	bl	8001db8 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e184      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800257a:	4b36      	ldr	r3, [pc, #216]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1f0      	bne.n	8002568 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b00      	cmp	r3, #0
 8002590:	d030      	beq.n	80025f4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d016      	beq.n	80025c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800259a:	4b30      	ldr	r3, [pc, #192]	; (800265c <HAL_RCC_OscConfig+0x2b4>)
 800259c:	2201      	movs	r2, #1
 800259e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025a0:	f7ff fc0a 	bl	8001db8 <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025a8:	f7ff fc06 	bl	8001db8 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e164      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ba:	4b26      	ldr	r3, [pc, #152]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80025bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d0f0      	beq.n	80025a8 <HAL_RCC_OscConfig+0x200>
 80025c6:	e015      	b.n	80025f4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025c8:	4b24      	ldr	r3, [pc, #144]	; (800265c <HAL_RCC_OscConfig+0x2b4>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ce:	f7ff fbf3 	bl	8001db8 <HAL_GetTick>
 80025d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025d4:	e008      	b.n	80025e8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025d6:	f7ff fbef 	bl	8001db8 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e14d      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025e8:	4b1a      	ldr	r3, [pc, #104]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 80025ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1f0      	bne.n	80025d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f000 80a0 	beq.w	8002742 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002602:	2300      	movs	r3, #0
 8002604:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002606:	4b13      	ldr	r3, [pc, #76]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10f      	bne.n	8002632 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	4b0f      	ldr	r3, [pc, #60]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	4a0e      	ldr	r2, [pc, #56]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 800261c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002620:	6413      	str	r3, [r2, #64]	; 0x40
 8002622:	4b0c      	ldr	r3, [pc, #48]	; (8002654 <HAL_RCC_OscConfig+0x2ac>)
 8002624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262a:	60bb      	str	r3, [r7, #8]
 800262c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800262e:	2301      	movs	r3, #1
 8002630:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002632:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <HAL_RCC_OscConfig+0x2b8>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800263a:	2b00      	cmp	r3, #0
 800263c:	d121      	bne.n	8002682 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800263e:	4b08      	ldr	r3, [pc, #32]	; (8002660 <HAL_RCC_OscConfig+0x2b8>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a07      	ldr	r2, [pc, #28]	; (8002660 <HAL_RCC_OscConfig+0x2b8>)
 8002644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002648:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800264a:	f7ff fbb5 	bl	8001db8 <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002650:	e011      	b.n	8002676 <HAL_RCC_OscConfig+0x2ce>
 8002652:	bf00      	nop
 8002654:	40023800 	.word	0x40023800
 8002658:	42470000 	.word	0x42470000
 800265c:	42470e80 	.word	0x42470e80
 8002660:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002664:	f7ff fba8 	bl	8001db8 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e106      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002676:	4b85      	ldr	r3, [pc, #532]	; (800288c <HAL_RCC_OscConfig+0x4e4>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800267e:	2b00      	cmp	r3, #0
 8002680:	d0f0      	beq.n	8002664 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d106      	bne.n	8002698 <HAL_RCC_OscConfig+0x2f0>
 800268a:	4b81      	ldr	r3, [pc, #516]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 800268c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800268e:	4a80      	ldr	r2, [pc, #512]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 8002690:	f043 0301 	orr.w	r3, r3, #1
 8002694:	6713      	str	r3, [r2, #112]	; 0x70
 8002696:	e01c      	b.n	80026d2 <HAL_RCC_OscConfig+0x32a>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	2b05      	cmp	r3, #5
 800269e:	d10c      	bne.n	80026ba <HAL_RCC_OscConfig+0x312>
 80026a0:	4b7b      	ldr	r3, [pc, #492]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80026a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a4:	4a7a      	ldr	r2, [pc, #488]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80026a6:	f043 0304 	orr.w	r3, r3, #4
 80026aa:	6713      	str	r3, [r2, #112]	; 0x70
 80026ac:	4b78      	ldr	r3, [pc, #480]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80026ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026b0:	4a77      	ldr	r2, [pc, #476]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80026b2:	f043 0301 	orr.w	r3, r3, #1
 80026b6:	6713      	str	r3, [r2, #112]	; 0x70
 80026b8:	e00b      	b.n	80026d2 <HAL_RCC_OscConfig+0x32a>
 80026ba:	4b75      	ldr	r3, [pc, #468]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80026bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026be:	4a74      	ldr	r2, [pc, #464]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80026c0:	f023 0301 	bic.w	r3, r3, #1
 80026c4:	6713      	str	r3, [r2, #112]	; 0x70
 80026c6:	4b72      	ldr	r3, [pc, #456]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80026c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ca:	4a71      	ldr	r2, [pc, #452]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80026cc:	f023 0304 	bic.w	r3, r3, #4
 80026d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d015      	beq.n	8002706 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026da:	f7ff fb6d 	bl	8001db8 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026e0:	e00a      	b.n	80026f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026e2:	f7ff fb69 	bl	8001db8 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d901      	bls.n	80026f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e0c5      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f8:	4b65      	ldr	r3, [pc, #404]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80026fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d0ee      	beq.n	80026e2 <HAL_RCC_OscConfig+0x33a>
 8002704:	e014      	b.n	8002730 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002706:	f7ff fb57 	bl	8001db8 <HAL_GetTick>
 800270a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800270c:	e00a      	b.n	8002724 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800270e:	f7ff fb53 	bl	8001db8 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	f241 3288 	movw	r2, #5000	; 0x1388
 800271c:	4293      	cmp	r3, r2
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e0af      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002724:	4b5a      	ldr	r3, [pc, #360]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 8002726:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d1ee      	bne.n	800270e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002730:	7dfb      	ldrb	r3, [r7, #23]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d105      	bne.n	8002742 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002736:	4b56      	ldr	r3, [pc, #344]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	4a55      	ldr	r2, [pc, #340]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 800273c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002740:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 809b 	beq.w	8002882 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800274c:	4b50      	ldr	r3, [pc, #320]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 030c 	and.w	r3, r3, #12
 8002754:	2b08      	cmp	r3, #8
 8002756:	d05c      	beq.n	8002812 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	2b02      	cmp	r3, #2
 800275e:	d141      	bne.n	80027e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002760:	4b4c      	ldr	r3, [pc, #304]	; (8002894 <HAL_RCC_OscConfig+0x4ec>)
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002766:	f7ff fb27 	bl	8001db8 <HAL_GetTick>
 800276a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800276c:	e008      	b.n	8002780 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800276e:	f7ff fb23 	bl	8001db8 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e081      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002780:	4b43      	ldr	r3, [pc, #268]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1f0      	bne.n	800276e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	69da      	ldr	r2, [r3, #28]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a1b      	ldr	r3, [r3, #32]
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279a:	019b      	lsls	r3, r3, #6
 800279c:	431a      	orrs	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a2:	085b      	lsrs	r3, r3, #1
 80027a4:	3b01      	subs	r3, #1
 80027a6:	041b      	lsls	r3, r3, #16
 80027a8:	431a      	orrs	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ae:	061b      	lsls	r3, r3, #24
 80027b0:	4937      	ldr	r1, [pc, #220]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027b6:	4b37      	ldr	r3, [pc, #220]	; (8002894 <HAL_RCC_OscConfig+0x4ec>)
 80027b8:	2201      	movs	r2, #1
 80027ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027bc:	f7ff fafc 	bl	8001db8 <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027c4:	f7ff faf8 	bl	8001db8 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e056      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027d6:	4b2e      	ldr	r3, [pc, #184]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d0f0      	beq.n	80027c4 <HAL_RCC_OscConfig+0x41c>
 80027e2:	e04e      	b.n	8002882 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027e4:	4b2b      	ldr	r3, [pc, #172]	; (8002894 <HAL_RCC_OscConfig+0x4ec>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ea:	f7ff fae5 	bl	8001db8 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027f2:	f7ff fae1 	bl	8001db8 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e03f      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002804:	4b22      	ldr	r3, [pc, #136]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1f0      	bne.n	80027f2 <HAL_RCC_OscConfig+0x44a>
 8002810:	e037      	b.n	8002882 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	699b      	ldr	r3, [r3, #24]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d101      	bne.n	800281e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e032      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800281e:	4b1c      	ldr	r3, [pc, #112]	; (8002890 <HAL_RCC_OscConfig+0x4e8>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d028      	beq.n	800287e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002836:	429a      	cmp	r2, r3
 8002838:	d121      	bne.n	800287e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002844:	429a      	cmp	r2, r3
 8002846:	d11a      	bne.n	800287e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002848:	68fa      	ldr	r2, [r7, #12]
 800284a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800284e:	4013      	ands	r3, r2
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002854:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002856:	4293      	cmp	r3, r2
 8002858:	d111      	bne.n	800287e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002864:	085b      	lsrs	r3, r3, #1
 8002866:	3b01      	subs	r3, #1
 8002868:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800286a:	429a      	cmp	r2, r3
 800286c:	d107      	bne.n	800287e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002878:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800287a:	429a      	cmp	r2, r3
 800287c:	d001      	beq.n	8002882 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e000      	b.n	8002884 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3718      	adds	r7, #24
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40007000 	.word	0x40007000
 8002890:	40023800 	.word	0x40023800
 8002894:	42470060 	.word	0x42470060

08002898 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d101      	bne.n	80028ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e0cc      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028ac:	4b68      	ldr	r3, [pc, #416]	; (8002a50 <HAL_RCC_ClockConfig+0x1b8>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0307 	and.w	r3, r3, #7
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d90c      	bls.n	80028d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ba:	4b65      	ldr	r3, [pc, #404]	; (8002a50 <HAL_RCC_ClockConfig+0x1b8>)
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c2:	4b63      	ldr	r3, [pc, #396]	; (8002a50 <HAL_RCC_ClockConfig+0x1b8>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d001      	beq.n	80028d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e0b8      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d020      	beq.n	8002922 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0304 	and.w	r3, r3, #4
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d005      	beq.n	80028f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028ec:	4b59      	ldr	r3, [pc, #356]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	4a58      	ldr	r2, [pc, #352]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 80028f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80028f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0308 	and.w	r3, r3, #8
 8002900:	2b00      	cmp	r3, #0
 8002902:	d005      	beq.n	8002910 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002904:	4b53      	ldr	r3, [pc, #332]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	4a52      	ldr	r2, [pc, #328]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 800290a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800290e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002910:	4b50      	ldr	r3, [pc, #320]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	494d      	ldr	r1, [pc, #308]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 800291e:	4313      	orrs	r3, r2
 8002920:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d044      	beq.n	80029b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d107      	bne.n	8002946 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002936:	4b47      	ldr	r3, [pc, #284]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d119      	bne.n	8002976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e07f      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b02      	cmp	r3, #2
 800294c:	d003      	beq.n	8002956 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002952:	2b03      	cmp	r3, #3
 8002954:	d107      	bne.n	8002966 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002956:	4b3f      	ldr	r3, [pc, #252]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d109      	bne.n	8002976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e06f      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002966:	4b3b      	ldr	r3, [pc, #236]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e067      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002976:	4b37      	ldr	r3, [pc, #220]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f023 0203 	bic.w	r2, r3, #3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	4934      	ldr	r1, [pc, #208]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 8002984:	4313      	orrs	r3, r2
 8002986:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002988:	f7ff fa16 	bl	8001db8 <HAL_GetTick>
 800298c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800298e:	e00a      	b.n	80029a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002990:	f7ff fa12 	bl	8001db8 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	f241 3288 	movw	r2, #5000	; 0x1388
 800299e:	4293      	cmp	r3, r2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e04f      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029a6:	4b2b      	ldr	r3, [pc, #172]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 020c 	and.w	r2, r3, #12
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d1eb      	bne.n	8002990 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029b8:	4b25      	ldr	r3, [pc, #148]	; (8002a50 <HAL_RCC_ClockConfig+0x1b8>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0307 	and.w	r3, r3, #7
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d20c      	bcs.n	80029e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c6:	4b22      	ldr	r3, [pc, #136]	; (8002a50 <HAL_RCC_ClockConfig+0x1b8>)
 80029c8:	683a      	ldr	r2, [r7, #0]
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ce:	4b20      	ldr	r3, [pc, #128]	; (8002a50 <HAL_RCC_ClockConfig+0x1b8>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d001      	beq.n	80029e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e032      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d008      	beq.n	80029fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029ec:	4b19      	ldr	r3, [pc, #100]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	4916      	ldr	r1, [pc, #88]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d009      	beq.n	8002a1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a0a:	4b12      	ldr	r3, [pc, #72]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	00db      	lsls	r3, r3, #3
 8002a18:	490e      	ldr	r1, [pc, #56]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a1e:	f000 f821 	bl	8002a64 <HAL_RCC_GetSysClockFreq>
 8002a22:	4602      	mov	r2, r0
 8002a24:	4b0b      	ldr	r3, [pc, #44]	; (8002a54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	091b      	lsrs	r3, r3, #4
 8002a2a:	f003 030f 	and.w	r3, r3, #15
 8002a2e:	490a      	ldr	r1, [pc, #40]	; (8002a58 <HAL_RCC_ClockConfig+0x1c0>)
 8002a30:	5ccb      	ldrb	r3, [r1, r3]
 8002a32:	fa22 f303 	lsr.w	r3, r2, r3
 8002a36:	4a09      	ldr	r2, [pc, #36]	; (8002a5c <HAL_RCC_ClockConfig+0x1c4>)
 8002a38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a3a:	4b09      	ldr	r3, [pc, #36]	; (8002a60 <HAL_RCC_ClockConfig+0x1c8>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff f976 	bl	8001d30 <HAL_InitTick>

  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40023c00 	.word	0x40023c00
 8002a54:	40023800 	.word	0x40023800
 8002a58:	0800b674 	.word	0x0800b674
 8002a5c:	20000000 	.word	0x20000000
 8002a60:	20000004 	.word	0x20000004

08002a64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a64:	b5b0      	push	{r4, r5, r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	6079      	str	r1, [r7, #4]
 8002a6e:	2100      	movs	r1, #0
 8002a70:	60f9      	str	r1, [r7, #12]
 8002a72:	2100      	movs	r1, #0
 8002a74:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002a76:	2100      	movs	r1, #0
 8002a78:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a7a:	4952      	ldr	r1, [pc, #328]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002a7c:	6889      	ldr	r1, [r1, #8]
 8002a7e:	f001 010c 	and.w	r1, r1, #12
 8002a82:	2908      	cmp	r1, #8
 8002a84:	d00d      	beq.n	8002aa2 <HAL_RCC_GetSysClockFreq+0x3e>
 8002a86:	2908      	cmp	r1, #8
 8002a88:	f200 8094 	bhi.w	8002bb4 <HAL_RCC_GetSysClockFreq+0x150>
 8002a8c:	2900      	cmp	r1, #0
 8002a8e:	d002      	beq.n	8002a96 <HAL_RCC_GetSysClockFreq+0x32>
 8002a90:	2904      	cmp	r1, #4
 8002a92:	d003      	beq.n	8002a9c <HAL_RCC_GetSysClockFreq+0x38>
 8002a94:	e08e      	b.n	8002bb4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a96:	4b4c      	ldr	r3, [pc, #304]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0x164>)
 8002a98:	60bb      	str	r3, [r7, #8]
       break;
 8002a9a:	e08e      	b.n	8002bba <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a9c:	4b4b      	ldr	r3, [pc, #300]	; (8002bcc <HAL_RCC_GetSysClockFreq+0x168>)
 8002a9e:	60bb      	str	r3, [r7, #8]
      break;
 8002aa0:	e08b      	b.n	8002bba <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002aa2:	4948      	ldr	r1, [pc, #288]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002aa4:	6849      	ldr	r1, [r1, #4]
 8002aa6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002aaa:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002aac:	4945      	ldr	r1, [pc, #276]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002aae:	6849      	ldr	r1, [r1, #4]
 8002ab0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002ab4:	2900      	cmp	r1, #0
 8002ab6:	d024      	beq.n	8002b02 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ab8:	4942      	ldr	r1, [pc, #264]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002aba:	6849      	ldr	r1, [r1, #4]
 8002abc:	0989      	lsrs	r1, r1, #6
 8002abe:	4608      	mov	r0, r1
 8002ac0:	f04f 0100 	mov.w	r1, #0
 8002ac4:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002ac8:	f04f 0500 	mov.w	r5, #0
 8002acc:	ea00 0204 	and.w	r2, r0, r4
 8002ad0:	ea01 0305 	and.w	r3, r1, r5
 8002ad4:	493d      	ldr	r1, [pc, #244]	; (8002bcc <HAL_RCC_GetSysClockFreq+0x168>)
 8002ad6:	fb01 f003 	mul.w	r0, r1, r3
 8002ada:	2100      	movs	r1, #0
 8002adc:	fb01 f102 	mul.w	r1, r1, r2
 8002ae0:	1844      	adds	r4, r0, r1
 8002ae2:	493a      	ldr	r1, [pc, #232]	; (8002bcc <HAL_RCC_GetSysClockFreq+0x168>)
 8002ae4:	fba2 0101 	umull	r0, r1, r2, r1
 8002ae8:	1863      	adds	r3, r4, r1
 8002aea:	4619      	mov	r1, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	461a      	mov	r2, r3
 8002af0:	f04f 0300 	mov.w	r3, #0
 8002af4:	f7fe f8d0 	bl	8000c98 <__aeabi_uldivmod>
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	4613      	mov	r3, r2
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	e04a      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b02:	4b30      	ldr	r3, [pc, #192]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	099b      	lsrs	r3, r3, #6
 8002b08:	461a      	mov	r2, r3
 8002b0a:	f04f 0300 	mov.w	r3, #0
 8002b0e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002b12:	f04f 0100 	mov.w	r1, #0
 8002b16:	ea02 0400 	and.w	r4, r2, r0
 8002b1a:	ea03 0501 	and.w	r5, r3, r1
 8002b1e:	4620      	mov	r0, r4
 8002b20:	4629      	mov	r1, r5
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	f04f 0300 	mov.w	r3, #0
 8002b2a:	014b      	lsls	r3, r1, #5
 8002b2c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002b30:	0142      	lsls	r2, r0, #5
 8002b32:	4610      	mov	r0, r2
 8002b34:	4619      	mov	r1, r3
 8002b36:	1b00      	subs	r0, r0, r4
 8002b38:	eb61 0105 	sbc.w	r1, r1, r5
 8002b3c:	f04f 0200 	mov.w	r2, #0
 8002b40:	f04f 0300 	mov.w	r3, #0
 8002b44:	018b      	lsls	r3, r1, #6
 8002b46:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002b4a:	0182      	lsls	r2, r0, #6
 8002b4c:	1a12      	subs	r2, r2, r0
 8002b4e:	eb63 0301 	sbc.w	r3, r3, r1
 8002b52:	f04f 0000 	mov.w	r0, #0
 8002b56:	f04f 0100 	mov.w	r1, #0
 8002b5a:	00d9      	lsls	r1, r3, #3
 8002b5c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002b60:	00d0      	lsls	r0, r2, #3
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	1912      	adds	r2, r2, r4
 8002b68:	eb45 0303 	adc.w	r3, r5, r3
 8002b6c:	f04f 0000 	mov.w	r0, #0
 8002b70:	f04f 0100 	mov.w	r1, #0
 8002b74:	0299      	lsls	r1, r3, #10
 8002b76:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002b7a:	0290      	lsls	r0, r2, #10
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	4610      	mov	r0, r2
 8002b82:	4619      	mov	r1, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	461a      	mov	r2, r3
 8002b88:	f04f 0300 	mov.w	r3, #0
 8002b8c:	f7fe f884 	bl	8000c98 <__aeabi_uldivmod>
 8002b90:	4602      	mov	r2, r0
 8002b92:	460b      	mov	r3, r1
 8002b94:	4613      	mov	r3, r2
 8002b96:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b98:	4b0a      	ldr	r3, [pc, #40]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	0c1b      	lsrs	r3, r3, #16
 8002b9e:	f003 0303 	and.w	r3, r3, #3
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002ba8:	68fa      	ldr	r2, [r7, #12]
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb0:	60bb      	str	r3, [r7, #8]
      break;
 8002bb2:	e002      	b.n	8002bba <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002bb4:	4b04      	ldr	r3, [pc, #16]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0x164>)
 8002bb6:	60bb      	str	r3, [r7, #8]
      break;
 8002bb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bba:	68bb      	ldr	r3, [r7, #8]
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bdb0      	pop	{r4, r5, r7, pc}
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	00f42400 	.word	0x00f42400
 8002bcc:	017d7840 	.word	0x017d7840

08002bd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bd4:	4b03      	ldr	r3, [pc, #12]	; (8002be4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	20000000 	.word	0x20000000

08002be8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002bec:	f7ff fff0 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	4b05      	ldr	r3, [pc, #20]	; (8002c08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	0a9b      	lsrs	r3, r3, #10
 8002bf8:	f003 0307 	and.w	r3, r3, #7
 8002bfc:	4903      	ldr	r1, [pc, #12]	; (8002c0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bfe:	5ccb      	ldrb	r3, [r1, r3]
 8002c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40023800 	.word	0x40023800
 8002c0c:	0800b684 	.word	0x0800b684

08002c10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c14:	f7ff ffdc 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	4b05      	ldr	r3, [pc, #20]	; (8002c30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	0b5b      	lsrs	r3, r3, #13
 8002c20:	f003 0307 	and.w	r3, r3, #7
 8002c24:	4903      	ldr	r1, [pc, #12]	; (8002c34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c26:	5ccb      	ldrb	r3, [r1, r3]
 8002c28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	40023800 	.word	0x40023800
 8002c34:	0800b684 	.word	0x0800b684

08002c38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e07b      	b.n	8002d42 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d108      	bne.n	8002c64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c5a:	d009      	beq.n	8002c70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	61da      	str	r2, [r3, #28]
 8002c62:	e005      	b.n	8002c70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d106      	bne.n	8002c90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7fe fd34 	bl	80016f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2202      	movs	r2, #2
 8002c94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ca6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	431a      	orrs	r2, r3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	695b      	ldr	r3, [r3, #20]
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002cea:	431a      	orrs	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf4:	ea42 0103 	orr.w	r1, r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	0c1b      	lsrs	r3, r3, #16
 8002d0e:	f003 0104 	and.w	r1, r3, #4
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d16:	f003 0210 	and.w	r2, r3, #16
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	69da      	ldr	r2, [r3, #28]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d30:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b088      	sub	sp, #32
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	60f8      	str	r0, [r7, #12]
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	603b      	str	r3, [r7, #0]
 8002d56:	4613      	mov	r3, r2
 8002d58:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d101      	bne.n	8002d6c <HAL_SPI_Transmit+0x22>
 8002d68:	2302      	movs	r3, #2
 8002d6a:	e126      	b.n	8002fba <HAL_SPI_Transmit+0x270>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d74:	f7ff f820 	bl	8001db8 <HAL_GetTick>
 8002d78:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002d7a:	88fb      	ldrh	r3, [r7, #6]
 8002d7c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d002      	beq.n	8002d90 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d8e:	e10b      	b.n	8002fa8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d002      	beq.n	8002d9c <HAL_SPI_Transmit+0x52>
 8002d96:	88fb      	ldrh	r3, [r7, #6]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d102      	bne.n	8002da2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002da0:	e102      	b.n	8002fa8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2203      	movs	r2, #3
 8002da6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	68ba      	ldr	r2, [r7, #8]
 8002db4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	88fa      	ldrh	r2, [r7, #6]
 8002dba:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	88fa      	ldrh	r2, [r7, #6]
 8002dc0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002de8:	d10f      	bne.n	8002e0a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002df8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e08:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e14:	2b40      	cmp	r3, #64	; 0x40
 8002e16:	d007      	beq.n	8002e28 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e26:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e30:	d14b      	bne.n	8002eca <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d002      	beq.n	8002e40 <HAL_SPI_Transmit+0xf6>
 8002e3a:	8afb      	ldrh	r3, [r7, #22]
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d13e      	bne.n	8002ebe <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e44:	881a      	ldrh	r2, [r3, #0]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e50:	1c9a      	adds	r2, r3, #2
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e64:	e02b      	b.n	8002ebe <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d112      	bne.n	8002e9a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e78:	881a      	ldrh	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e84:	1c9a      	adds	r2, r3, #2
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	3b01      	subs	r3, #1
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	86da      	strh	r2, [r3, #54]	; 0x36
 8002e98:	e011      	b.n	8002ebe <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e9a:	f7fe ff8d 	bl	8001db8 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d803      	bhi.n	8002eb2 <HAL_SPI_Transmit+0x168>
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb0:	d102      	bne.n	8002eb8 <HAL_SPI_Transmit+0x16e>
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d102      	bne.n	8002ebe <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002ebc:	e074      	b.n	8002fa8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1ce      	bne.n	8002e66 <HAL_SPI_Transmit+0x11c>
 8002ec8:	e04c      	b.n	8002f64 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d002      	beq.n	8002ed8 <HAL_SPI_Transmit+0x18e>
 8002ed2:	8afb      	ldrh	r3, [r7, #22]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d140      	bne.n	8002f5a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	7812      	ldrb	r2, [r2, #0]
 8002ee4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eea:	1c5a      	adds	r2, r3, #1
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002efe:	e02c      	b.n	8002f5a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d113      	bne.n	8002f36 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	330c      	adds	r3, #12
 8002f18:	7812      	ldrb	r2, [r2, #0]
 8002f1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f20:	1c5a      	adds	r2, r3, #1
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f34:	e011      	b.n	8002f5a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f36:	f7fe ff3f 	bl	8001db8 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	683a      	ldr	r2, [r7, #0]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d803      	bhi.n	8002f4e <HAL_SPI_Transmit+0x204>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f4c:	d102      	bne.n	8002f54 <HAL_SPI_Transmit+0x20a>
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d102      	bne.n	8002f5a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002f58:	e026      	b.n	8002fa8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d1cd      	bne.n	8002f00 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	6839      	ldr	r1, [r7, #0]
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f000 fbcb 	bl	8003704 <SPI_EndRxTxTransaction>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d002      	beq.n	8002f7a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2220      	movs	r2, #32
 8002f78:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10a      	bne.n	8002f98 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f82:	2300      	movs	r3, #0
 8002f84:	613b      	str	r3, [r7, #16]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d002      	beq.n	8002fa6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	77fb      	strb	r3, [r7, #31]
 8002fa4:	e000      	b.n	8002fa8 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002fa6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002fb8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3720      	adds	r7, #32
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b088      	sub	sp, #32
 8002fc6:	af02      	add	r7, sp, #8
 8002fc8:	60f8      	str	r0, [r7, #12]
 8002fca:	60b9      	str	r1, [r7, #8]
 8002fcc:	603b      	str	r3, [r7, #0]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fde:	d112      	bne.n	8003006 <HAL_SPI_Receive+0x44>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d10e      	bne.n	8003006 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2204      	movs	r2, #4
 8002fec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002ff0:	88fa      	ldrh	r2, [r7, #6]
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	68ba      	ldr	r2, [r7, #8]
 8002ffa:	68b9      	ldr	r1, [r7, #8]
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 f8f1 	bl	80031e4 <HAL_SPI_TransmitReceive>
 8003002:	4603      	mov	r3, r0
 8003004:	e0ea      	b.n	80031dc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_SPI_Receive+0x52>
 8003010:	2302      	movs	r3, #2
 8003012:	e0e3      	b.n	80031dc <HAL_SPI_Receive+0x21a>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800301c:	f7fe fecc 	bl	8001db8 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b01      	cmp	r3, #1
 800302c:	d002      	beq.n	8003034 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800302e:	2302      	movs	r3, #2
 8003030:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003032:	e0ca      	b.n	80031ca <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d002      	beq.n	8003040 <HAL_SPI_Receive+0x7e>
 800303a:	88fb      	ldrh	r3, [r7, #6]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d102      	bne.n	8003046 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003044:	e0c1      	b.n	80031ca <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2204      	movs	r2, #4
 800304a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	68ba      	ldr	r2, [r7, #8]
 8003058:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	88fa      	ldrh	r2, [r7, #6]
 800305e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	88fa      	ldrh	r2, [r7, #6]
 8003064:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2200      	movs	r2, #0
 800307c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800308c:	d10f      	bne.n	80030ae <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800309c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80030ac:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b8:	2b40      	cmp	r3, #64	; 0x40
 80030ba:	d007      	beq.n	80030cc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030ca:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d162      	bne.n	800319a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80030d4:	e02e      	b.n	8003134 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d115      	bne.n	8003110 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f103 020c 	add.w	r2, r3, #12
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f0:	7812      	ldrb	r2, [r2, #0]
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003104:	b29b      	uxth	r3, r3
 8003106:	3b01      	subs	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800310e:	e011      	b.n	8003134 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003110:	f7fe fe52 	bl	8001db8 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	429a      	cmp	r2, r3
 800311e:	d803      	bhi.n	8003128 <HAL_SPI_Receive+0x166>
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003126:	d102      	bne.n	800312e <HAL_SPI_Receive+0x16c>
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d102      	bne.n	8003134 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003132:	e04a      	b.n	80031ca <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003138:	b29b      	uxth	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1cb      	bne.n	80030d6 <HAL_SPI_Receive+0x114>
 800313e:	e031      	b.n	80031a4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b01      	cmp	r3, #1
 800314c:	d113      	bne.n	8003176 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68da      	ldr	r2, [r3, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003158:	b292      	uxth	r2, r2
 800315a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003160:	1c9a      	adds	r2, r3, #2
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800316a:	b29b      	uxth	r3, r3
 800316c:	3b01      	subs	r3, #1
 800316e:	b29a      	uxth	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003174:	e011      	b.n	800319a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003176:	f7fe fe1f 	bl	8001db8 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	683a      	ldr	r2, [r7, #0]
 8003182:	429a      	cmp	r2, r3
 8003184:	d803      	bhi.n	800318e <HAL_SPI_Receive+0x1cc>
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800318c:	d102      	bne.n	8003194 <HAL_SPI_Receive+0x1d2>
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d102      	bne.n	800319a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003198:	e017      	b.n	80031ca <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800319e:	b29b      	uxth	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d1cd      	bne.n	8003140 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031a4:	693a      	ldr	r2, [r7, #16]
 80031a6:	6839      	ldr	r1, [r7, #0]
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f000 fa45 	bl	8003638 <SPI_EndRxTransaction>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2220      	movs	r2, #32
 80031b8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d002      	beq.n	80031c8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	75fb      	strb	r3, [r7, #23]
 80031c6:	e000      	b.n	80031ca <HAL_SPI_Receive+0x208>
  }

error :
 80031c8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80031da:	7dfb      	ldrb	r3, [r7, #23]
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08c      	sub	sp, #48	; 0x30
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	607a      	str	r2, [r7, #4]
 80031f0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80031f2:	2301      	movs	r3, #1
 80031f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80031f6:	2300      	movs	r3, #0
 80031f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003202:	2b01      	cmp	r3, #1
 8003204:	d101      	bne.n	800320a <HAL_SPI_TransmitReceive+0x26>
 8003206:	2302      	movs	r3, #2
 8003208:	e18a      	b.n	8003520 <HAL_SPI_TransmitReceive+0x33c>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003212:	f7fe fdd1 	bl	8001db8 <HAL_GetTick>
 8003216:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800321e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003228:	887b      	ldrh	r3, [r7, #2]
 800322a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800322c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003230:	2b01      	cmp	r3, #1
 8003232:	d00f      	beq.n	8003254 <HAL_SPI_TransmitReceive+0x70>
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800323a:	d107      	bne.n	800324c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d103      	bne.n	800324c <HAL_SPI_TransmitReceive+0x68>
 8003244:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003248:	2b04      	cmp	r3, #4
 800324a:	d003      	beq.n	8003254 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800324c:	2302      	movs	r3, #2
 800324e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003252:	e15b      	b.n	800350c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d005      	beq.n	8003266 <HAL_SPI_TransmitReceive+0x82>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d002      	beq.n	8003266 <HAL_SPI_TransmitReceive+0x82>
 8003260:	887b      	ldrh	r3, [r7, #2]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d103      	bne.n	800326e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800326c:	e14e      	b.n	800350c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b04      	cmp	r3, #4
 8003278:	d003      	beq.n	8003282 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2205      	movs	r2, #5
 800327e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	887a      	ldrh	r2, [r7, #2]
 8003292:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	887a      	ldrh	r2, [r7, #2]
 8003298:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	887a      	ldrh	r2, [r7, #2]
 80032a4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	887a      	ldrh	r2, [r7, #2]
 80032aa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c2:	2b40      	cmp	r3, #64	; 0x40
 80032c4:	d007      	beq.n	80032d6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032de:	d178      	bne.n	80033d2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d002      	beq.n	80032ee <HAL_SPI_TransmitReceive+0x10a>
 80032e8:	8b7b      	ldrh	r3, [r7, #26]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d166      	bne.n	80033bc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	881a      	ldrh	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fe:	1c9a      	adds	r2, r3, #2
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003308:	b29b      	uxth	r3, r3
 800330a:	3b01      	subs	r3, #1
 800330c:	b29a      	uxth	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003312:	e053      	b.n	80033bc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	2b02      	cmp	r3, #2
 8003320:	d11b      	bne.n	800335a <HAL_SPI_TransmitReceive+0x176>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003326:	b29b      	uxth	r3, r3
 8003328:	2b00      	cmp	r3, #0
 800332a:	d016      	beq.n	800335a <HAL_SPI_TransmitReceive+0x176>
 800332c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800332e:	2b01      	cmp	r3, #1
 8003330:	d113      	bne.n	800335a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003336:	881a      	ldrh	r2, [r3, #0]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003342:	1c9a      	adds	r2, r3, #2
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800334c:	b29b      	uxth	r3, r3
 800334e:	3b01      	subs	r3, #1
 8003350:	b29a      	uxth	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003356:	2300      	movs	r3, #0
 8003358:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f003 0301 	and.w	r3, r3, #1
 8003364:	2b01      	cmp	r3, #1
 8003366:	d119      	bne.n	800339c <HAL_SPI_TransmitReceive+0x1b8>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800336c:	b29b      	uxth	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d014      	beq.n	800339c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68da      	ldr	r2, [r3, #12]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800337c:	b292      	uxth	r2, r2
 800337e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003384:	1c9a      	adds	r2, r3, #2
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800338e:	b29b      	uxth	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	b29a      	uxth	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003398:	2301      	movs	r3, #1
 800339a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800339c:	f7fe fd0c 	bl	8001db8 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d807      	bhi.n	80033bc <HAL_SPI_TransmitReceive+0x1d8>
 80033ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b2:	d003      	beq.n	80033bc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80033ba:	e0a7      	b.n	800350c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1a6      	bne.n	8003314 <HAL_SPI_TransmitReceive+0x130>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1a1      	bne.n	8003314 <HAL_SPI_TransmitReceive+0x130>
 80033d0:	e07c      	b.n	80034cc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d002      	beq.n	80033e0 <HAL_SPI_TransmitReceive+0x1fc>
 80033da:	8b7b      	ldrh	r3, [r7, #26]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d16b      	bne.n	80034b8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	330c      	adds	r3, #12
 80033ea:	7812      	ldrb	r2, [r2, #0]
 80033ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f2:	1c5a      	adds	r2, r3, #1
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	3b01      	subs	r3, #1
 8003400:	b29a      	uxth	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003406:	e057      	b.n	80034b8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b02      	cmp	r3, #2
 8003414:	d11c      	bne.n	8003450 <HAL_SPI_TransmitReceive+0x26c>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800341a:	b29b      	uxth	r3, r3
 800341c:	2b00      	cmp	r3, #0
 800341e:	d017      	beq.n	8003450 <HAL_SPI_TransmitReceive+0x26c>
 8003420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003422:	2b01      	cmp	r3, #1
 8003424:	d114      	bne.n	8003450 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	330c      	adds	r3, #12
 8003430:	7812      	ldrb	r2, [r2, #0]
 8003432:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003438:	1c5a      	adds	r2, r3, #1
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003442:	b29b      	uxth	r3, r3
 8003444:	3b01      	subs	r3, #1
 8003446:	b29a      	uxth	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800344c:	2300      	movs	r3, #0
 800344e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b01      	cmp	r3, #1
 800345c:	d119      	bne.n	8003492 <HAL_SPI_TransmitReceive+0x2ae>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003462:	b29b      	uxth	r3, r3
 8003464:	2b00      	cmp	r3, #0
 8003466:	d014      	beq.n	8003492 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68da      	ldr	r2, [r3, #12]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003472:	b2d2      	uxtb	r2, r2
 8003474:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347a:	1c5a      	adds	r2, r3, #1
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003484:	b29b      	uxth	r3, r3
 8003486:	3b01      	subs	r3, #1
 8003488:	b29a      	uxth	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800348e:	2301      	movs	r3, #1
 8003490:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003492:	f7fe fc91 	bl	8001db8 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800349e:	429a      	cmp	r2, r3
 80034a0:	d803      	bhi.n	80034aa <HAL_SPI_TransmitReceive+0x2c6>
 80034a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a8:	d102      	bne.n	80034b0 <HAL_SPI_TransmitReceive+0x2cc>
 80034aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d103      	bne.n	80034b8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80034b6:	e029      	b.n	800350c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034bc:	b29b      	uxth	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d1a2      	bne.n	8003408 <HAL_SPI_TransmitReceive+0x224>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d19d      	bne.n	8003408 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f000 f917 	bl	8003704 <SPI_EndRxTxTransaction>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d006      	beq.n	80034ea <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2220      	movs	r2, #32
 80034e6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80034e8:	e010      	b.n	800350c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d10b      	bne.n	800350a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034f2:	2300      	movs	r3, #0
 80034f4:	617b      	str	r3, [r7, #20]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	617b      	str	r3, [r7, #20]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	617b      	str	r3, [r7, #20]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	e000      	b.n	800350c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800350a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800351c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003520:	4618      	mov	r0, r3
 8003522:	3730      	adds	r7, #48	; 0x30
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b088      	sub	sp, #32
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	603b      	str	r3, [r7, #0]
 8003534:	4613      	mov	r3, r2
 8003536:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003538:	f7fe fc3e 	bl	8001db8 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003540:	1a9b      	subs	r3, r3, r2
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	4413      	add	r3, r2
 8003546:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003548:	f7fe fc36 	bl	8001db8 <HAL_GetTick>
 800354c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800354e:	4b39      	ldr	r3, [pc, #228]	; (8003634 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	015b      	lsls	r3, r3, #5
 8003554:	0d1b      	lsrs	r3, r3, #20
 8003556:	69fa      	ldr	r2, [r7, #28]
 8003558:	fb02 f303 	mul.w	r3, r2, r3
 800355c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800355e:	e054      	b.n	800360a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003566:	d050      	beq.n	800360a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003568:	f7fe fc26 	bl	8001db8 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	69fa      	ldr	r2, [r7, #28]
 8003574:	429a      	cmp	r2, r3
 8003576:	d902      	bls.n	800357e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d13d      	bne.n	80035fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800358c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003596:	d111      	bne.n	80035bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035a0:	d004      	beq.n	80035ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035aa:	d107      	bne.n	80035bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035c4:	d10f      	bne.n	80035e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035d4:	601a      	str	r2, [r3, #0]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e017      	b.n	800362a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d101      	bne.n	8003604 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003600:	2300      	movs	r3, #0
 8003602:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	3b01      	subs	r3, #1
 8003608:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689a      	ldr	r2, [r3, #8]
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	4013      	ands	r3, r2
 8003614:	68ba      	ldr	r2, [r7, #8]
 8003616:	429a      	cmp	r2, r3
 8003618:	bf0c      	ite	eq
 800361a:	2301      	moveq	r3, #1
 800361c:	2300      	movne	r3, #0
 800361e:	b2db      	uxtb	r3, r3
 8003620:	461a      	mov	r2, r3
 8003622:	79fb      	ldrb	r3, [r7, #7]
 8003624:	429a      	cmp	r2, r3
 8003626:	d19b      	bne.n	8003560 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3720      	adds	r7, #32
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	20000000 	.word	0x20000000

08003638 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af02      	add	r7, sp, #8
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800364c:	d111      	bne.n	8003672 <SPI_EndRxTransaction+0x3a>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003656:	d004      	beq.n	8003662 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003660:	d107      	bne.n	8003672 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003670:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800367a:	d12a      	bne.n	80036d2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003684:	d012      	beq.n	80036ac <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	9300      	str	r3, [sp, #0]
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	2200      	movs	r2, #0
 800368e:	2180      	movs	r1, #128	; 0x80
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f7ff ff49 	bl	8003528 <SPI_WaitFlagStateUntilTimeout>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d02d      	beq.n	80036f8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a0:	f043 0220 	orr.w	r2, r3, #32
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e026      	b.n	80036fa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	9300      	str	r3, [sp, #0]
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	2200      	movs	r2, #0
 80036b4:	2101      	movs	r1, #1
 80036b6:	68f8      	ldr	r0, [r7, #12]
 80036b8:	f7ff ff36 	bl	8003528 <SPI_WaitFlagStateUntilTimeout>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d01a      	beq.n	80036f8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c6:	f043 0220 	orr.w	r2, r3, #32
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e013      	b.n	80036fa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	2200      	movs	r2, #0
 80036da:	2101      	movs	r1, #1
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f7ff ff23 	bl	8003528 <SPI_WaitFlagStateUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d007      	beq.n	80036f8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ec:	f043 0220 	orr.w	r2, r3, #32
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e000      	b.n	80036fa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
	...

08003704 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b088      	sub	sp, #32
 8003708:	af02      	add	r7, sp, #8
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003710:	4b1b      	ldr	r3, [pc, #108]	; (8003780 <SPI_EndRxTxTransaction+0x7c>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a1b      	ldr	r2, [pc, #108]	; (8003784 <SPI_EndRxTxTransaction+0x80>)
 8003716:	fba2 2303 	umull	r2, r3, r2, r3
 800371a:	0d5b      	lsrs	r3, r3, #21
 800371c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003720:	fb02 f303 	mul.w	r3, r2, r3
 8003724:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800372e:	d112      	bne.n	8003756 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	2200      	movs	r2, #0
 8003738:	2180      	movs	r1, #128	; 0x80
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	f7ff fef4 	bl	8003528 <SPI_WaitFlagStateUntilTimeout>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d016      	beq.n	8003774 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800374a:	f043 0220 	orr.w	r2, r3, #32
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e00f      	b.n	8003776 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00a      	beq.n	8003772 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	3b01      	subs	r3, #1
 8003760:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800376c:	2b80      	cmp	r3, #128	; 0x80
 800376e:	d0f2      	beq.n	8003756 <SPI_EndRxTxTransaction+0x52>
 8003770:	e000      	b.n	8003774 <SPI_EndRxTxTransaction+0x70>
        break;
 8003772:	bf00      	nop
  }

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	20000000 	.word	0x20000000
 8003784:	165e9f81 	.word	0x165e9f81

08003788 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d101      	bne.n	800379a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e041      	b.n	800381e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d106      	bne.n	80037b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7fe f840 	bl	8001834 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2202      	movs	r2, #2
 80037b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	3304      	adds	r3, #4
 80037c4:	4619      	mov	r1, r3
 80037c6:	4610      	mov	r0, r2
 80037c8:	f000 fcb8 	bl	800413c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
	...

08003828 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2b01      	cmp	r3, #1
 800383a:	d001      	beq.n	8003840 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e044      	b.n	80038ca <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68da      	ldr	r2, [r3, #12]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a1e      	ldr	r2, [pc, #120]	; (80038d8 <HAL_TIM_Base_Start_IT+0xb0>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d018      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x6c>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800386a:	d013      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x6c>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a1a      	ldr	r2, [pc, #104]	; (80038dc <HAL_TIM_Base_Start_IT+0xb4>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d00e      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x6c>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a19      	ldr	r2, [pc, #100]	; (80038e0 <HAL_TIM_Base_Start_IT+0xb8>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d009      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x6c>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a17      	ldr	r2, [pc, #92]	; (80038e4 <HAL_TIM_Base_Start_IT+0xbc>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d004      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x6c>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a16      	ldr	r2, [pc, #88]	; (80038e8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d111      	bne.n	80038b8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2b06      	cmp	r3, #6
 80038a4:	d010      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0201 	orr.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b6:	e007      	b.n	80038c8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f042 0201 	orr.w	r2, r2, #1
 80038c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3714      	adds	r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	40010000 	.word	0x40010000
 80038dc:	40000400 	.word	0x40000400
 80038e0:	40000800 	.word	0x40000800
 80038e4:	40000c00 	.word	0x40000c00
 80038e8:	40014000 	.word	0x40014000

080038ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e041      	b.n	8003982 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d106      	bne.n	8003918 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7fd ffcc 	bl	80018b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2202      	movs	r2, #2
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3304      	adds	r3, #4
 8003928:	4619      	mov	r1, r3
 800392a:	4610      	mov	r0, r2
 800392c:	f000 fc06 	bl	800413c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
	...

0800398c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d109      	bne.n	80039b0 <HAL_TIM_PWM_Start+0x24>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	bf14      	ite	ne
 80039a8:	2301      	movne	r3, #1
 80039aa:	2300      	moveq	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	e022      	b.n	80039f6 <HAL_TIM_PWM_Start+0x6a>
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	2b04      	cmp	r3, #4
 80039b4:	d109      	bne.n	80039ca <HAL_TIM_PWM_Start+0x3e>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b01      	cmp	r3, #1
 80039c0:	bf14      	ite	ne
 80039c2:	2301      	movne	r3, #1
 80039c4:	2300      	moveq	r3, #0
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	e015      	b.n	80039f6 <HAL_TIM_PWM_Start+0x6a>
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b08      	cmp	r3, #8
 80039ce:	d109      	bne.n	80039e4 <HAL_TIM_PWM_Start+0x58>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	bf14      	ite	ne
 80039dc:	2301      	movne	r3, #1
 80039de:	2300      	moveq	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	e008      	b.n	80039f6 <HAL_TIM_PWM_Start+0x6a>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	bf14      	ite	ne
 80039f0:	2301      	movne	r3, #1
 80039f2:	2300      	moveq	r3, #0
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e068      	b.n	8003ad0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d104      	bne.n	8003a0e <HAL_TIM_PWM_Start+0x82>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a0c:	e013      	b.n	8003a36 <HAL_TIM_PWM_Start+0xaa>
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	2b04      	cmp	r3, #4
 8003a12:	d104      	bne.n	8003a1e <HAL_TIM_PWM_Start+0x92>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2202      	movs	r2, #2
 8003a18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a1c:	e00b      	b.n	8003a36 <HAL_TIM_PWM_Start+0xaa>
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	2b08      	cmp	r3, #8
 8003a22:	d104      	bne.n	8003a2e <HAL_TIM_PWM_Start+0xa2>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2202      	movs	r2, #2
 8003a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a2c:	e003      	b.n	8003a36 <HAL_TIM_PWM_Start+0xaa>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2202      	movs	r2, #2
 8003a32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	6839      	ldr	r1, [r7, #0]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 fe22 	bl	8004688 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a23      	ldr	r2, [pc, #140]	; (8003ad8 <HAL_TIM_PWM_Start+0x14c>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d107      	bne.n	8003a5e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a1d      	ldr	r2, [pc, #116]	; (8003ad8 <HAL_TIM_PWM_Start+0x14c>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d018      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x10e>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a70:	d013      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x10e>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a19      	ldr	r2, [pc, #100]	; (8003adc <HAL_TIM_PWM_Start+0x150>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00e      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x10e>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a17      	ldr	r2, [pc, #92]	; (8003ae0 <HAL_TIM_PWM_Start+0x154>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d009      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x10e>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a16      	ldr	r2, [pc, #88]	; (8003ae4 <HAL_TIM_PWM_Start+0x158>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d004      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x10e>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a14      	ldr	r2, [pc, #80]	; (8003ae8 <HAL_TIM_PWM_Start+0x15c>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d111      	bne.n	8003abe <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f003 0307 	and.w	r3, r3, #7
 8003aa4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2b06      	cmp	r3, #6
 8003aaa:	d010      	beq.n	8003ace <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f042 0201 	orr.w	r2, r2, #1
 8003aba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003abc:	e007      	b.n	8003ace <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f042 0201 	orr.w	r2, r2, #1
 8003acc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40010000 	.word	0x40010000
 8003adc:	40000400 	.word	0x40000400
 8003ae0:	40000800 	.word	0x40000800
 8003ae4:	40000c00 	.word	0x40000c00
 8003ae8:	40014000 	.word	0x40014000

08003aec <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2200      	movs	r2, #0
 8003afc:	6839      	ldr	r1, [r7, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f000 fdc2 	bl	8004688 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a29      	ldr	r2, [pc, #164]	; (8003bb0 <HAL_TIM_PWM_Stop+0xc4>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d117      	bne.n	8003b3e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	6a1a      	ldr	r2, [r3, #32]
 8003b14:	f241 1311 	movw	r3, #4369	; 0x1111
 8003b18:	4013      	ands	r3, r2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10f      	bne.n	8003b3e <HAL_TIM_PWM_Stop+0x52>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	6a1a      	ldr	r2, [r3, #32]
 8003b24:	f240 4344 	movw	r3, #1092	; 0x444
 8003b28:	4013      	ands	r3, r2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d107      	bne.n	8003b3e <HAL_TIM_PWM_Stop+0x52>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6a1a      	ldr	r2, [r3, #32]
 8003b44:	f241 1311 	movw	r3, #4369	; 0x1111
 8003b48:	4013      	ands	r3, r2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10f      	bne.n	8003b6e <HAL_TIM_PWM_Stop+0x82>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6a1a      	ldr	r2, [r3, #32]
 8003b54:	f240 4344 	movw	r3, #1092	; 0x444
 8003b58:	4013      	ands	r3, r2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d107      	bne.n	8003b6e <HAL_TIM_PWM_Stop+0x82>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f022 0201 	bic.w	r2, r2, #1
 8003b6c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d104      	bne.n	8003b7e <HAL_TIM_PWM_Stop+0x92>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b7c:	e013      	b.n	8003ba6 <HAL_TIM_PWM_Stop+0xba>
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b04      	cmp	r3, #4
 8003b82:	d104      	bne.n	8003b8e <HAL_TIM_PWM_Stop+0xa2>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b8c:	e00b      	b.n	8003ba6 <HAL_TIM_PWM_Stop+0xba>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b08      	cmp	r3, #8
 8003b92:	d104      	bne.n	8003b9e <HAL_TIM_PWM_Stop+0xb2>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b9c:	e003      	b.n	8003ba6 <HAL_TIM_PWM_Stop+0xba>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3708      	adds	r7, #8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40010000 	.word	0x40010000

08003bb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d122      	bne.n	8003c10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d11b      	bne.n	8003c10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f06f 0202 	mvn.w	r2, #2
 8003be0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2201      	movs	r2, #1
 8003be6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	f003 0303 	and.w	r3, r3, #3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d003      	beq.n	8003bfe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 fa81 	bl	80040fe <HAL_TIM_IC_CaptureCallback>
 8003bfc:	e005      	b.n	8003c0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 fa73 	bl	80040ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 fa84 	bl	8004112 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	f003 0304 	and.w	r3, r3, #4
 8003c1a:	2b04      	cmp	r3, #4
 8003c1c:	d122      	bne.n	8003c64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b04      	cmp	r3, #4
 8003c2a:	d11b      	bne.n	8003c64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f06f 0204 	mvn.w	r2, #4
 8003c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2202      	movs	r2, #2
 8003c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d003      	beq.n	8003c52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 fa57 	bl	80040fe <HAL_TIM_IC_CaptureCallback>
 8003c50:	e005      	b.n	8003c5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 fa49 	bl	80040ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f000 fa5a 	bl	8004112 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691b      	ldr	r3, [r3, #16]
 8003c6a:	f003 0308 	and.w	r3, r3, #8
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d122      	bne.n	8003cb8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	f003 0308 	and.w	r3, r3, #8
 8003c7c:	2b08      	cmp	r3, #8
 8003c7e:	d11b      	bne.n	8003cb8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f06f 0208 	mvn.w	r2, #8
 8003c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2204      	movs	r2, #4
 8003c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	f003 0303 	and.w	r3, r3, #3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d003      	beq.n	8003ca6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 fa2d 	bl	80040fe <HAL_TIM_IC_CaptureCallback>
 8003ca4:	e005      	b.n	8003cb2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 fa1f 	bl	80040ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f000 fa30 	bl	8004112 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	f003 0310 	and.w	r3, r3, #16
 8003cc2:	2b10      	cmp	r3, #16
 8003cc4:	d122      	bne.n	8003d0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	f003 0310 	and.w	r3, r3, #16
 8003cd0:	2b10      	cmp	r3, #16
 8003cd2:	d11b      	bne.n	8003d0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f06f 0210 	mvn.w	r2, #16
 8003cdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2208      	movs	r2, #8
 8003ce2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	69db      	ldr	r3, [r3, #28]
 8003cea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 fa03 	bl	80040fe <HAL_TIM_IC_CaptureCallback>
 8003cf8:	e005      	b.n	8003d06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f9f5 	bl	80040ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f000 fa06 	bl	8004112 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	f003 0301 	and.w	r3, r3, #1
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d10e      	bne.n	8003d38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d107      	bne.n	8003d38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f06f 0201 	mvn.w	r2, #1
 8003d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 f9cf 	bl	80040d6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d42:	2b80      	cmp	r3, #128	; 0x80
 8003d44:	d10e      	bne.n	8003d64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d50:	2b80      	cmp	r3, #128	; 0x80
 8003d52:	d107      	bne.n	8003d64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 fd30 	bl	80047c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d6e:	2b40      	cmp	r3, #64	; 0x40
 8003d70:	d10e      	bne.n	8003d90 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d7c:	2b40      	cmp	r3, #64	; 0x40
 8003d7e:	d107      	bne.n	8003d90 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 f9cb 	bl	8004126 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	f003 0320 	and.w	r3, r3, #32
 8003d9a:	2b20      	cmp	r3, #32
 8003d9c:	d10e      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	f003 0320 	and.w	r3, r3, #32
 8003da8:	2b20      	cmp	r3, #32
 8003daa:	d107      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f06f 0220 	mvn.w	r2, #32
 8003db4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 fcfa 	bl	80047b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003dbc:	bf00      	nop
 8003dbe:	3708      	adds	r7, #8
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d101      	bne.n	8003de2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003dde:	2302      	movs	r3, #2
 8003de0:	e0ae      	b.n	8003f40 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2b0c      	cmp	r3, #12
 8003dee:	f200 809f 	bhi.w	8003f30 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003df2:	a201      	add	r2, pc, #4	; (adr r2, 8003df8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df8:	08003e2d 	.word	0x08003e2d
 8003dfc:	08003f31 	.word	0x08003f31
 8003e00:	08003f31 	.word	0x08003f31
 8003e04:	08003f31 	.word	0x08003f31
 8003e08:	08003e6d 	.word	0x08003e6d
 8003e0c:	08003f31 	.word	0x08003f31
 8003e10:	08003f31 	.word	0x08003f31
 8003e14:	08003f31 	.word	0x08003f31
 8003e18:	08003eaf 	.word	0x08003eaf
 8003e1c:	08003f31 	.word	0x08003f31
 8003e20:	08003f31 	.word	0x08003f31
 8003e24:	08003f31 	.word	0x08003f31
 8003e28:	08003eef 	.word	0x08003eef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68b9      	ldr	r1, [r7, #8]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 fa02 	bl	800423c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	699a      	ldr	r2, [r3, #24]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 0208 	orr.w	r2, r2, #8
 8003e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699a      	ldr	r2, [r3, #24]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f022 0204 	bic.w	r2, r2, #4
 8003e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6999      	ldr	r1, [r3, #24]
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	691a      	ldr	r2, [r3, #16]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	619a      	str	r2, [r3, #24]
      break;
 8003e6a:	e064      	b.n	8003f36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68b9      	ldr	r1, [r7, #8]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 fa48 	bl	8004308 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	699a      	ldr	r2, [r3, #24]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	699a      	ldr	r2, [r3, #24]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6999      	ldr	r1, [r3, #24]
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	021a      	lsls	r2, r3, #8
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	619a      	str	r2, [r3, #24]
      break;
 8003eac:	e043      	b.n	8003f36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68b9      	ldr	r1, [r7, #8]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 fa93 	bl	80043e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	69da      	ldr	r2, [r3, #28]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f042 0208 	orr.w	r2, r2, #8
 8003ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69da      	ldr	r2, [r3, #28]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0204 	bic.w	r2, r2, #4
 8003ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69d9      	ldr	r1, [r3, #28]
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	691a      	ldr	r2, [r3, #16]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	61da      	str	r2, [r3, #28]
      break;
 8003eec:	e023      	b.n	8003f36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68b9      	ldr	r1, [r7, #8]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f000 fadd 	bl	80044b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	69da      	ldr	r2, [r3, #28]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	69da      	ldr	r2, [r3, #28]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	69d9      	ldr	r1, [r3, #28]
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	021a      	lsls	r2, r3, #8
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	61da      	str	r2, [r3, #28]
      break;
 8003f2e:	e002      	b.n	8003f36 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	75fb      	strb	r3, [r7, #23]
      break;
 8003f34:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003f3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3718      	adds	r7, #24
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f52:	2300      	movs	r3, #0
 8003f54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d101      	bne.n	8003f64 <HAL_TIM_ConfigClockSource+0x1c>
 8003f60:	2302      	movs	r3, #2
 8003f62:	e0b4      	b.n	80040ce <HAL_TIM_ConfigClockSource+0x186>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f9c:	d03e      	beq.n	800401c <HAL_TIM_ConfigClockSource+0xd4>
 8003f9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fa2:	f200 8087 	bhi.w	80040b4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003faa:	f000 8086 	beq.w	80040ba <HAL_TIM_ConfigClockSource+0x172>
 8003fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fb2:	d87f      	bhi.n	80040b4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fb4:	2b70      	cmp	r3, #112	; 0x70
 8003fb6:	d01a      	beq.n	8003fee <HAL_TIM_ConfigClockSource+0xa6>
 8003fb8:	2b70      	cmp	r3, #112	; 0x70
 8003fba:	d87b      	bhi.n	80040b4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fbc:	2b60      	cmp	r3, #96	; 0x60
 8003fbe:	d050      	beq.n	8004062 <HAL_TIM_ConfigClockSource+0x11a>
 8003fc0:	2b60      	cmp	r3, #96	; 0x60
 8003fc2:	d877      	bhi.n	80040b4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fc4:	2b50      	cmp	r3, #80	; 0x50
 8003fc6:	d03c      	beq.n	8004042 <HAL_TIM_ConfigClockSource+0xfa>
 8003fc8:	2b50      	cmp	r3, #80	; 0x50
 8003fca:	d873      	bhi.n	80040b4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fcc:	2b40      	cmp	r3, #64	; 0x40
 8003fce:	d058      	beq.n	8004082 <HAL_TIM_ConfigClockSource+0x13a>
 8003fd0:	2b40      	cmp	r3, #64	; 0x40
 8003fd2:	d86f      	bhi.n	80040b4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fd4:	2b30      	cmp	r3, #48	; 0x30
 8003fd6:	d064      	beq.n	80040a2 <HAL_TIM_ConfigClockSource+0x15a>
 8003fd8:	2b30      	cmp	r3, #48	; 0x30
 8003fda:	d86b      	bhi.n	80040b4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fdc:	2b20      	cmp	r3, #32
 8003fde:	d060      	beq.n	80040a2 <HAL_TIM_ConfigClockSource+0x15a>
 8003fe0:	2b20      	cmp	r3, #32
 8003fe2:	d867      	bhi.n	80040b4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d05c      	beq.n	80040a2 <HAL_TIM_ConfigClockSource+0x15a>
 8003fe8:	2b10      	cmp	r3, #16
 8003fea:	d05a      	beq.n	80040a2 <HAL_TIM_ConfigClockSource+0x15a>
 8003fec:	e062      	b.n	80040b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6818      	ldr	r0, [r3, #0]
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	6899      	ldr	r1, [r3, #8]
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685a      	ldr	r2, [r3, #4]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	f000 fb23 	bl	8004648 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004010:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	609a      	str	r2, [r3, #8]
      break;
 800401a:	e04f      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6818      	ldr	r0, [r3, #0]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	6899      	ldr	r1, [r3, #8]
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	685a      	ldr	r2, [r3, #4]
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	f000 fb0c 	bl	8004648 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689a      	ldr	r2, [r3, #8]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800403e:	609a      	str	r2, [r3, #8]
      break;
 8004040:	e03c      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6818      	ldr	r0, [r3, #0]
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	6859      	ldr	r1, [r3, #4]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	461a      	mov	r2, r3
 8004050:	f000 fa80 	bl	8004554 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2150      	movs	r1, #80	; 0x50
 800405a:	4618      	mov	r0, r3
 800405c:	f000 fad9 	bl	8004612 <TIM_ITRx_SetConfig>
      break;
 8004060:	e02c      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6818      	ldr	r0, [r3, #0]
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	6859      	ldr	r1, [r3, #4]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	461a      	mov	r2, r3
 8004070:	f000 fa9f 	bl	80045b2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2160      	movs	r1, #96	; 0x60
 800407a:	4618      	mov	r0, r3
 800407c:	f000 fac9 	bl	8004612 <TIM_ITRx_SetConfig>
      break;
 8004080:	e01c      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6818      	ldr	r0, [r3, #0]
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	6859      	ldr	r1, [r3, #4]
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	461a      	mov	r2, r3
 8004090:	f000 fa60 	bl	8004554 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2140      	movs	r1, #64	; 0x40
 800409a:	4618      	mov	r0, r3
 800409c:	f000 fab9 	bl	8004612 <TIM_ITRx_SetConfig>
      break;
 80040a0:	e00c      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4619      	mov	r1, r3
 80040ac:	4610      	mov	r0, r2
 80040ae:	f000 fab0 	bl	8004612 <TIM_ITRx_SetConfig>
      break;
 80040b2:	e003      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	73fb      	strb	r3, [r7, #15]
      break;
 80040b8:	e000      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80040ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80040cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b083      	sub	sp, #12
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80040de:	bf00      	nop
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr

080040ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040ea:	b480      	push	{r7}
 80040ec:	b083      	sub	sp, #12
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040f2:	bf00      	nop
 80040f4:	370c      	adds	r7, #12
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr

080040fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040fe:	b480      	push	{r7}
 8004100:	b083      	sub	sp, #12
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004106:	bf00      	nop
 8004108:	370c      	adds	r7, #12
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr

08004112 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004112:	b480      	push	{r7}
 8004114:	b083      	sub	sp, #12
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800411a:	bf00      	nop
 800411c:	370c      	adds	r7, #12
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr

08004126 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004126:	b480      	push	{r7}
 8004128:	b083      	sub	sp, #12
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800412e:	bf00      	nop
 8004130:	370c      	adds	r7, #12
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
	...

0800413c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a34      	ldr	r2, [pc, #208]	; (8004220 <TIM_Base_SetConfig+0xe4>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d00f      	beq.n	8004174 <TIM_Base_SetConfig+0x38>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800415a:	d00b      	beq.n	8004174 <TIM_Base_SetConfig+0x38>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a31      	ldr	r2, [pc, #196]	; (8004224 <TIM_Base_SetConfig+0xe8>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d007      	beq.n	8004174 <TIM_Base_SetConfig+0x38>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a30      	ldr	r2, [pc, #192]	; (8004228 <TIM_Base_SetConfig+0xec>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d003      	beq.n	8004174 <TIM_Base_SetConfig+0x38>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a2f      	ldr	r2, [pc, #188]	; (800422c <TIM_Base_SetConfig+0xf0>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d108      	bne.n	8004186 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800417a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	68fa      	ldr	r2, [r7, #12]
 8004182:	4313      	orrs	r3, r2
 8004184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a25      	ldr	r2, [pc, #148]	; (8004220 <TIM_Base_SetConfig+0xe4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d01b      	beq.n	80041c6 <TIM_Base_SetConfig+0x8a>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004194:	d017      	beq.n	80041c6 <TIM_Base_SetConfig+0x8a>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a22      	ldr	r2, [pc, #136]	; (8004224 <TIM_Base_SetConfig+0xe8>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d013      	beq.n	80041c6 <TIM_Base_SetConfig+0x8a>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a21      	ldr	r2, [pc, #132]	; (8004228 <TIM_Base_SetConfig+0xec>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d00f      	beq.n	80041c6 <TIM_Base_SetConfig+0x8a>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a20      	ldr	r2, [pc, #128]	; (800422c <TIM_Base_SetConfig+0xf0>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d00b      	beq.n	80041c6 <TIM_Base_SetConfig+0x8a>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a1f      	ldr	r2, [pc, #124]	; (8004230 <TIM_Base_SetConfig+0xf4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d007      	beq.n	80041c6 <TIM_Base_SetConfig+0x8a>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a1e      	ldr	r2, [pc, #120]	; (8004234 <TIM_Base_SetConfig+0xf8>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d003      	beq.n	80041c6 <TIM_Base_SetConfig+0x8a>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a1d      	ldr	r2, [pc, #116]	; (8004238 <TIM_Base_SetConfig+0xfc>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d108      	bne.n	80041d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	689a      	ldr	r2, [r3, #8]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a08      	ldr	r2, [pc, #32]	; (8004220 <TIM_Base_SetConfig+0xe4>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d103      	bne.n	800420c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	691a      	ldr	r2, [r3, #16]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	615a      	str	r2, [r3, #20]
}
 8004212:	bf00      	nop
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	40010000 	.word	0x40010000
 8004224:	40000400 	.word	0x40000400
 8004228:	40000800 	.word	0x40000800
 800422c:	40000c00 	.word	0x40000c00
 8004230:	40014000 	.word	0x40014000
 8004234:	40014400 	.word	0x40014400
 8004238:	40014800 	.word	0x40014800

0800423c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800423c:	b480      	push	{r7}
 800423e:	b087      	sub	sp, #28
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a1b      	ldr	r3, [r3, #32]
 800424a:	f023 0201 	bic.w	r2, r3, #1
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800426a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f023 0303 	bic.w	r3, r3, #3
 8004272:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	4313      	orrs	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	f023 0302 	bic.w	r3, r3, #2
 8004284:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	4313      	orrs	r3, r2
 800428e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	4a1c      	ldr	r2, [pc, #112]	; (8004304 <TIM_OC1_SetConfig+0xc8>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d10c      	bne.n	80042b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	f023 0308 	bic.w	r3, r3, #8
 800429e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	697a      	ldr	r2, [r7, #20]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f023 0304 	bic.w	r3, r3, #4
 80042b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a13      	ldr	r2, [pc, #76]	; (8004304 <TIM_OC1_SetConfig+0xc8>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d111      	bne.n	80042de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	699b      	ldr	r3, [r3, #24]
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	4313      	orrs	r3, r2
 80042dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	621a      	str	r2, [r3, #32]
}
 80042f8:	bf00      	nop
 80042fa:	371c      	adds	r7, #28
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr
 8004304:	40010000 	.word	0x40010000

08004308 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004308:	b480      	push	{r7}
 800430a:	b087      	sub	sp, #28
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	f023 0210 	bic.w	r2, r3, #16
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800433e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	021b      	lsls	r3, r3, #8
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	4313      	orrs	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	f023 0320 	bic.w	r3, r3, #32
 8004352:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	011b      	lsls	r3, r3, #4
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	4313      	orrs	r3, r2
 800435e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a1e      	ldr	r2, [pc, #120]	; (80043dc <TIM_OC2_SetConfig+0xd4>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d10d      	bne.n	8004384 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800436e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	4313      	orrs	r3, r2
 800437a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004382:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a15      	ldr	r2, [pc, #84]	; (80043dc <TIM_OC2_SetConfig+0xd4>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d113      	bne.n	80043b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004392:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800439a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	695b      	ldr	r3, [r3, #20]
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	685a      	ldr	r2, [r3, #4]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	621a      	str	r2, [r3, #32]
}
 80043ce:	bf00      	nop
 80043d0:	371c      	adds	r7, #28
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	40010000 	.word	0x40010000

080043e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b087      	sub	sp, #28
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69db      	ldr	r3, [r3, #28]
 8004406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800440e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f023 0303 	bic.w	r3, r3, #3
 8004416:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	4313      	orrs	r3, r2
 8004420:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004428:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	021b      	lsls	r3, r3, #8
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	4313      	orrs	r3, r2
 8004434:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a1d      	ldr	r2, [pc, #116]	; (80044b0 <TIM_OC3_SetConfig+0xd0>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d10d      	bne.n	800445a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004444:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	021b      	lsls	r3, r3, #8
 800444c:	697a      	ldr	r2, [r7, #20]
 800444e:	4313      	orrs	r3, r2
 8004450:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004458:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a14      	ldr	r2, [pc, #80]	; (80044b0 <TIM_OC3_SetConfig+0xd0>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d113      	bne.n	800448a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004468:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004470:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	011b      	lsls	r3, r3, #4
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4313      	orrs	r3, r2
 800447c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	4313      	orrs	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	621a      	str	r2, [r3, #32]
}
 80044a4:	bf00      	nop
 80044a6:	371c      	adds	r7, #28
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr
 80044b0:	40010000 	.word	0x40010000

080044b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b087      	sub	sp, #28
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	69db      	ldr	r3, [r3, #28]
 80044da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	021b      	lsls	r3, r3, #8
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	031b      	lsls	r3, r3, #12
 8004506:	693a      	ldr	r2, [r7, #16]
 8004508:	4313      	orrs	r3, r2
 800450a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a10      	ldr	r2, [pc, #64]	; (8004550 <TIM_OC4_SetConfig+0x9c>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d109      	bne.n	8004528 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800451a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	019b      	lsls	r3, r3, #6
 8004522:	697a      	ldr	r2, [r7, #20]
 8004524:	4313      	orrs	r3, r2
 8004526:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	621a      	str	r2, [r3, #32]
}
 8004542:	bf00      	nop
 8004544:	371c      	adds	r7, #28
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	40010000 	.word	0x40010000

08004554 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	f023 0201 	bic.w	r2, r3, #1
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800457e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	011b      	lsls	r3, r3, #4
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	4313      	orrs	r3, r2
 8004588:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	f023 030a 	bic.w	r3, r3, #10
 8004590:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4313      	orrs	r3, r2
 8004598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	621a      	str	r2, [r3, #32]
}
 80045a6:	bf00      	nop
 80045a8:	371c      	adds	r7, #28
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr

080045b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045b2:	b480      	push	{r7}
 80045b4:	b087      	sub	sp, #28
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	60f8      	str	r0, [r7, #12]
 80045ba:	60b9      	str	r1, [r7, #8]
 80045bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	f023 0210 	bic.w	r2, r3, #16
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	031b      	lsls	r3, r3, #12
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	011b      	lsls	r3, r3, #4
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	621a      	str	r2, [r3, #32]
}
 8004606:	bf00      	nop
 8004608:	371c      	adds	r7, #28
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr

08004612 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004612:	b480      	push	{r7}
 8004614:	b085      	sub	sp, #20
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
 800461a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004628:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800462a:	683a      	ldr	r2, [r7, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	4313      	orrs	r3, r2
 8004630:	f043 0307 	orr.w	r3, r3, #7
 8004634:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	609a      	str	r2, [r3, #8]
}
 800463c:	bf00      	nop
 800463e:	3714      	adds	r7, #20
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004648:	b480      	push	{r7}
 800464a:	b087      	sub	sp, #28
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
 8004654:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004662:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	021a      	lsls	r2, r3, #8
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	431a      	orrs	r2, r3
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	4313      	orrs	r3, r2
 8004670:	697a      	ldr	r2, [r7, #20]
 8004672:	4313      	orrs	r3, r2
 8004674:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	609a      	str	r2, [r3, #8]
}
 800467c:	bf00      	nop
 800467e:	371c      	adds	r7, #28
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004688:	b480      	push	{r7}
 800468a:	b087      	sub	sp, #28
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f003 031f 	and.w	r3, r3, #31
 800469a:	2201      	movs	r2, #1
 800469c:	fa02 f303 	lsl.w	r3, r2, r3
 80046a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6a1a      	ldr	r2, [r3, #32]
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	43db      	mvns	r3, r3
 80046aa:	401a      	ands	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6a1a      	ldr	r2, [r3, #32]
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	f003 031f 	and.w	r3, r3, #31
 80046ba:	6879      	ldr	r1, [r7, #4]
 80046bc:	fa01 f303 	lsl.w	r3, r1, r3
 80046c0:	431a      	orrs	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	621a      	str	r2, [r3, #32]
}
 80046c6:	bf00      	nop
 80046c8:	371c      	adds	r7, #28
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
	...

080046d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d101      	bne.n	80046ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046e8:	2302      	movs	r3, #2
 80046ea:	e050      	b.n	800478e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2202      	movs	r2, #2
 80046f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004712:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a1c      	ldr	r2, [pc, #112]	; (800479c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d018      	beq.n	8004762 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004738:	d013      	beq.n	8004762 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a18      	ldr	r2, [pc, #96]	; (80047a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d00e      	beq.n	8004762 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a16      	ldr	r2, [pc, #88]	; (80047a4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d009      	beq.n	8004762 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a15      	ldr	r2, [pc, #84]	; (80047a8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d004      	beq.n	8004762 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a13      	ldr	r2, [pc, #76]	; (80047ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d10c      	bne.n	800477c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004768:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	4313      	orrs	r3, r2
 8004772:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800478c:	2300      	movs	r3, #0
}
 800478e:	4618      	mov	r0, r3
 8004790:	3714      	adds	r7, #20
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	40010000 	.word	0x40010000
 80047a0:	40000400 	.word	0x40000400
 80047a4:	40000800 	.word	0x40000800
 80047a8:	40000c00 	.word	0x40000c00
 80047ac:	40014000 	.word	0x40014000

080047b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d101      	bne.n	80047ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e03f      	b.n	800486a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d106      	bne.n	8004804 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f7fd f8da 	bl	80019b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2224      	movs	r2, #36	; 0x24
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68da      	ldr	r2, [r3, #12]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800481a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 f929 	bl	8004a74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	691a      	ldr	r2, [r3, #16]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004830:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	695a      	ldr	r2, [r3, #20]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004840:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68da      	ldr	r2, [r3, #12]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004850:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2220      	movs	r2, #32
 800485c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2220      	movs	r2, #32
 8004864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b08a      	sub	sp, #40	; 0x28
 8004876:	af02      	add	r7, sp, #8
 8004878:	60f8      	str	r0, [r7, #12]
 800487a:	60b9      	str	r1, [r7, #8]
 800487c:	603b      	str	r3, [r7, #0]
 800487e:	4613      	mov	r3, r2
 8004880:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004882:	2300      	movs	r3, #0
 8004884:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b20      	cmp	r3, #32
 8004890:	d17c      	bne.n	800498c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <HAL_UART_Transmit+0x2c>
 8004898:	88fb      	ldrh	r3, [r7, #6]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d101      	bne.n	80048a2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e075      	b.n	800498e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d101      	bne.n	80048b0 <HAL_UART_Transmit+0x3e>
 80048ac:	2302      	movs	r3, #2
 80048ae:	e06e      	b.n	800498e <HAL_UART_Transmit+0x11c>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2221      	movs	r2, #33	; 0x21
 80048c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048c6:	f7fd fa77 	bl	8001db8 <HAL_GetTick>
 80048ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	88fa      	ldrh	r2, [r7, #6]
 80048d0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	88fa      	ldrh	r2, [r7, #6]
 80048d6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048e0:	d108      	bne.n	80048f4 <HAL_UART_Transmit+0x82>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d104      	bne.n	80048f4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	61bb      	str	r3, [r7, #24]
 80048f2:	e003      	b.n	80048fc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048f8:	2300      	movs	r3, #0
 80048fa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004904:	e02a      	b.n	800495c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	9300      	str	r3, [sp, #0]
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	2200      	movs	r2, #0
 800490e:	2180      	movs	r1, #128	; 0x80
 8004910:	68f8      	ldr	r0, [r7, #12]
 8004912:	f000 f840 	bl	8004996 <UART_WaitOnFlagUntilTimeout>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d001      	beq.n	8004920 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e036      	b.n	800498e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10b      	bne.n	800493e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	881b      	ldrh	r3, [r3, #0]
 800492a:	461a      	mov	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004934:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	3302      	adds	r3, #2
 800493a:	61bb      	str	r3, [r7, #24]
 800493c:	e007      	b.n	800494e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	781a      	ldrb	r2, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	3301      	adds	r3, #1
 800494c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004952:	b29b      	uxth	r3, r3
 8004954:	3b01      	subs	r3, #1
 8004956:	b29a      	uxth	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004960:	b29b      	uxth	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1cf      	bne.n	8004906 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	9300      	str	r3, [sp, #0]
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	2200      	movs	r2, #0
 800496e:	2140      	movs	r1, #64	; 0x40
 8004970:	68f8      	ldr	r0, [r7, #12]
 8004972:	f000 f810 	bl	8004996 <UART_WaitOnFlagUntilTimeout>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d001      	beq.n	8004980 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e006      	b.n	800498e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2220      	movs	r2, #32
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004988:	2300      	movs	r3, #0
 800498a:	e000      	b.n	800498e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800498c:	2302      	movs	r3, #2
  }
}
 800498e:	4618      	mov	r0, r3
 8004990:	3720      	adds	r7, #32
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b090      	sub	sp, #64	; 0x40
 800499a:	af00      	add	r7, sp, #0
 800499c:	60f8      	str	r0, [r7, #12]
 800499e:	60b9      	str	r1, [r7, #8]
 80049a0:	603b      	str	r3, [r7, #0]
 80049a2:	4613      	mov	r3, r2
 80049a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049a6:	e050      	b.n	8004a4a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ae:	d04c      	beq.n	8004a4a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80049b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d007      	beq.n	80049c6 <UART_WaitOnFlagUntilTimeout+0x30>
 80049b6:	f7fd f9ff 	bl	8001db8 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d241      	bcs.n	8004a4a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	330c      	adds	r3, #12
 80049cc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d0:	e853 3f00 	ldrex	r3, [r3]
 80049d4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80049d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80049dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	330c      	adds	r3, #12
 80049e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80049e6:	637a      	str	r2, [r7, #52]	; 0x34
 80049e8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80049ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049ee:	e841 2300 	strex	r3, r2, [r1]
 80049f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80049f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1e5      	bne.n	80049c6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	3314      	adds	r3, #20
 8004a00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	e853 3f00 	ldrex	r3, [r3]
 8004a08:	613b      	str	r3, [r7, #16]
   return(result);
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	f023 0301 	bic.w	r3, r3, #1
 8004a10:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	3314      	adds	r3, #20
 8004a18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a1a:	623a      	str	r2, [r7, #32]
 8004a1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a1e:	69f9      	ldr	r1, [r7, #28]
 8004a20:	6a3a      	ldr	r2, [r7, #32]
 8004a22:	e841 2300 	strex	r3, r2, [r1]
 8004a26:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d1e5      	bne.n	80049fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2220      	movs	r2, #32
 8004a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2220      	movs	r2, #32
 8004a3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e00f      	b.n	8004a6a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	4013      	ands	r3, r2
 8004a54:	68ba      	ldr	r2, [r7, #8]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	bf0c      	ite	eq
 8004a5a:	2301      	moveq	r3, #1
 8004a5c:	2300      	movne	r3, #0
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	461a      	mov	r2, r3
 8004a62:	79fb      	ldrb	r3, [r7, #7]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d09f      	beq.n	80049a8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3740      	adds	r7, #64	; 0x40
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
	...

08004a74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a78:	b09f      	sub	sp, #124	; 0x7c
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	691b      	ldr	r3, [r3, #16]
 8004a84:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004a88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a8a:	68d9      	ldr	r1, [r3, #12]
 8004a8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	ea40 0301 	orr.w	r3, r0, r1
 8004a94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a98:	689a      	ldr	r2, [r3, #8]
 8004a9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	431a      	orrs	r2, r3
 8004aa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	431a      	orrs	r2, r3
 8004aa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004aae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004ab8:	f021 010c 	bic.w	r1, r1, #12
 8004abc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ac2:	430b      	orrs	r3, r1
 8004ac4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ac6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004ad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ad2:	6999      	ldr	r1, [r3, #24]
 8004ad4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	ea40 0301 	orr.w	r3, r0, r1
 8004adc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ade:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	4bc5      	ldr	r3, [pc, #788]	; (8004df8 <UART_SetConfig+0x384>)
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d004      	beq.n	8004af2 <UART_SetConfig+0x7e>
 8004ae8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	4bc3      	ldr	r3, [pc, #780]	; (8004dfc <UART_SetConfig+0x388>)
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d103      	bne.n	8004afa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004af2:	f7fe f88d 	bl	8002c10 <HAL_RCC_GetPCLK2Freq>
 8004af6:	6778      	str	r0, [r7, #116]	; 0x74
 8004af8:	e002      	b.n	8004b00 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004afa:	f7fe f875 	bl	8002be8 <HAL_RCC_GetPCLK1Freq>
 8004afe:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b02:	69db      	ldr	r3, [r3, #28]
 8004b04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b08:	f040 80b6 	bne.w	8004c78 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b0e:	461c      	mov	r4, r3
 8004b10:	f04f 0500 	mov.w	r5, #0
 8004b14:	4622      	mov	r2, r4
 8004b16:	462b      	mov	r3, r5
 8004b18:	1891      	adds	r1, r2, r2
 8004b1a:	6439      	str	r1, [r7, #64]	; 0x40
 8004b1c:	415b      	adcs	r3, r3
 8004b1e:	647b      	str	r3, [r7, #68]	; 0x44
 8004b20:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004b24:	1912      	adds	r2, r2, r4
 8004b26:	eb45 0303 	adc.w	r3, r5, r3
 8004b2a:	f04f 0000 	mov.w	r0, #0
 8004b2e:	f04f 0100 	mov.w	r1, #0
 8004b32:	00d9      	lsls	r1, r3, #3
 8004b34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b38:	00d0      	lsls	r0, r2, #3
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	1911      	adds	r1, r2, r4
 8004b40:	6639      	str	r1, [r7, #96]	; 0x60
 8004b42:	416b      	adcs	r3, r5
 8004b44:	667b      	str	r3, [r7, #100]	; 0x64
 8004b46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	f04f 0300 	mov.w	r3, #0
 8004b50:	1891      	adds	r1, r2, r2
 8004b52:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b54:	415b      	adcs	r3, r3
 8004b56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b5c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004b60:	f7fc f89a 	bl	8000c98 <__aeabi_uldivmod>
 8004b64:	4602      	mov	r2, r0
 8004b66:	460b      	mov	r3, r1
 8004b68:	4ba5      	ldr	r3, [pc, #660]	; (8004e00 <UART_SetConfig+0x38c>)
 8004b6a:	fba3 2302 	umull	r2, r3, r3, r2
 8004b6e:	095b      	lsrs	r3, r3, #5
 8004b70:	011e      	lsls	r6, r3, #4
 8004b72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b74:	461c      	mov	r4, r3
 8004b76:	f04f 0500 	mov.w	r5, #0
 8004b7a:	4622      	mov	r2, r4
 8004b7c:	462b      	mov	r3, r5
 8004b7e:	1891      	adds	r1, r2, r2
 8004b80:	6339      	str	r1, [r7, #48]	; 0x30
 8004b82:	415b      	adcs	r3, r3
 8004b84:	637b      	str	r3, [r7, #52]	; 0x34
 8004b86:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004b8a:	1912      	adds	r2, r2, r4
 8004b8c:	eb45 0303 	adc.w	r3, r5, r3
 8004b90:	f04f 0000 	mov.w	r0, #0
 8004b94:	f04f 0100 	mov.w	r1, #0
 8004b98:	00d9      	lsls	r1, r3, #3
 8004b9a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b9e:	00d0      	lsls	r0, r2, #3
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	1911      	adds	r1, r2, r4
 8004ba6:	65b9      	str	r1, [r7, #88]	; 0x58
 8004ba8:	416b      	adcs	r3, r5
 8004baa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	f04f 0300 	mov.w	r3, #0
 8004bb6:	1891      	adds	r1, r2, r2
 8004bb8:	62b9      	str	r1, [r7, #40]	; 0x28
 8004bba:	415b      	adcs	r3, r3
 8004bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004bc2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004bc6:	f7fc f867 	bl	8000c98 <__aeabi_uldivmod>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	460b      	mov	r3, r1
 8004bce:	4b8c      	ldr	r3, [pc, #560]	; (8004e00 <UART_SetConfig+0x38c>)
 8004bd0:	fba3 1302 	umull	r1, r3, r3, r2
 8004bd4:	095b      	lsrs	r3, r3, #5
 8004bd6:	2164      	movs	r1, #100	; 0x64
 8004bd8:	fb01 f303 	mul.w	r3, r1, r3
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	00db      	lsls	r3, r3, #3
 8004be0:	3332      	adds	r3, #50	; 0x32
 8004be2:	4a87      	ldr	r2, [pc, #540]	; (8004e00 <UART_SetConfig+0x38c>)
 8004be4:	fba2 2303 	umull	r2, r3, r2, r3
 8004be8:	095b      	lsrs	r3, r3, #5
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004bf0:	441e      	add	r6, r3
 8004bf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f04f 0100 	mov.w	r1, #0
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	1894      	adds	r4, r2, r2
 8004c00:	623c      	str	r4, [r7, #32]
 8004c02:	415b      	adcs	r3, r3
 8004c04:	627b      	str	r3, [r7, #36]	; 0x24
 8004c06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c0a:	1812      	adds	r2, r2, r0
 8004c0c:	eb41 0303 	adc.w	r3, r1, r3
 8004c10:	f04f 0400 	mov.w	r4, #0
 8004c14:	f04f 0500 	mov.w	r5, #0
 8004c18:	00dd      	lsls	r5, r3, #3
 8004c1a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004c1e:	00d4      	lsls	r4, r2, #3
 8004c20:	4622      	mov	r2, r4
 8004c22:	462b      	mov	r3, r5
 8004c24:	1814      	adds	r4, r2, r0
 8004c26:	653c      	str	r4, [r7, #80]	; 0x50
 8004c28:	414b      	adcs	r3, r1
 8004c2a:	657b      	str	r3, [r7, #84]	; 0x54
 8004c2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	461a      	mov	r2, r3
 8004c32:	f04f 0300 	mov.w	r3, #0
 8004c36:	1891      	adds	r1, r2, r2
 8004c38:	61b9      	str	r1, [r7, #24]
 8004c3a:	415b      	adcs	r3, r3
 8004c3c:	61fb      	str	r3, [r7, #28]
 8004c3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c42:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004c46:	f7fc f827 	bl	8000c98 <__aeabi_uldivmod>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	4b6c      	ldr	r3, [pc, #432]	; (8004e00 <UART_SetConfig+0x38c>)
 8004c50:	fba3 1302 	umull	r1, r3, r3, r2
 8004c54:	095b      	lsrs	r3, r3, #5
 8004c56:	2164      	movs	r1, #100	; 0x64
 8004c58:	fb01 f303 	mul.w	r3, r1, r3
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	00db      	lsls	r3, r3, #3
 8004c60:	3332      	adds	r3, #50	; 0x32
 8004c62:	4a67      	ldr	r2, [pc, #412]	; (8004e00 <UART_SetConfig+0x38c>)
 8004c64:	fba2 2303 	umull	r2, r3, r2, r3
 8004c68:	095b      	lsrs	r3, r3, #5
 8004c6a:	f003 0207 	and.w	r2, r3, #7
 8004c6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4432      	add	r2, r6
 8004c74:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c76:	e0b9      	b.n	8004dec <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c7a:	461c      	mov	r4, r3
 8004c7c:	f04f 0500 	mov.w	r5, #0
 8004c80:	4622      	mov	r2, r4
 8004c82:	462b      	mov	r3, r5
 8004c84:	1891      	adds	r1, r2, r2
 8004c86:	6139      	str	r1, [r7, #16]
 8004c88:	415b      	adcs	r3, r3
 8004c8a:	617b      	str	r3, [r7, #20]
 8004c8c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004c90:	1912      	adds	r2, r2, r4
 8004c92:	eb45 0303 	adc.w	r3, r5, r3
 8004c96:	f04f 0000 	mov.w	r0, #0
 8004c9a:	f04f 0100 	mov.w	r1, #0
 8004c9e:	00d9      	lsls	r1, r3, #3
 8004ca0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ca4:	00d0      	lsls	r0, r2, #3
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	460b      	mov	r3, r1
 8004caa:	eb12 0804 	adds.w	r8, r2, r4
 8004cae:	eb43 0905 	adc.w	r9, r3, r5
 8004cb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f04f 0100 	mov.w	r1, #0
 8004cbc:	f04f 0200 	mov.w	r2, #0
 8004cc0:	f04f 0300 	mov.w	r3, #0
 8004cc4:	008b      	lsls	r3, r1, #2
 8004cc6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004cca:	0082      	lsls	r2, r0, #2
 8004ccc:	4640      	mov	r0, r8
 8004cce:	4649      	mov	r1, r9
 8004cd0:	f7fb ffe2 	bl	8000c98 <__aeabi_uldivmod>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	4b49      	ldr	r3, [pc, #292]	; (8004e00 <UART_SetConfig+0x38c>)
 8004cda:	fba3 2302 	umull	r2, r3, r3, r2
 8004cde:	095b      	lsrs	r3, r3, #5
 8004ce0:	011e      	lsls	r6, r3, #4
 8004ce2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f04f 0100 	mov.w	r1, #0
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	1894      	adds	r4, r2, r2
 8004cf0:	60bc      	str	r4, [r7, #8]
 8004cf2:	415b      	adcs	r3, r3
 8004cf4:	60fb      	str	r3, [r7, #12]
 8004cf6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cfa:	1812      	adds	r2, r2, r0
 8004cfc:	eb41 0303 	adc.w	r3, r1, r3
 8004d00:	f04f 0400 	mov.w	r4, #0
 8004d04:	f04f 0500 	mov.w	r5, #0
 8004d08:	00dd      	lsls	r5, r3, #3
 8004d0a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004d0e:	00d4      	lsls	r4, r2, #3
 8004d10:	4622      	mov	r2, r4
 8004d12:	462b      	mov	r3, r5
 8004d14:	1814      	adds	r4, r2, r0
 8004d16:	64bc      	str	r4, [r7, #72]	; 0x48
 8004d18:	414b      	adcs	r3, r1
 8004d1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	4618      	mov	r0, r3
 8004d22:	f04f 0100 	mov.w	r1, #0
 8004d26:	f04f 0200 	mov.w	r2, #0
 8004d2a:	f04f 0300 	mov.w	r3, #0
 8004d2e:	008b      	lsls	r3, r1, #2
 8004d30:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004d34:	0082      	lsls	r2, r0, #2
 8004d36:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004d3a:	f7fb ffad 	bl	8000c98 <__aeabi_uldivmod>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	4b2f      	ldr	r3, [pc, #188]	; (8004e00 <UART_SetConfig+0x38c>)
 8004d44:	fba3 1302 	umull	r1, r3, r3, r2
 8004d48:	095b      	lsrs	r3, r3, #5
 8004d4a:	2164      	movs	r1, #100	; 0x64
 8004d4c:	fb01 f303 	mul.w	r3, r1, r3
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	011b      	lsls	r3, r3, #4
 8004d54:	3332      	adds	r3, #50	; 0x32
 8004d56:	4a2a      	ldr	r2, [pc, #168]	; (8004e00 <UART_SetConfig+0x38c>)
 8004d58:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5c:	095b      	lsrs	r3, r3, #5
 8004d5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d62:	441e      	add	r6, r3
 8004d64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d66:	4618      	mov	r0, r3
 8004d68:	f04f 0100 	mov.w	r1, #0
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	1894      	adds	r4, r2, r2
 8004d72:	603c      	str	r4, [r7, #0]
 8004d74:	415b      	adcs	r3, r3
 8004d76:	607b      	str	r3, [r7, #4]
 8004d78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d7c:	1812      	adds	r2, r2, r0
 8004d7e:	eb41 0303 	adc.w	r3, r1, r3
 8004d82:	f04f 0400 	mov.w	r4, #0
 8004d86:	f04f 0500 	mov.w	r5, #0
 8004d8a:	00dd      	lsls	r5, r3, #3
 8004d8c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004d90:	00d4      	lsls	r4, r2, #3
 8004d92:	4622      	mov	r2, r4
 8004d94:	462b      	mov	r3, r5
 8004d96:	eb12 0a00 	adds.w	sl, r2, r0
 8004d9a:	eb43 0b01 	adc.w	fp, r3, r1
 8004d9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	4618      	mov	r0, r3
 8004da4:	f04f 0100 	mov.w	r1, #0
 8004da8:	f04f 0200 	mov.w	r2, #0
 8004dac:	f04f 0300 	mov.w	r3, #0
 8004db0:	008b      	lsls	r3, r1, #2
 8004db2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004db6:	0082      	lsls	r2, r0, #2
 8004db8:	4650      	mov	r0, sl
 8004dba:	4659      	mov	r1, fp
 8004dbc:	f7fb ff6c 	bl	8000c98 <__aeabi_uldivmod>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	4b0e      	ldr	r3, [pc, #56]	; (8004e00 <UART_SetConfig+0x38c>)
 8004dc6:	fba3 1302 	umull	r1, r3, r3, r2
 8004dca:	095b      	lsrs	r3, r3, #5
 8004dcc:	2164      	movs	r1, #100	; 0x64
 8004dce:	fb01 f303 	mul.w	r3, r1, r3
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	011b      	lsls	r3, r3, #4
 8004dd6:	3332      	adds	r3, #50	; 0x32
 8004dd8:	4a09      	ldr	r2, [pc, #36]	; (8004e00 <UART_SetConfig+0x38c>)
 8004dda:	fba2 2303 	umull	r2, r3, r2, r3
 8004dde:	095b      	lsrs	r3, r3, #5
 8004de0:	f003 020f 	and.w	r2, r3, #15
 8004de4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4432      	add	r2, r6
 8004dea:	609a      	str	r2, [r3, #8]
}
 8004dec:	bf00      	nop
 8004dee:	377c      	adds	r7, #124	; 0x7c
 8004df0:	46bd      	mov	sp, r7
 8004df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df6:	bf00      	nop
 8004df8:	40011000 	.word	0x40011000
 8004dfc:	40011400 	.word	0x40011400
 8004e00:	51eb851f 	.word	0x51eb851f

08004e04 <_Graph_Print>:
#include <math.h>




void _Graph_Print(graph_t * graph_var, uint32_t color){
 8004e04:	b590      	push	{r4, r7, lr}
 8004e06:	b08b      	sub	sp, #44	; 0x2c
 8004e08:	af02      	add	r7, sp, #8
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
	for(uint16_t i = 0; i < graph_var -> count - 1; i++){
 8004e0e:	2300      	movs	r3, #0
 8004e10:	83fb      	strh	r3, [r7, #30]
 8004e12:	e075      	b.n	8004f00 <_Graph_Print+0xfc>
		int32_t x1 = graph_var -> xAxisPos + graph_var -> xData [i] / graph_var -> xDensity;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	7a9b      	ldrb	r3, [r3, #10]
 8004e18:	ee07 3a90 	vmov	s15, r3
 8004e1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	8bfb      	ldrh	r3, [r7, #30]
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	ed93 6a00 	vldr	s12, [r3]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	edd3 6a03 	vldr	s13, [r3, #12]
 8004e34:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004e38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e40:	ee17 3a90 	vmov	r3, s15
 8004e44:	61bb      	str	r3, [r7, #24]
		int32_t x2 = graph_var -> xAxisPos + graph_var -> xData [i + 1] / graph_var -> xDensity;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	7a9b      	ldrb	r3, [r3, #10]
 8004e4a:	ee07 3a90 	vmov	s15, r3
 8004e4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	8bfb      	ldrh	r3, [r7, #30]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	4413      	add	r3, r2
 8004e5e:	ed93 6a00 	vldr	s12, [r3]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	edd3 6a03 	vldr	s13, [r3, #12]
 8004e68:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004e6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e74:	ee17 3a90 	vmov	r3, s15
 8004e78:	617b      	str	r3, [r7, #20]
		int32_t y1 = graph_var -> yAxisPos - graph_var -> yData [i] / graph_var -> yDensity;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	7adb      	ldrb	r3, [r3, #11]
 8004e7e:	ee07 3a90 	vmov	s15, r3
 8004e82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685a      	ldr	r2, [r3, #4]
 8004e8a:	8bfb      	ldrh	r3, [r7, #30]
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	4413      	add	r3, r2
 8004e90:	ed93 6a00 	vldr	s12, [r3]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	edd3 6a04 	vldr	s13, [r3, #16]
 8004e9a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004e9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ea2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ea6:	ee17 3a90 	vmov	r3, s15
 8004eaa:	613b      	str	r3, [r7, #16]
		int32_t y2 = graph_var -> yAxisPos - graph_var -> yData [i + 1] / graph_var -> yDensity;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	7adb      	ldrb	r3, [r3, #11]
 8004eb0:	ee07 3a90 	vmov	s15, r3
 8004eb4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685a      	ldr	r2, [r3, #4]
 8004ebc:	8bfb      	ldrh	r3, [r7, #30]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	4413      	add	r3, r2
 8004ec4:	ed93 6a00 	vldr	s12, [r3]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	edd3 6a04 	vldr	s13, [r3, #16]
 8004ece:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004ed2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ed6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004eda:	ee17 3a90 	vmov	r3, s15
 8004ede:	60fb      	str	r3, [r7, #12]
		OLED_Line(x1, y1, x2, y2, color);
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	b2d8      	uxtb	r0, r3
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	b2d9      	uxtb	r1, r3
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	b2da      	uxtb	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	b2dc      	uxtb	r4, r3
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	9300      	str	r3, [sp, #0]
 8004ef4:	4623      	mov	r3, r4
 8004ef6:	f001 fae7 	bl	80064c8 <OLED_Line>
	for(uint16_t i = 0; i < graph_var -> count - 1; i++){
 8004efa:	8bfb      	ldrh	r3, [r7, #30]
 8004efc:	3301      	adds	r3, #1
 8004efe:	83fb      	strh	r3, [r7, #30]
 8004f00:	8bfa      	ldrh	r2, [r7, #30]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	891b      	ldrh	r3, [r3, #8]
 8004f06:	3b01      	subs	r3, #1
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	db83      	blt.n	8004e14 <_Graph_Print+0x10>
	}
}
 8004f0c:	bf00      	nop
 8004f0e:	bf00      	nop
 8004f10:	3724      	adds	r7, #36	; 0x24
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd90      	pop	{r4, r7, pc}

08004f16 <_Graph_PrintPoint>:

void _Graph_PrintPoint(graph_t * graph_var, uint16_t idx, uint32_t color){
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b086      	sub	sp, #24
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	60f8      	str	r0, [r7, #12]
 8004f1e:	460b      	mov	r3, r1
 8004f20:	607a      	str	r2, [r7, #4]
 8004f22:	817b      	strh	r3, [r7, #10]
	int32_t x1 = graph_var -> xAxisPos + graph_var -> xData [idx] / graph_var -> xDensity;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	7a9b      	ldrb	r3, [r3, #10]
 8004f28:	ee07 3a90 	vmov	s15, r3
 8004f2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	897b      	ldrh	r3, [r7, #10]
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	4413      	add	r3, r2
 8004f3a:	ed93 6a00 	vldr	s12, [r3]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	edd3 6a03 	vldr	s13, [r3, #12]
 8004f44:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004f48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f50:	ee17 3a90 	vmov	r3, s15
 8004f54:	617b      	str	r3, [r7, #20]
	int32_t y1 = graph_var -> yAxisPos - graph_var -> yData [idx] / graph_var -> yDensity;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	7adb      	ldrb	r3, [r3, #11]
 8004f5a:	ee07 3a90 	vmov	s15, r3
 8004f5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	897b      	ldrh	r3, [r7, #10]
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	4413      	add	r3, r2
 8004f6c:	ed93 6a00 	vldr	s12, [r3]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	edd3 6a04 	vldr	s13, [r3, #16]
 8004f76:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004f7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f82:	ee17 3a90 	vmov	r3, s15
 8004f86:	613b      	str	r3, [r7, #16]
	OLED_Dot(x1, y1, 1, color);
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	b2d8      	uxtb	r0, r3
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	b2d9      	uxtb	r1, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f000 fded 	bl	8005b72 <OLED_Dot>
	OLED_Dot(x1+1, y1, 1, color);
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	b2d8      	uxtb	r0, r3
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	b2d9      	uxtb	r1, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f000 fde3 	bl	8005b72 <OLED_Dot>
	OLED_Dot(x1, y1+1, 1, color);
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	b2d8      	uxtb	r0, r3
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	b2d9      	uxtb	r1, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f000 fdd9 	bl	8005b72 <OLED_Dot>
	OLED_Dot(x1-1, y1, 1, color);
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b2d8      	uxtb	r0, r3
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	b2d9      	uxtb	r1, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f000 fdcf 	bl	8005b72 <OLED_Dot>
	OLED_Dot(x1, y1-1, 1, color);
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	b2d8      	uxtb	r0, r3
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b2d9      	uxtb	r1, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f000 fdc5 	bl	8005b72 <OLED_Dot>
}
 8004fe8:	bf00      	nop
 8004fea:	3718      	adds	r7, #24
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <Graph_PrintPoint>:

void Graph_PrintPoint(graph_t * graph_var, float x, float y, uint32_t color){
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ffc:	edc7 0a01 	vstr	s1, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
	int32_t x1 = graph_var -> xAxisPos + x / graph_var -> xDensity;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	7a9b      	ldrb	r3, [r3, #10]
 8005006:	ee07 3a90 	vmov	s15, r3
 800500a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	edd3 6a03 	vldr	s13, [r3, #12]
 8005014:	ed97 6a02 	vldr	s12, [r7, #8]
 8005018:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800501c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005020:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005024:	ee17 3a90 	vmov	r3, s15
 8005028:	617b      	str	r3, [r7, #20]
	int32_t y1 = graph_var -> yAxisPos - y / graph_var -> yDensity;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	7adb      	ldrb	r3, [r3, #11]
 800502e:	ee07 3a90 	vmov	s15, r3
 8005032:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	edd3 6a04 	vldr	s13, [r3, #16]
 800503c:	ed97 6a01 	vldr	s12, [r7, #4]
 8005040:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005044:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005048:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800504c:	ee17 3a90 	vmov	r3, s15
 8005050:	613b      	str	r3, [r7, #16]
	OLED_Dot(x1, y1, 1, color);
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	b2d8      	uxtb	r0, r3
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	b2d9      	uxtb	r1, r3
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	2201      	movs	r2, #1
 800505e:	f000 fd88 	bl	8005b72 <OLED_Dot>
	OLED_Dot(x1+1, y1, 1, color);
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	b2db      	uxtb	r3, r3
 8005066:	3301      	adds	r3, #1
 8005068:	b2d8      	uxtb	r0, r3
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	b2d9      	uxtb	r1, r3
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2201      	movs	r2, #1
 8005072:	f000 fd7e 	bl	8005b72 <OLED_Dot>
	OLED_Dot(x1, y1+1, 1, color);
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	b2d8      	uxtb	r0, r3
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	b2db      	uxtb	r3, r3
 800507e:	3301      	adds	r3, #1
 8005080:	b2d9      	uxtb	r1, r3
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	2201      	movs	r2, #1
 8005086:	f000 fd74 	bl	8005b72 <OLED_Dot>
	OLED_Dot(x1-1, y1, 1, color);
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	b2db      	uxtb	r3, r3
 800508e:	3b01      	subs	r3, #1
 8005090:	b2d8      	uxtb	r0, r3
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	b2d9      	uxtb	r1, r3
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2201      	movs	r2, #1
 800509a:	f000 fd6a 	bl	8005b72 <OLED_Dot>
	OLED_Dot(x1, y1-1, 1, color);
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	b2d8      	uxtb	r0, r3
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	3b01      	subs	r3, #1
 80050a8:	b2d9      	uxtb	r1, r3
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f000 fd60 	bl	8005b72 <OLED_Dot>
}
 80050b2:	bf00      	nop
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <_Graph_Add>:


void _Graph_Add(graph_t * graph_var, float xData, float yData){
 80050ba:	b580      	push	{r7, lr}
 80050bc:	b084      	sub	sp, #16
 80050be:	af00      	add	r7, sp, #0
 80050c0:	60f8      	str	r0, [r7, #12]
 80050c2:	ed87 0a02 	vstr	s0, [r7, #8]
 80050c6:	edc7 0a01 	vstr	s1, [r7, #4]
	graph_var -> xData = realloc(graph_var -> xData, (graph_var -> count + 1) * sizeof(float));
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	891b      	ldrh	r3, [r3, #8]
 80050d2:	3301      	adds	r3, #1
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	4619      	mov	r1, r3
 80050d8:	4610      	mov	r0, r2
 80050da:	f003 ff61 	bl	8008fa0 <realloc>
 80050de:	4602      	mov	r2, r0
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	601a      	str	r2, [r3, #0]
	graph_var -> yData = realloc(graph_var -> yData, (graph_var -> count + 1) * sizeof(float));
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	891b      	ldrh	r3, [r3, #8]
 80050ec:	3301      	adds	r3, #1
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4619      	mov	r1, r3
 80050f2:	4610      	mov	r0, r2
 80050f4:	f003 ff54 	bl	8008fa0 <realloc>
 80050f8:	4602      	mov	r2, r0
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	605a      	str	r2, [r3, #4]
	graph_var -> xData[graph_var -> count] = xData;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	891b      	ldrh	r3, [r3, #8]
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4413      	add	r3, r2
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	601a      	str	r2, [r3, #0]
	graph_var -> yData[graph_var -> count] = yData;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	685a      	ldr	r2, [r3, #4]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	891b      	ldrh	r3, [r3, #8]
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	601a      	str	r2, [r3, #0]
	graph_var -> count += 1;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	891b      	ldrh	r3, [r3, #8]
 8005122:	3301      	adds	r3, #1
 8005124:	b29a      	uxth	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	811a      	strh	r2, [r3, #8]
}
 800512a:	bf00      	nop
 800512c:	3710      	adds	r7, #16
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}

08005132 <_Graph_Pop>:

void _Graph_Pop(graph_t * graph_var, float * xData, float * yData){
 8005132:	b580      	push	{r7, lr}
 8005134:	b084      	sub	sp, #16
 8005136:	af00      	add	r7, sp, #0
 8005138:	60f8      	str	r0, [r7, #12]
 800513a:	60b9      	str	r1, [r7, #8]
 800513c:	607a      	str	r2, [r7, #4]
	if(graph_var -> count > 0){
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	891b      	ldrh	r3, [r3, #8]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d03d      	beq.n	80051c2 <_Graph_Pop+0x90>
		if(xData != NULL){
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00b      	beq.n	8005164 <_Graph_Pop+0x32>
			*xData = graph_var -> xData[graph_var -> count - 1];
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	891b      	ldrh	r3, [r3, #8]
 8005154:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005158:	3b01      	subs	r3, #1
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	4413      	add	r3, r2
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	601a      	str	r2, [r3, #0]
		}
		if(yData != NULL){
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00b      	beq.n	8005182 <_Graph_Pop+0x50>
			*yData = graph_var -> yData[graph_var -> count - 1];
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	891b      	ldrh	r3, [r3, #8]
 8005172:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005176:	3b01      	subs	r3, #1
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	4413      	add	r3, r2
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	601a      	str	r2, [r3, #0]
		}
		graph_var -> xData = realloc(graph_var -> xData, (graph_var -> count - 1) * sizeof(float));
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	891b      	ldrh	r3, [r3, #8]
 800518a:	3b01      	subs	r3, #1
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	4619      	mov	r1, r3
 8005190:	4610      	mov	r0, r2
 8005192:	f003 ff05 	bl	8008fa0 <realloc>
 8005196:	4602      	mov	r2, r0
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	601a      	str	r2, [r3, #0]
		graph_var -> yData = realloc(graph_var -> yData, (graph_var -> count - 1) * sizeof(float));
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	891b      	ldrh	r3, [r3, #8]
 80051a4:	3b01      	subs	r3, #1
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	4619      	mov	r1, r3
 80051aa:	4610      	mov	r0, r2
 80051ac:	f003 fef8 	bl	8008fa0 <realloc>
 80051b0:	4602      	mov	r2, r0
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	605a      	str	r2, [r3, #4]
		graph_var -> count -= 1;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	891b      	ldrh	r3, [r3, #8]
 80051ba:	3b01      	subs	r3, #1
 80051bc:	b29a      	uxth	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	811a      	strh	r2, [r3, #8]
	}
}
 80051c2:	bf00      	nop
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <_Graph_ChangeDensity>:

static void _Graph_ChangeDensity(struct _graphType * graph_var, float xDen, float yDen){
 80051ca:	b480      	push	{r7}
 80051cc:	b085      	sub	sp, #20
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	ed87 0a02 	vstr	s0, [r7, #8]
 80051d6:	edc7 0a01 	vstr	s1, [r7, #4]
	graph_var -> xDensity = xDen;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	60da      	str	r2, [r3, #12]
	graph_var -> yDensity = yDen;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	611a      	str	r2, [r3, #16]
}
 80051e6:	bf00      	nop
 80051e8:	3714      	adds	r7, #20
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <_Graph_ChangeAxis>:

static void _Graph_ChangeAxis(struct _graphType * graph_var, uint8_t xAxisPos, uint8_t yAxisPos){
 80051f2:	b480      	push	{r7}
 80051f4:	b083      	sub	sp, #12
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
 80051fa:	460b      	mov	r3, r1
 80051fc:	70fb      	strb	r3, [r7, #3]
 80051fe:	4613      	mov	r3, r2
 8005200:	70bb      	strb	r3, [r7, #2]
	graph_var -> xAxisPos = xAxisPos;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	78fa      	ldrb	r2, [r7, #3]
 8005206:	729a      	strb	r2, [r3, #10]
	graph_var -> yAxisPos = yAxisPos;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	78ba      	ldrb	r2, [r7, #2]
 800520c:	72da      	strb	r2, [r3, #11]
}
 800520e:	bf00      	nop
 8005210:	370c      	adds	r7, #12
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
	...

0800521c <_Graph_Init>:


graph_t * _Graph_Init(float * xData, float * yData, uint16_t count, uint8_t xAxisPos, uint8_t yAxisPos, float xDen, float yDen){
 800521c:	b580      	push	{r7, lr}
 800521e:	b088      	sub	sp, #32
 8005220:	af00      	add	r7, sp, #0
 8005222:	6178      	str	r0, [r7, #20]
 8005224:	6139      	str	r1, [r7, #16]
 8005226:	4611      	mov	r1, r2
 8005228:	461a      	mov	r2, r3
 800522a:	ed87 0a02 	vstr	s0, [r7, #8]
 800522e:	edc7 0a01 	vstr	s1, [r7, #4]
 8005232:	460b      	mov	r3, r1
 8005234:	81fb      	strh	r3, [r7, #14]
 8005236:	4613      	mov	r3, r2
 8005238:	737b      	strb	r3, [r7, #13]
	//   malloc     .      .
	graph_t * graph_var = (graph_t *)malloc(sizeof(graph_t));
 800523a:	2028      	movs	r0, #40	; 0x28
 800523c:	f003 f8fe 	bl	800843c <malloc>
 8005240:	4603      	mov	r3, r0
 8005242:	61bb      	str	r3, [r7, #24]
	graph_var -> xData = (float *) malloc(sizeof(float) * count);
 8005244:	89fb      	ldrh	r3, [r7, #14]
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	4618      	mov	r0, r3
 800524a:	f003 f8f7 	bl	800843c <malloc>
 800524e:	4603      	mov	r3, r0
 8005250:	461a      	mov	r2, r3
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	601a      	str	r2, [r3, #0]
	graph_var -> yData = (float *) malloc(sizeof(float) * count);
 8005256:	89fb      	ldrh	r3, [r7, #14]
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	4618      	mov	r0, r3
 800525c:	f003 f8ee 	bl	800843c <malloc>
 8005260:	4603      	mov	r3, r0
 8005262:	461a      	mov	r2, r3
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	605a      	str	r2, [r3, #4]
	for(uint16_t i = 0; i < count; i++){
 8005268:	2300      	movs	r3, #0
 800526a:	83fb      	strh	r3, [r7, #30]
 800526c:	e018      	b.n	80052a0 <_Graph_Init+0x84>
		graph_var -> xData[i] = xData[i];
 800526e:	8bfb      	ldrh	r3, [r7, #30]
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	441a      	add	r2, r3
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	6819      	ldr	r1, [r3, #0]
 800527a:	8bfb      	ldrh	r3, [r7, #30]
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	440b      	add	r3, r1
 8005280:	6812      	ldr	r2, [r2, #0]
 8005282:	601a      	str	r2, [r3, #0]
		graph_var -> yData[i] = yData[i];
 8005284:	8bfb      	ldrh	r3, [r7, #30]
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	693a      	ldr	r2, [r7, #16]
 800528a:	441a      	add	r2, r3
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	6859      	ldr	r1, [r3, #4]
 8005290:	8bfb      	ldrh	r3, [r7, #30]
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	440b      	add	r3, r1
 8005296:	6812      	ldr	r2, [r2, #0]
 8005298:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < count; i++){
 800529a:	8bfb      	ldrh	r3, [r7, #30]
 800529c:	3301      	adds	r3, #1
 800529e:	83fb      	strh	r3, [r7, #30]
 80052a0:	8bfa      	ldrh	r2, [r7, #30]
 80052a2:	89fb      	ldrh	r3, [r7, #14]
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d3e2      	bcc.n	800526e <_Graph_Init+0x52>
	}
	graph_var -> count = count;
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	89fa      	ldrh	r2, [r7, #14]
 80052ac:	811a      	strh	r2, [r3, #8]
	graph_var -> xAxisPos = xAxisPos;
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	7b7a      	ldrb	r2, [r7, #13]
 80052b2:	729a      	strb	r2, [r3, #10]
	graph_var -> yAxisPos = yAxisPos;
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80052ba:	72da      	strb	r2, [r3, #11]
	graph_var -> xDensity = xDen;
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	68ba      	ldr	r2, [r7, #8]
 80052c0:	60da      	str	r2, [r3, #12]
	graph_var -> yDensity = yDen;
 80052c2:	69bb      	ldr	r3, [r7, #24]
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	611a      	str	r2, [r3, #16]
	graph_var -> Print = _Graph_Print;
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	4a09      	ldr	r2, [pc, #36]	; (80052f0 <_Graph_Init+0xd4>)
 80052cc:	615a      	str	r2, [r3, #20]
	graph_var -> Add = _Graph_Add;
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	4a08      	ldr	r2, [pc, #32]	; (80052f4 <_Graph_Init+0xd8>)
 80052d2:	619a      	str	r2, [r3, #24]
	graph_var -> Pop = _Graph_Pop;
 80052d4:	69bb      	ldr	r3, [r7, #24]
 80052d6:	4a08      	ldr	r2, [pc, #32]	; (80052f8 <_Graph_Init+0xdc>)
 80052d8:	61da      	str	r2, [r3, #28]
	graph_var -> ChangeDensity = _Graph_ChangeDensity;
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	4a07      	ldr	r2, [pc, #28]	; (80052fc <_Graph_Init+0xe0>)
 80052de:	621a      	str	r2, [r3, #32]
	graph_var -> ChangeAxis = _Graph_ChangeAxis;
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	4a07      	ldr	r2, [pc, #28]	; (8005300 <_Graph_Init+0xe4>)
 80052e4:	625a      	str	r2, [r3, #36]	; 0x24

	return graph_var;
 80052e6:	69bb      	ldr	r3, [r7, #24]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3720      	adds	r7, #32
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	08004e05 	.word	0x08004e05
 80052f4:	080050bb 	.word	0x080050bb
 80052f8:	08005133 	.word	0x08005133
 80052fc:	080051cb 	.word	0x080051cb
 8005300:	080051f3 	.word	0x080051f3

08005304 <Graph_Delete>:
	graph_var -> Pop = _Graph_Pop;
	return graph_var;
}


void Graph_Delete(graph_t * graph_var){
 8005304:	b580      	push	{r7, lr}
 8005306:	b082      	sub	sp, #8
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
	free(graph_var -> xData);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4618      	mov	r0, r3
 8005312:	f003 f89b 	bl	800844c <free>
	free(graph_var -> yData);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	4618      	mov	r0, r3
 800531c:	f003 f896 	bl	800844c <free>
	free(graph_var);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f003 f893 	bl	800844c <free>
}
 8005326:	bf00      	nop
 8005328:	3708      	adds	r7, #8
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
	...

08005330 <Graph_UI>:
	return _Graph_Init(xData, yData, number + 1, xAxisPos, yAxisPos, xDen, yDen);
}

//Graph_UI     .    xData, yData   .
//  UI     .       .
void Graph_UI(graph_t * gr){
 8005330:	b580      	push	{r7, lr}
 8005332:	b088      	sub	sp, #32
 8005334:	af02      	add	r7, sp, #8
 8005336:	6078      	str	r0, [r7, #4]
	uint16_t idx = 0;
 8005338:	2300      	movs	r3, #0
 800533a:	82fb      	strh	r3, [r7, #22]
	OLED_Line(0, 53, 95, 53, 0xFF00FF);
 800533c:	f04f 13ff 	mov.w	r3, #16711935	; 0xff00ff
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	2335      	movs	r3, #53	; 0x35
 8005344:	225f      	movs	r2, #95	; 0x5f
 8005346:	2135      	movs	r1, #53	; 0x35
 8005348:	2000      	movs	r0, #0
 800534a:	f001 f8bd 	bl	80064c8 <OLED_Line>
	gr -> Print(gr, 0x0000FF);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	21ff      	movs	r1, #255	; 0xff
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	4798      	blx	r3
	_Graph_PrintPoint(gr, idx, 0xFF8800);
 8005358:	8afb      	ldrh	r3, [r7, #22]
 800535a:	4a8b      	ldr	r2, [pc, #556]	; (8005588 <Graph_UI+0x258>)
 800535c:	4619      	mov	r1, r3
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7ff fdd9 	bl	8004f16 <_Graph_PrintPoint>
	OLED_Printf("/s/p$60<$6F>");
 8005364:	4889      	ldr	r0, [pc, #548]	; (800558c <Graph_UI+0x25c>)
 8005366:	f000 fcfd 	bl	8005d64 <OLED_Printf>
	OLED_Printf("/s$62/rx:%d$68/yy:%d", (int)gr->xData[idx], (int)gr->yData[idx]);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	8afb      	ldrh	r3, [r7, #22]
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	4413      	add	r3, r2
 8005374:	edd3 7a00 	vldr	s15, [r3]
 8005378:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	8afb      	ldrh	r3, [r7, #22]
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	4413      	add	r3, r2
 8005386:	edd3 7a00 	vldr	s15, [r3]
 800538a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800538e:	ee17 2a90 	vmov	r2, s15
 8005392:	ee17 1a10 	vmov	r1, s14
 8005396:	487e      	ldr	r0, [pc, #504]	; (8005590 <Graph_UI+0x260>)
 8005398:	f000 fce4 	bl	8005d64 <OLED_Printf>
	uint32_t pTime = HAL_GetTick();
 800539c:	f7fc fd0c 	bl	8001db8 <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]
	uint32_t state = 0;
 80053a2:	2300      	movs	r3, #0
 80053a4:	60fb      	str	r3, [r7, #12]
	for(;;){
		uint16_t sw = Switch_Read();
 80053a6:	f001 fa7b 	bl	80068a0 <Switch_Read>
 80053aa:	4603      	mov	r3, r0
 80053ac:	817b      	strh	r3, [r7, #10]
		if((sw == SW_TOP || sw == SW_TOP_LONG) && idx < gr->count - 1 && state == 0){
 80053ae:	897b      	ldrh	r3, [r7, #10]
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d002      	beq.n	80053ba <Graph_UI+0x8a>
 80053b4:	897b      	ldrh	r3, [r7, #10]
 80053b6:	2b22      	cmp	r3, #34	; 0x22
 80053b8:	d141      	bne.n	800543e <Graph_UI+0x10e>
 80053ba:	8afa      	ldrh	r2, [r7, #22]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	891b      	ldrh	r3, [r3, #8]
 80053c0:	3b01      	subs	r3, #1
 80053c2:	429a      	cmp	r2, r3
 80053c4:	da3b      	bge.n	800543e <Graph_UI+0x10e>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d138      	bne.n	800543e <Graph_UI+0x10e>
			idx ++;
 80053cc:	8afb      	ldrh	r3, [r7, #22]
 80053ce:	3301      	adds	r3, #1
 80053d0:	82fb      	strh	r3, [r7, #22]
			OLED_Clear();
 80053d2:	f000 fa69 	bl	80058a8 <OLED_Clear>
			OLED_Line(0, 53, 95, 53, 0xFF00FF);
 80053d6:	f04f 13ff 	mov.w	r3, #16711935	; 0xff00ff
 80053da:	9300      	str	r3, [sp, #0]
 80053dc:	2335      	movs	r3, #53	; 0x35
 80053de:	225f      	movs	r2, #95	; 0x5f
 80053e0:	2135      	movs	r1, #53	; 0x35
 80053e2:	2000      	movs	r0, #0
 80053e4:	f001 f870 	bl	80064c8 <OLED_Line>
			gr -> Print(gr, 0x0000FF);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	695b      	ldr	r3, [r3, #20]
 80053ec:	21ff      	movs	r1, #255	; 0xff
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	4798      	blx	r3
			_Graph_PrintPoint(gr, idx, 0xFF8800);
 80053f2:	8afb      	ldrh	r3, [r7, #22]
 80053f4:	4a64      	ldr	r2, [pc, #400]	; (8005588 <Graph_UI+0x258>)
 80053f6:	4619      	mov	r1, r3
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f7ff fd8c 	bl	8004f16 <_Graph_PrintPoint>
			OLED_Printf("/s/p$60<$6F>");
 80053fe:	4863      	ldr	r0, [pc, #396]	; (800558c <Graph_UI+0x25c>)
 8005400:	f000 fcb0 	bl	8005d64 <OLED_Printf>
			OLED_Printf("/s$62/rx:%d$68/yy:%d", (int)gr->xData[idx], (int)gr->yData[idx]);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	8afb      	ldrh	r3, [r7, #22]
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	4413      	add	r3, r2
 800540e:	edd3 7a00 	vldr	s15, [r3]
 8005412:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685a      	ldr	r2, [r3, #4]
 800541a:	8afb      	ldrh	r3, [r7, #22]
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	4413      	add	r3, r2
 8005420:	edd3 7a00 	vldr	s15, [r3]
 8005424:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005428:	ee17 2a90 	vmov	r2, s15
 800542c:	ee17 1a10 	vmov	r1, s14
 8005430:	4857      	ldr	r0, [pc, #348]	; (8005590 <Graph_UI+0x260>)
 8005432:	f000 fc97 	bl	8005d64 <OLED_Printf>
			pTime = HAL_GetTick();
 8005436:	f7fc fcbf 	bl	8001db8 <HAL_GetTick>
 800543a:	6138      	str	r0, [r7, #16]
 800543c:	e19e      	b.n	800577c <Graph_UI+0x44c>
		}
		else if((sw == SW_BOTTOM || sw == SW_BOTTOM_LONG) && idx > 0 && state == 0){
 800543e:	897b      	ldrh	r3, [r7, #10]
 8005440:	2b08      	cmp	r3, #8
 8005442:	d002      	beq.n	800544a <Graph_UI+0x11a>
 8005444:	897b      	ldrh	r3, [r7, #10]
 8005446:	2b28      	cmp	r3, #40	; 0x28
 8005448:	d13e      	bne.n	80054c8 <Graph_UI+0x198>
 800544a:	8afb      	ldrh	r3, [r7, #22]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d03b      	beq.n	80054c8 <Graph_UI+0x198>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d138      	bne.n	80054c8 <Graph_UI+0x198>
			idx --;
 8005456:	8afb      	ldrh	r3, [r7, #22]
 8005458:	3b01      	subs	r3, #1
 800545a:	82fb      	strh	r3, [r7, #22]
			OLED_Clear();
 800545c:	f000 fa24 	bl	80058a8 <OLED_Clear>
			OLED_Line(0, 53, 95, 53, 0xFF00FF);
 8005460:	f04f 13ff 	mov.w	r3, #16711935	; 0xff00ff
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	2335      	movs	r3, #53	; 0x35
 8005468:	225f      	movs	r2, #95	; 0x5f
 800546a:	2135      	movs	r1, #53	; 0x35
 800546c:	2000      	movs	r0, #0
 800546e:	f001 f82b 	bl	80064c8 <OLED_Line>
			gr -> Print(gr, 0x0000FF);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	21ff      	movs	r1, #255	; 0xff
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	4798      	blx	r3
			_Graph_PrintPoint(gr, idx, 0xFF8800);
 800547c:	8afb      	ldrh	r3, [r7, #22]
 800547e:	4a42      	ldr	r2, [pc, #264]	; (8005588 <Graph_UI+0x258>)
 8005480:	4619      	mov	r1, r3
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f7ff fd47 	bl	8004f16 <_Graph_PrintPoint>
			OLED_Printf("/s/p$60<$6F>");
 8005488:	4840      	ldr	r0, [pc, #256]	; (800558c <Graph_UI+0x25c>)
 800548a:	f000 fc6b 	bl	8005d64 <OLED_Printf>
			OLED_Printf("/s$62/rx:%d$68/yy:%d", (int)gr->xData[idx], (int)gr->yData[idx]);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	8afb      	ldrh	r3, [r7, #22]
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	4413      	add	r3, r2
 8005498:	edd3 7a00 	vldr	s15, [r3]
 800549c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685a      	ldr	r2, [r3, #4]
 80054a4:	8afb      	ldrh	r3, [r7, #22]
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	4413      	add	r3, r2
 80054aa:	edd3 7a00 	vldr	s15, [r3]
 80054ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80054b2:	ee17 2a90 	vmov	r2, s15
 80054b6:	ee17 1a10 	vmov	r1, s14
 80054ba:	4835      	ldr	r0, [pc, #212]	; (8005590 <Graph_UI+0x260>)
 80054bc:	f000 fc52 	bl	8005d64 <OLED_Printf>
			pTime = HAL_GetTick();
 80054c0:	f7fc fc7a 	bl	8001db8 <HAL_GetTick>
 80054c4:	6138      	str	r0, [r7, #16]
 80054c6:	e159      	b.n	800577c <Graph_UI+0x44c>
		}
		else if((sw == SW_TOP || sw == SW_TOP_LONG) && gr->yData[idx] < 305.0f && state == 1){
 80054c8:	897b      	ldrh	r3, [r7, #10]
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d002      	beq.n	80054d4 <Graph_UI+0x1a4>
 80054ce:	897b      	ldrh	r3, [r7, #10]
 80054d0:	2b22      	cmp	r3, #34	; 0x22
 80054d2:	d163      	bne.n	800559c <Graph_UI+0x26c>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685a      	ldr	r2, [r3, #4]
 80054d8:	8afb      	ldrh	r3, [r7, #22]
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	4413      	add	r3, r2
 80054de:	edd3 7a00 	vldr	s15, [r3]
 80054e2:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8005594 <Graph_UI+0x264>
 80054e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ee:	d555      	bpl.n	800559c <Graph_UI+0x26c>
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d152      	bne.n	800559c <Graph_UI+0x26c>
			gr->yData[idx] += 5.0f;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	8afb      	ldrh	r3, [r7, #22]
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	4413      	add	r3, r2
 8005500:	edd3 7a00 	vldr	s15, [r3]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	8afb      	ldrh	r3, [r7, #22]
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	4413      	add	r3, r2
 800550e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8005512:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005516:	edc3 7a00 	vstr	s15, [r3]
			OLED_Clear();
 800551a:	f000 f9c5 	bl	80058a8 <OLED_Clear>
			OLED_Line(0, 53, 95, 53, 0xFF00FF);
 800551e:	f04f 13ff 	mov.w	r3, #16711935	; 0xff00ff
 8005522:	9300      	str	r3, [sp, #0]
 8005524:	2335      	movs	r3, #53	; 0x35
 8005526:	225f      	movs	r2, #95	; 0x5f
 8005528:	2135      	movs	r1, #53	; 0x35
 800552a:	2000      	movs	r0, #0
 800552c:	f000 ffcc 	bl	80064c8 <OLED_Line>
			gr -> Print(gr, 0x0000FF);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	695b      	ldr	r3, [r3, #20]
 8005534:	21ff      	movs	r1, #255	; 0xff
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	4798      	blx	r3
			_Graph_PrintPoint(gr, idx, 0x00FFFF);
 800553a:	8afb      	ldrh	r3, [r7, #22]
 800553c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005540:	4619      	mov	r1, r3
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f7ff fce7 	bl	8004f16 <_Graph_PrintPoint>
			OLED_Printf("/s/p$60<$6F>");
 8005548:	4810      	ldr	r0, [pc, #64]	; (800558c <Graph_UI+0x25c>)
 800554a:	f000 fc0b 	bl	8005d64 <OLED_Printf>
			OLED_Printf("/s$62/yx:%d$68/ry:%d", (int)gr->xData[idx], (int)gr->yData[idx]);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	8afb      	ldrh	r3, [r7, #22]
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	4413      	add	r3, r2
 8005558:	edd3 7a00 	vldr	s15, [r3]
 800555c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	8afb      	ldrh	r3, [r7, #22]
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	4413      	add	r3, r2
 800556a:	edd3 7a00 	vldr	s15, [r3]
 800556e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005572:	ee17 2a90 	vmov	r2, s15
 8005576:	ee17 1a10 	vmov	r1, s14
 800557a:	4807      	ldr	r0, [pc, #28]	; (8005598 <Graph_UI+0x268>)
 800557c:	f000 fbf2 	bl	8005d64 <OLED_Printf>
			pTime = HAL_GetTick();
 8005580:	f7fc fc1a 	bl	8001db8 <HAL_GetTick>
 8005584:	6138      	str	r0, [r7, #16]
 8005586:	e0f9      	b.n	800577c <Graph_UI+0x44c>
 8005588:	00ff8800 	.word	0x00ff8800
 800558c:	0800b2c8 	.word	0x0800b2c8
 8005590:	0800b2d8 	.word	0x0800b2d8
 8005594:	43988000 	.word	0x43988000
 8005598:	0800b2f0 	.word	0x0800b2f0
		}
		else if((sw == SW_BOTTOM || sw == SW_BOTTOM_LONG) && gr->yData[idx] > 5.0f && state == 1){
 800559c:	897b      	ldrh	r3, [r7, #10]
 800559e:	2b08      	cmp	r3, #8
 80055a0:	d002      	beq.n	80055a8 <Graph_UI+0x278>
 80055a2:	897b      	ldrh	r3, [r7, #10]
 80055a4:	2b28      	cmp	r3, #40	; 0x28
 80055a6:	d159      	bne.n	800565c <Graph_UI+0x32c>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	8afb      	ldrh	r3, [r7, #22]
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	4413      	add	r3, r2
 80055b2:	edd3 7a00 	vldr	s15, [r3]
 80055b6:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80055ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055c2:	dd4b      	ble.n	800565c <Graph_UI+0x32c>
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d148      	bne.n	800565c <Graph_UI+0x32c>
			gr->yData[idx] -= 5.0f;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685a      	ldr	r2, [r3, #4]
 80055ce:	8afb      	ldrh	r3, [r7, #22]
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	4413      	add	r3, r2
 80055d4:	edd3 7a00 	vldr	s15, [r3]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	8afb      	ldrh	r3, [r7, #22]
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	4413      	add	r3, r2
 80055e2:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80055e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80055ea:	edc3 7a00 	vstr	s15, [r3]
			OLED_Clear();
 80055ee:	f000 f95b 	bl	80058a8 <OLED_Clear>
			OLED_Line(0, 53, 95, 53, 0xFF00FF);
 80055f2:	f04f 13ff 	mov.w	r3, #16711935	; 0xff00ff
 80055f6:	9300      	str	r3, [sp, #0]
 80055f8:	2335      	movs	r3, #53	; 0x35
 80055fa:	225f      	movs	r2, #95	; 0x5f
 80055fc:	2135      	movs	r1, #53	; 0x35
 80055fe:	2000      	movs	r0, #0
 8005600:	f000 ff62 	bl	80064c8 <OLED_Line>
			gr -> Print(gr, 0x0000FF);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	695b      	ldr	r3, [r3, #20]
 8005608:	21ff      	movs	r1, #255	; 0xff
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	4798      	blx	r3
			_Graph_PrintPoint(gr, idx, 0x00FFFF);
 800560e:	8afb      	ldrh	r3, [r7, #22]
 8005610:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005614:	4619      	mov	r1, r3
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7ff fc7d 	bl	8004f16 <_Graph_PrintPoint>
			OLED_Printf("/s/p$60<$6F>");
 800561c:	4865      	ldr	r0, [pc, #404]	; (80057b4 <Graph_UI+0x484>)
 800561e:	f000 fba1 	bl	8005d64 <OLED_Printf>
			OLED_Printf("/s$62/yx:%d$68/ry:%d", (int)gr->xData[idx], (int)gr->yData[idx]);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	8afb      	ldrh	r3, [r7, #22]
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	4413      	add	r3, r2
 800562c:	edd3 7a00 	vldr	s15, [r3]
 8005630:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	8afb      	ldrh	r3, [r7, #22]
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4413      	add	r3, r2
 800563e:	edd3 7a00 	vldr	s15, [r3]
 8005642:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005646:	ee17 2a90 	vmov	r2, s15
 800564a:	ee17 1a10 	vmov	r1, s14
 800564e:	485a      	ldr	r0, [pc, #360]	; (80057b8 <Graph_UI+0x488>)
 8005650:	f000 fb88 	bl	8005d64 <OLED_Printf>
			pTime = HAL_GetTick();
 8005654:	f7fc fbb0 	bl	8001db8 <HAL_GetTick>
 8005658:	6138      	str	r0, [r7, #16]
 800565a:	e08f      	b.n	800577c <Graph_UI+0x44c>
		}
		else if(sw == SW_ENTER){
 800565c:	897b      	ldrh	r3, [r7, #10]
 800565e:	2b04      	cmp	r3, #4
 8005660:	d14c      	bne.n	80056fc <Graph_UI+0x3cc>
			state = !state;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2b00      	cmp	r3, #0
 8005666:	bf0c      	ite	eq
 8005668:	2301      	moveq	r3, #1
 800566a:	2300      	movne	r3, #0
 800566c:	b2db      	uxtb	r3, r3
 800566e:	60fb      	str	r3, [r7, #12]
			_Graph_PrintPoint(gr, idx, state ? 0x00FFFF : 0xFF8800);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d002      	beq.n	800567c <Graph_UI+0x34c>
 8005676:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800567a:	e000      	b.n	800567e <Graph_UI+0x34e>
 800567c:	4a4f      	ldr	r2, [pc, #316]	; (80057bc <Graph_UI+0x48c>)
 800567e:	8afb      	ldrh	r3, [r7, #22]
 8005680:	4619      	mov	r1, r3
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f7ff fc47 	bl	8004f16 <_Graph_PrintPoint>
			OLED_Printf("/s/p$60<$6F>");
 8005688:	484a      	ldr	r0, [pc, #296]	; (80057b4 <Graph_UI+0x484>)
 800568a:	f000 fb6b 	bl	8005d64 <OLED_Printf>
			if(state){
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d019      	beq.n	80056c8 <Graph_UI+0x398>
				OLED_Printf("/s$62/yx:%d$68/ry:%d", (int)gr->xData[idx], (int)gr->yData[idx]);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	8afb      	ldrh	r3, [r7, #22]
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	4413      	add	r3, r2
 800569e:	edd3 7a00 	vldr	s15, [r3]
 80056a2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	8afb      	ldrh	r3, [r7, #22]
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	4413      	add	r3, r2
 80056b0:	edd3 7a00 	vldr	s15, [r3]
 80056b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80056b8:	ee17 2a90 	vmov	r2, s15
 80056bc:	ee17 1a10 	vmov	r1, s14
 80056c0:	483d      	ldr	r0, [pc, #244]	; (80057b8 <Graph_UI+0x488>)
 80056c2:	f000 fb4f 	bl	8005d64 <OLED_Printf>
 80056c6:	e059      	b.n	800577c <Graph_UI+0x44c>
			}
			else{
				OLED_Printf("/s$62/rx:%d$68/yy:%d", (int)gr->xData[idx], (int)gr->yData[idx]);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	8afb      	ldrh	r3, [r7, #22]
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4413      	add	r3, r2
 80056d2:	edd3 7a00 	vldr	s15, [r3]
 80056d6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	685a      	ldr	r2, [r3, #4]
 80056de:	8afb      	ldrh	r3, [r7, #22]
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	4413      	add	r3, r2
 80056e4:	edd3 7a00 	vldr	s15, [r3]
 80056e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80056ec:	ee17 2a90 	vmov	r2, s15
 80056f0:	ee17 1a10 	vmov	r1, s14
 80056f4:	4832      	ldr	r0, [pc, #200]	; (80057c0 <Graph_UI+0x490>)
 80056f6:	f000 fb35 	bl	8005d64 <OLED_Printf>
 80056fa:	e03f      	b.n	800577c <Graph_UI+0x44c>
			}
		}
		else if(sw == SW_LEFT){
 80056fc:	897b      	ldrh	r3, [r7, #10]
 80056fe:	2b10      	cmp	r3, #16
 8005700:	d053      	beq.n	80057aa <Graph_UI+0x47a>
			break;
		}
		else if(sw == SW_RIGHT){
 8005702:	897b      	ldrh	r3, [r7, #10]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d139      	bne.n	800577c <Graph_UI+0x44c>
			Heat(gr);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f002 fb7d 	bl	8007e08 <Heat>

			OLED_Clear();
 800570e:	f000 f8cb 	bl	80058a8 <OLED_Clear>
			OLED_Line(0, 53, 95, 53, 0xFF00FF);
 8005712:	f04f 13ff 	mov.w	r3, #16711935	; 0xff00ff
 8005716:	9300      	str	r3, [sp, #0]
 8005718:	2335      	movs	r3, #53	; 0x35
 800571a:	225f      	movs	r2, #95	; 0x5f
 800571c:	2135      	movs	r1, #53	; 0x35
 800571e:	2000      	movs	r0, #0
 8005720:	f000 fed2 	bl	80064c8 <OLED_Line>
			gr -> Print(gr, 0x0000FF);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	21ff      	movs	r1, #255	; 0xff
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	4798      	blx	r3
			_Graph_PrintPoint(gr, idx, 0xFF8800);
 800572e:	8afb      	ldrh	r3, [r7, #22]
 8005730:	4a22      	ldr	r2, [pc, #136]	; (80057bc <Graph_UI+0x48c>)
 8005732:	4619      	mov	r1, r3
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f7ff fbee 	bl	8004f16 <_Graph_PrintPoint>
			OLED_Printf("/s/p$60<$6F>");
 800573a:	481e      	ldr	r0, [pc, #120]	; (80057b4 <Graph_UI+0x484>)
 800573c:	f000 fb12 	bl	8005d64 <OLED_Printf>
			OLED_Printf("/s$62/rx:%d$68/yy:%d", (int)gr->xData[idx], (int)gr->yData[idx]);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	8afb      	ldrh	r3, [r7, #22]
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4413      	add	r3, r2
 800574a:	edd3 7a00 	vldr	s15, [r3]
 800574e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	8afb      	ldrh	r3, [r7, #22]
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4413      	add	r3, r2
 800575c:	edd3 7a00 	vldr	s15, [r3]
 8005760:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005764:	ee17 2a90 	vmov	r2, s15
 8005768:	ee17 1a10 	vmov	r1, s14
 800576c:	4814      	ldr	r0, [pc, #80]	; (80057c0 <Graph_UI+0x490>)
 800576e:	f000 faf9 	bl	8005d64 <OLED_Printf>
			pTime = HAL_GetTick();
 8005772:	f7fc fb21 	bl	8001db8 <HAL_GetTick>
 8005776:	6138      	str	r0, [r7, #16]
			state = 0;
 8005778:	2300      	movs	r3, #0
 800577a:	60fb      	str	r3, [r7, #12]
		}
		if(HAL_GetTick() - pTime > 10){
 800577c:	f7fc fb1c 	bl	8001db8 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b0a      	cmp	r3, #10
 8005788:	f67f ae0d 	bls.w	80053a6 <Graph_UI+0x76>
			pTime += 10;
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	330a      	adds	r3, #10
 8005790:	613b      	str	r3, [r7, #16]
			Switch_LED_Temperature(gr->yData[idx]);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	685a      	ldr	r2, [r3, #4]
 8005796:	8afb      	ldrh	r3, [r7, #22]
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	4413      	add	r3, r2
 800579c:	edd3 7a00 	vldr	s15, [r3]
 80057a0:	eeb0 0a67 	vmov.f32	s0, s15
 80057a4:	f000 ffbe 	bl	8006724 <Switch_LED_Temperature>
	for(;;){
 80057a8:	e5fd      	b.n	80053a6 <Graph_UI+0x76>
			break;
 80057aa:	bf00      	nop
		}

	}


}
 80057ac:	bf00      	nop
 80057ae:	3718      	adds	r7, #24
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	0800b2c8 	.word	0x0800b2c8
 80057b8:	0800b2f0 	.word	0x0800b2f0
 80057bc:	00ff8800 	.word	0x00ff8800
 80057c0:	0800b2d8 	.word	0x0800b2d8

080057c4 <OLED_CS_Set>:
		0x7C, 0x7C, 0x7C, 0x7C, 0x7C, //Full Square(/Q)
		0x7C, 0x44, 0x44, 0x44, 0x7C, //Empty Square(/q)
		0x38, 0x7C, 0x7C, 0x7C, 0x38, //Full Circle(/*)
};

static void inline OLED_CS_Set(uint8_t state){
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	4603      	mov	r3, r0
 80057cc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, state);
 80057ce:	79fb      	ldrb	r3, [r7, #7]
 80057d0:	461a      	mov	r2, r3
 80057d2:	2104      	movs	r1, #4
 80057d4:	4803      	ldr	r0, [pc, #12]	; (80057e4 <OLED_CS_Set+0x20>)
 80057d6:	f7fc fdcd 	bl	8002374 <HAL_GPIO_WritePin>
}
 80057da:	bf00      	nop
 80057dc:	3708      	adds	r7, #8
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	40020400 	.word	0x40020400

080057e8 <OLED_DC_Set>:

static void inline OLED_DC_Set(uint8_t state){
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	4603      	mov	r3, r0
 80057f0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, state);
 80057f2:	79fb      	ldrb	r3, [r7, #7]
 80057f4:	461a      	mov	r2, r3
 80057f6:	2110      	movs	r1, #16
 80057f8:	4803      	ldr	r0, [pc, #12]	; (8005808 <OLED_DC_Set+0x20>)
 80057fa:	f7fc fdbb 	bl	8002374 <HAL_GPIO_WritePin>
}
 80057fe:	bf00      	nop
 8005800:	3708      	adds	r7, #8
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	40020000 	.word	0x40020000

0800580c <OLED_RS_Set>:

static void inline OLED_RS_Set(uint8_t state){
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	4603      	mov	r3, r0
 8005814:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(OLED_RS_GPIO_Port, OLED_RS_Pin, state);
 8005816:	79fb      	ldrb	r3, [r7, #7]
 8005818:	461a      	mov	r2, r3
 800581a:	2102      	movs	r1, #2
 800581c:	4803      	ldr	r0, [pc, #12]	; (800582c <OLED_RS_Set+0x20>)
 800581e:	f7fc fda9 	bl	8002374 <HAL_GPIO_WritePin>
}
 8005822:	bf00      	nop
 8005824:	3708      	adds	r7, #8
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	40020000 	.word	0x40020000

08005830 <OLED_Send>:

static void inline OLED_Send(uint8_t data){
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	4603      	mov	r3, r0
 8005838:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 800583a:	b672      	cpsid	i
}
 800583c:	bf00      	nop
	__disable_irq();//     .
	OLED_CS_Set(0);//OLED    CS Low  .
 800583e:	2000      	movs	r0, #0
 8005840:	f7ff ffc0 	bl	80057c4 <OLED_CS_Set>
	HAL_SPI_Transmit(&hspi2, &data, 1, 1);
 8005844:	1df9      	adds	r1, r7, #7
 8005846:	2301      	movs	r3, #1
 8005848:	2201      	movs	r2, #1
 800584a:	4806      	ldr	r0, [pc, #24]	; (8005864 <OLED_Send+0x34>)
 800584c:	f7fd fa7d 	bl	8002d4a <HAL_SPI_Transmit>
	OLED_CS_Set(1);//   CS High      .
 8005850:	2001      	movs	r0, #1
 8005852:	f7ff ffb7 	bl	80057c4 <OLED_CS_Set>
  __ASM volatile ("cpsie i" : : : "memory");
 8005856:	b662      	cpsie	i
}
 8005858:	bf00      	nop
	__enable_irq();
}
 800585a:	bf00      	nop
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	20000520 	.word	0x20000520

08005868 <OLED_WriteCommand>:

static void inline OLED_WriteCommand(uint8_t data){
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	4603      	mov	r3, r0
 8005870:	71fb      	strb	r3, [r7, #7]
	OLED_DC_Set(0);
 8005872:	2000      	movs	r0, #0
 8005874:	f7ff ffb8 	bl	80057e8 <OLED_DC_Set>
	OLED_Send(data);
 8005878:	79fb      	ldrb	r3, [r7, #7]
 800587a:	4618      	mov	r0, r3
 800587c:	f7ff ffd8 	bl	8005830 <OLED_Send>
}
 8005880:	bf00      	nop
 8005882:	3708      	adds	r7, #8
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <OLED_WriteData>:

static void inline OLED_WriteData(uint8_t data){
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	4603      	mov	r3, r0
 8005890:	71fb      	strb	r3, [r7, #7]
	OLED_DC_Set(1);
 8005892:	2001      	movs	r0, #1
 8005894:	f7ff ffa8 	bl	80057e8 <OLED_DC_Set>
	OLED_Send(data);
 8005898:	79fb      	ldrb	r3, [r7, #7]
 800589a:	4618      	mov	r0, r3
 800589c:	f7ff ffc8 	bl	8005830 <OLED_Send>
}
 80058a0:	bf00      	nop
 80058a2:	3708      	adds	r7, #8
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <OLED_Clear>:

void OLED_Clear(){
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
	OLED_row = 1;
 80058ae:	4b12      	ldr	r3, [pc, #72]	; (80058f8 <OLED_Clear+0x50>)
 80058b0:	2201      	movs	r2, #1
 80058b2:	701a      	strb	r2, [r3, #0]
	OLED_col = 1;
 80058b4:	4b11      	ldr	r3, [pc, #68]	; (80058fc <OLED_Clear+0x54>)
 80058b6:	2201      	movs	r2, #1
 80058b8:	701a      	strb	r2, [r3, #0]
	OLED_charColor = 0xFFFFFF;
 80058ba:	4b11      	ldr	r3, [pc, #68]	; (8005900 <OLED_Clear+0x58>)
 80058bc:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 80058c0:	601a      	str	r2, [r3, #0]
	OLED_charPoint = 2;
 80058c2:	4b10      	ldr	r3, [pc, #64]	; (8005904 <OLED_Clear+0x5c>)
 80058c4:	2202      	movs	r2, #2
 80058c6:	701a      	strb	r2, [r3, #0]
	OLED_AddrWindow(0, 0, 96, 64);
 80058c8:	2340      	movs	r3, #64	; 0x40
 80058ca:	2260      	movs	r2, #96	; 0x60
 80058cc:	2100      	movs	r1, #0
 80058ce:	2000      	movs	r0, #0
 80058d0:	f000 f8a1 	bl	8005a16 <OLED_AddrWindow>
	for(int i=0; i<12288; i++){
 80058d4:	2300      	movs	r3, #0
 80058d6:	607b      	str	r3, [r7, #4]
 80058d8:	e005      	b.n	80058e6 <OLED_Clear+0x3e>
		OLED_WriteData(0);
 80058da:	2000      	movs	r0, #0
 80058dc:	f7ff ffd4 	bl	8005888 <OLED_WriteData>
	for(int i=0; i<12288; i++){
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	3301      	adds	r3, #1
 80058e4:	607b      	str	r3, [r7, #4]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80058ec:	dbf5      	blt.n	80058da <OLED_Clear+0x32>
	}
}
 80058ee:	bf00      	nop
 80058f0:	bf00      	nop
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}
 80058f8:	20000009 	.word	0x20000009
 80058fc:	2000000a 	.word	0x2000000a
 8005900:	2000000c 	.word	0x2000000c
 8005904:	20000010 	.word	0x20000010

08005908 <OLED_Begin>:

void OLED_Begin(){
 8005908:	b580      	push	{r7, lr}
 800590a:	af00      	add	r7, sp, #0
	//15ms  
	HAL_Delay(100);
 800590c:	2064      	movs	r0, #100	; 0x64
 800590e:	f7fc fa5f 	bl	8001dd0 <HAL_Delay>

	// ()
	OLED_CS_Set(1);
 8005912:	2001      	movs	r0, #1
 8005914:	f7ff ff56 	bl	80057c4 <OLED_CS_Set>
	OLED_RS_Set(0);
 8005918:	2000      	movs	r0, #0
 800591a:	f7ff ff77 	bl	800580c <OLED_RS_Set>
	HAL_Delay(3);
 800591e:	2003      	movs	r0, #3
 8005920:	f7fc fa56 	bl	8001dd0 <HAL_Delay>
	OLED_RS_Set(1);
 8005924:	2001      	movs	r0, #1
 8005926:	f7ff ff71 	bl	800580c <OLED_RS_Set>

	//  
	OLED_WriteCommand(0xAE);
 800592a:	20ae      	movs	r0, #174	; 0xae
 800592c:	f7ff ff9c 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xA0);
 8005930:	20a0      	movs	r0, #160	; 0xa0
 8005932:	f7ff ff99 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x72);
 8005936:	2072      	movs	r0, #114	; 0x72
 8005938:	f7ff ff96 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xA1);
 800593c:	20a1      	movs	r0, #161	; 0xa1
 800593e:	f7ff ff93 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 8005942:	2000      	movs	r0, #0
 8005944:	f7ff ff90 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xA2);
 8005948:	20a2      	movs	r0, #162	; 0xa2
 800594a:	f7ff ff8d 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 800594e:	2000      	movs	r0, #0
 8005950:	f7ff ff8a 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xA4);
 8005954:	20a4      	movs	r0, #164	; 0xa4
 8005956:	f7ff ff87 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xA8);
 800595a:	20a8      	movs	r0, #168	; 0xa8
 800595c:	f7ff ff84 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 8005960:	203f      	movs	r0, #63	; 0x3f
 8005962:	f7ff ff81 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xAD);
 8005966:	20ad      	movs	r0, #173	; 0xad
 8005968:	f7ff ff7e 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x8E);
 800596c:	208e      	movs	r0, #142	; 0x8e
 800596e:	f7ff ff7b 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xB0);
 8005972:	20b0      	movs	r0, #176	; 0xb0
 8005974:	f7ff ff78 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x0B);
 8005978:	200b      	movs	r0, #11
 800597a:	f7ff ff75 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xB1);
 800597e:	20b1      	movs	r0, #177	; 0xb1
 8005980:	f7ff ff72 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x31);
 8005984:	2031      	movs	r0, #49	; 0x31
 8005986:	f7ff ff6f 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xB3);
 800598a:	20b3      	movs	r0, #179	; 0xb3
 800598c:	f7ff ff6c 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xF0);
 8005990:	20f0      	movs	r0, #240	; 0xf0
 8005992:	f7ff ff69 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x8A);
 8005996:	208a      	movs	r0, #138	; 0x8a
 8005998:	f7ff ff66 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x64);
 800599c:	2064      	movs	r0, #100	; 0x64
 800599e:	f7ff ff63 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x8B);
 80059a2:	208b      	movs	r0, #139	; 0x8b
 80059a4:	f7ff ff60 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x78);
 80059a8:	2078      	movs	r0, #120	; 0x78
 80059aa:	f7ff ff5d 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x8C);
 80059ae:	208c      	movs	r0, #140	; 0x8c
 80059b0:	f7ff ff5a 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x64);
 80059b4:	2064      	movs	r0, #100	; 0x64
 80059b6:	f7ff ff57 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xBB);
 80059ba:	20bb      	movs	r0, #187	; 0xbb
 80059bc:	f7ff ff54 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x3A);
 80059c0:	203a      	movs	r0, #58	; 0x3a
 80059c2:	f7ff ff51 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0xBE);
 80059c6:	20be      	movs	r0, #190	; 0xbe
 80059c8:	f7ff ff4e 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x3E);
 80059cc:	203e      	movs	r0, #62	; 0x3e
 80059ce:	f7ff ff4b 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x87);
 80059d2:	2087      	movs	r0, #135	; 0x87
 80059d4:	f7ff ff48 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x06);
 80059d8:	2006      	movs	r0, #6
 80059da:	f7ff ff45 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x81);
 80059de:	2081      	movs	r0, #129	; 0x81
 80059e0:	f7ff ff42 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x91);
 80059e4:	2091      	movs	r0, #145	; 0x91
 80059e6:	f7ff ff3f 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x82);
 80059ea:	2082      	movs	r0, #130	; 0x82
 80059ec:	f7ff ff3c 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x50);
 80059f0:	2050      	movs	r0, #80	; 0x50
 80059f2:	f7ff ff39 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x83);
 80059f6:	2083      	movs	r0, #131	; 0x83
 80059f8:	f7ff ff36 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x7D);
 80059fc:	207d      	movs	r0, #125	; 0x7d
 80059fe:	f7ff ff33 	bl	8005868 <OLED_WriteCommand>

	OLED_Clear();
 8005a02:	f7ff ff51 	bl	80058a8 <OLED_Clear>
	OLED_WriteCommand(0xAF);
 8005a06:	20af      	movs	r0, #175	; 0xaf
 8005a08:	f7ff ff2e 	bl	8005868 <OLED_WriteCommand>
	HAL_Delay(100);
 8005a0c:	2064      	movs	r0, #100	; 0x64
 8005a0e:	f7fc f9df 	bl	8001dd0 <HAL_Delay>

}
 8005a12:	bf00      	nop
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <OLED_AddrWindow>:

void OLED_AddrWindow(uint8_t x, uint8_t y, uint8_t w, uint8_t h){
 8005a16:	b590      	push	{r4, r7, lr}
 8005a18:	b085      	sub	sp, #20
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	4604      	mov	r4, r0
 8005a1e:	4608      	mov	r0, r1
 8005a20:	4611      	mov	r1, r2
 8005a22:	461a      	mov	r2, r3
 8005a24:	4623      	mov	r3, r4
 8005a26:	71fb      	strb	r3, [r7, #7]
 8005a28:	4603      	mov	r3, r0
 8005a2a:	71bb      	strb	r3, [r7, #6]
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	717b      	strb	r3, [r7, #5]
 8005a30:	4613      	mov	r3, r2
 8005a32:	713b      	strb	r3, [r7, #4]
	uint8_t x1 = x;
 8005a34:	79fb      	ldrb	r3, [r7, #7]
 8005a36:	73fb      	strb	r3, [r7, #15]
	uint8_t y1 = y;
 8005a38:	79bb      	ldrb	r3, [r7, #6]
 8005a3a:	73bb      	strb	r3, [r7, #14]
	if(x1 > 95){
 8005a3c:	7bfb      	ldrb	r3, [r7, #15]
 8005a3e:	2b5f      	cmp	r3, #95	; 0x5f
 8005a40:	d901      	bls.n	8005a46 <OLED_AddrWindow+0x30>
		x1 = 95;
 8005a42:	235f      	movs	r3, #95	; 0x5f
 8005a44:	73fb      	strb	r3, [r7, #15]
	}
	if(y1 > 63){
 8005a46:	7bbb      	ldrb	r3, [r7, #14]
 8005a48:	2b3f      	cmp	r3, #63	; 0x3f
 8005a4a:	d901      	bls.n	8005a50 <OLED_AddrWindow+0x3a>
		y1 = 63;
 8005a4c:	233f      	movs	r3, #63	; 0x3f
 8005a4e:	73bb      	strb	r3, [r7, #14]
	}

	uint8_t x2 = x + w - 1;
 8005a50:	79fa      	ldrb	r2, [r7, #7]
 8005a52:	797b      	ldrb	r3, [r7, #5]
 8005a54:	4413      	add	r3, r2
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	737b      	strb	r3, [r7, #13]
	uint8_t y2 = y + h - 1;
 8005a5c:	79ba      	ldrb	r2, [r7, #6]
 8005a5e:	793b      	ldrb	r3, [r7, #4]
 8005a60:	4413      	add	r3, r2
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	3b01      	subs	r3, #1
 8005a66:	733b      	strb	r3, [r7, #12]
	if(x2>95)
 8005a68:	7b7b      	ldrb	r3, [r7, #13]
 8005a6a:	2b5f      	cmp	r3, #95	; 0x5f
 8005a6c:	d901      	bls.n	8005a72 <OLED_AddrWindow+0x5c>
		x2 = 95;
 8005a6e:	235f      	movs	r3, #95	; 0x5f
 8005a70:	737b      	strb	r3, [r7, #13]
	if(y2>63)
 8005a72:	7b3b      	ldrb	r3, [r7, #12]
 8005a74:	2b3f      	cmp	r3, #63	; 0x3f
 8005a76:	d901      	bls.n	8005a7c <OLED_AddrWindow+0x66>
		y2 = 63;
 8005a78:	233f      	movs	r3, #63	; 0x3f
 8005a7a:	733b      	strb	r3, [r7, #12]

	if(x1>x2){
 8005a7c:	7bfa      	ldrb	r2, [r7, #15]
 8005a7e:	7b7b      	ldrb	r3, [r7, #13]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d905      	bls.n	8005a90 <OLED_AddrWindow+0x7a>
		uint8_t temp = x2;
 8005a84:	7b7b      	ldrb	r3, [r7, #13]
 8005a86:	72fb      	strb	r3, [r7, #11]
		x2=x1;
 8005a88:	7bfb      	ldrb	r3, [r7, #15]
 8005a8a:	737b      	strb	r3, [r7, #13]
		x1=temp;
 8005a8c:	7afb      	ldrb	r3, [r7, #11]
 8005a8e:	73fb      	strb	r3, [r7, #15]
	}
	if(y1>y2){
 8005a90:	7bba      	ldrb	r2, [r7, #14]
 8005a92:	7b3b      	ldrb	r3, [r7, #12]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d905      	bls.n	8005aa4 <OLED_AddrWindow+0x8e>
		uint8_t temp = y2;
 8005a98:	7b3b      	ldrb	r3, [r7, #12]
 8005a9a:	72bb      	strb	r3, [r7, #10]
		y2=y1;
 8005a9c:	7bbb      	ldrb	r3, [r7, #14]
 8005a9e:	733b      	strb	r3, [r7, #12]
		y1=temp;
 8005aa0:	7abb      	ldrb	r3, [r7, #10]
 8005aa2:	73bb      	strb	r3, [r7, #14]
	}

	OLED_WriteCommand(0x15);
 8005aa4:	2015      	movs	r0, #21
 8005aa6:	f7ff fedf 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(x1);
 8005aaa:	7bfb      	ldrb	r3, [r7, #15]
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7ff fedb 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(x2);
 8005ab2:	7b7b      	ldrb	r3, [r7, #13]
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f7ff fed7 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(0x75);
 8005aba:	2075      	movs	r0, #117	; 0x75
 8005abc:	f7ff fed4 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(y1);
 8005ac0:	7bbb      	ldrb	r3, [r7, #14]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7ff fed0 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(y2);
 8005ac8:	7b3b      	ldrb	r3, [r7, #12]
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7ff fecc 	bl	8005868 <OLED_WriteCommand>
}
 8005ad0:	bf00      	nop
 8005ad2:	3714      	adds	r7, #20
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd90      	pop	{r4, r7, pc}

08005ad8 <OLED_Rectangle>:



void OLED_Rectangle(uint8_t x, uint8_t y, uint8_t w, uint8_t h, int32_t color){
 8005ad8:	b590      	push	{r4, r7, lr}
 8005ada:	b089      	sub	sp, #36	; 0x24
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	4604      	mov	r4, r0
 8005ae0:	4608      	mov	r0, r1
 8005ae2:	4611      	mov	r1, r2
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	4623      	mov	r3, r4
 8005ae8:	71fb      	strb	r3, [r7, #7]
 8005aea:	4603      	mov	r3, r0
 8005aec:	71bb      	strb	r3, [r7, #6]
 8005aee:	460b      	mov	r3, r1
 8005af0:	717b      	strb	r3, [r7, #5]
 8005af2:	4613      	mov	r3, r2
 8005af4:	713b      	strb	r3, [r7, #4]
	OLED_AddrWindow(x, y, w, h);
 8005af6:	793b      	ldrb	r3, [r7, #4]
 8005af8:	797a      	ldrb	r2, [r7, #5]
 8005afa:	79b9      	ldrb	r1, [r7, #6]
 8005afc:	79f8      	ldrb	r0, [r7, #7]
 8005afe:	f7ff ff8a 	bl	8005a16 <OLED_AddrWindow>
	uint32_t red = (color >> 19) & 0x1F;
 8005b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b04:	14db      	asrs	r3, r3, #19
 8005b06:	f003 031f 	and.w	r3, r3, #31
 8005b0a:	61bb      	str	r3, [r7, #24]
	uint32_t gre = (color >> 10) & 0x3F;
 8005b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b0e:	129b      	asrs	r3, r3, #10
 8005b10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b14:	617b      	str	r3, [r7, #20]
	uint32_t blu = (color >> 3) & 0x1F;
 8005b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b18:	10db      	asrs	r3, r3, #3
 8005b1a:	f003 031f 	and.w	r3, r3, #31
 8005b1e:	613b      	str	r3, [r7, #16]
	uint32_t data = (red << 11) | (gre << 5) | blu;
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	02da      	lsls	r2, r3, #11
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	015b      	lsls	r3, r3, #5
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	693a      	ldr	r2, [r7, #16]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	60fb      	str	r3, [r7, #12]
	uint16_t size = (uint32_t)w * (uint32_t)h;
 8005b30:	797b      	ldrb	r3, [r7, #5]
 8005b32:	b29a      	uxth	r2, r3
 8005b34:	793b      	ldrb	r3, [r7, #4]
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	fb12 f303 	smulbb	r3, r2, r3
 8005b3c:	817b      	strh	r3, [r7, #10]
	for(uint16_t i=0; i<size; i++){
 8005b3e:	2300      	movs	r3, #0
 8005b40:	83fb      	strh	r3, [r7, #30]
 8005b42:	e00d      	b.n	8005b60 <OLED_Rectangle+0x88>
		OLED_WriteData(data >> 8);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	0a1b      	lsrs	r3, r3, #8
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f7ff fe9c 	bl	8005888 <OLED_WriteData>
		OLED_WriteData(data & 0xFF);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff fe97 	bl	8005888 <OLED_WriteData>
	for(uint16_t i=0; i<size; i++){
 8005b5a:	8bfb      	ldrh	r3, [r7, #30]
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	83fb      	strh	r3, [r7, #30]
 8005b60:	8bfa      	ldrh	r2, [r7, #30]
 8005b62:	897b      	ldrh	r3, [r7, #10]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d3ed      	bcc.n	8005b44 <OLED_Rectangle+0x6c>
	}
}
 8005b68:	bf00      	nop
 8005b6a:	bf00      	nop
 8005b6c:	3724      	adds	r7, #36	; 0x24
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd90      	pop	{r4, r7, pc}

08005b72 <OLED_Dot>:


void OLED_Dot(uint8_t x,uint8_t y,uint8_t size, uint32_t color){
 8005b72:	b590      	push	{r4, r7, lr}
 8005b74:	b085      	sub	sp, #20
 8005b76:	af02      	add	r7, sp, #8
 8005b78:	603b      	str	r3, [r7, #0]
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	71fb      	strb	r3, [r7, #7]
 8005b7e:	460b      	mov	r3, r1
 8005b80:	71bb      	strb	r3, [r7, #6]
 8005b82:	4613      	mov	r3, r2
 8005b84:	717b      	strb	r3, [r7, #5]
	OLED_Rectangle(x, y, size, size, color);
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	797c      	ldrb	r4, [r7, #5]
 8005b8a:	797a      	ldrb	r2, [r7, #5]
 8005b8c:	79b9      	ldrb	r1, [r7, #6]
 8005b8e:	79f8      	ldrb	r0, [r7, #7]
 8005b90:	9300      	str	r3, [sp, #0]
 8005b92:	4623      	mov	r3, r4
 8005b94:	f7ff ffa0 	bl	8005ad8 <OLED_Rectangle>
}
 8005b98:	bf00      	nop
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd90      	pop	{r4, r7, pc}

08005ba0 <OLED_WriteChar>:


void OLED_WriteChar(int16_t ch){
 8005ba0:	b590      	push	{r4, r7, lr}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	80fb      	strh	r3, [r7, #6]
	if(ch <= -1 && ch >= -3){
 8005baa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	da09      	bge.n	8005bc6 <OLED_WriteChar+0x26>
 8005bb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bb6:	f113 0f03 	cmn.w	r3, #3
 8005bba:	db04      	blt.n	8005bc6 <OLED_WriteChar+0x26>
		ch = 131 + ch;
 8005bbc:	88fb      	ldrh	r3, [r7, #6]
 8005bbe:	3383      	adds	r3, #131	; 0x83
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	80fb      	strh	r3, [r7, #6]
 8005bc4:	e009      	b.n	8005bda <OLED_WriteChar+0x3a>
	}
	else if(ch < 32 || ch >= 128){
 8005bc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bca:	2b1f      	cmp	r3, #31
 8005bcc:	dd03      	ble.n	8005bd6 <OLED_WriteChar+0x36>
 8005bce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bd2:	2b7f      	cmp	r3, #127	; 0x7f
 8005bd4:	dd01      	ble.n	8005bda <OLED_WriteChar+0x3a>
		ch = 63;
 8005bd6:	233f      	movs	r3, #63	; 0x3f
 8005bd8:	80fb      	strh	r3, [r7, #6]
	}

	ch -= 32;
 8005bda:	88fb      	ldrh	r3, [r7, #6]
 8005bdc:	3b20      	subs	r3, #32
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	80fb      	strh	r3, [r7, #6]
	for(uint8_t i=0; i<5; i++){
 8005be2:	2300      	movs	r3, #0
 8005be4:	73fb      	strb	r3, [r7, #15]
 8005be6:	e03d      	b.n	8005c64 <OLED_WriteChar+0xc4>
		uint8_t byte = characters[ch * 5 + i];
 8005be8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005bec:	4613      	mov	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	441a      	add	r2, r3
 8005bf2:	7bfb      	ldrb	r3, [r7, #15]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	4a25      	ldr	r2, [pc, #148]	; (8005c8c <OLED_WriteChar+0xec>)
 8005bf8:	5cd3      	ldrb	r3, [r2, r3]
 8005bfa:	737b      	strb	r3, [r7, #13]
		for(uint8_t j=0; j<8; j++){
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	73bb      	strb	r3, [r7, #14]
 8005c00:	e02a      	b.n	8005c58 <OLED_WriteChar+0xb8>
			OLED_Dot(OLED_col + i * OLED_charPoint, OLED_row + j * OLED_charPoint, OLED_charPoint, \
 8005c02:	4b23      	ldr	r3, [pc, #140]	; (8005c90 <OLED_WriteChar+0xf0>)
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	7bfa      	ldrb	r2, [r7, #15]
 8005c08:	fb12 f303 	smulbb	r3, r2, r3
 8005c0c:	b2da      	uxtb	r2, r3
 8005c0e:	4b21      	ldr	r3, [pc, #132]	; (8005c94 <OLED_WriteChar+0xf4>)
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	4413      	add	r3, r2
 8005c14:	b2d8      	uxtb	r0, r3
 8005c16:	4b1e      	ldr	r3, [pc, #120]	; (8005c90 <OLED_WriteChar+0xf0>)
 8005c18:	781b      	ldrb	r3, [r3, #0]
 8005c1a:	7bba      	ldrb	r2, [r7, #14]
 8005c1c:	fb12 f303 	smulbb	r3, r2, r3
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	4b1d      	ldr	r3, [pc, #116]	; (8005c98 <OLED_WriteChar+0xf8>)
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	4413      	add	r3, r2
 8005c28:	b2d9      	uxtb	r1, r3
 8005c2a:	4b19      	ldr	r3, [pc, #100]	; (8005c90 <OLED_WriteChar+0xf0>)
 8005c2c:	781c      	ldrb	r4, [r3, #0]
					((byte>>(7-j))&0x01) ? OLED_charColor : OLED_bgColor);
 8005c2e:	7b7a      	ldrb	r2, [r7, #13]
 8005c30:	7bbb      	ldrb	r3, [r7, #14]
 8005c32:	f1c3 0307 	rsb	r3, r3, #7
 8005c36:	fa42 f303 	asr.w	r3, r2, r3
 8005c3a:	f003 0301 	and.w	r3, r3, #1
			OLED_Dot(OLED_col + i * OLED_charPoint, OLED_row + j * OLED_charPoint, OLED_charPoint, \
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d002      	beq.n	8005c48 <OLED_WriteChar+0xa8>
 8005c42:	4b16      	ldr	r3, [pc, #88]	; (8005c9c <OLED_WriteChar+0xfc>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	e001      	b.n	8005c4c <OLED_WriteChar+0xac>
 8005c48:	4b15      	ldr	r3, [pc, #84]	; (8005ca0 <OLED_WriteChar+0x100>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4622      	mov	r2, r4
 8005c4e:	f7ff ff90 	bl	8005b72 <OLED_Dot>
		for(uint8_t j=0; j<8; j++){
 8005c52:	7bbb      	ldrb	r3, [r7, #14]
 8005c54:	3301      	adds	r3, #1
 8005c56:	73bb      	strb	r3, [r7, #14]
 8005c58:	7bbb      	ldrb	r3, [r7, #14]
 8005c5a:	2b07      	cmp	r3, #7
 8005c5c:	d9d1      	bls.n	8005c02 <OLED_WriteChar+0x62>
	for(uint8_t i=0; i<5; i++){
 8005c5e:	7bfb      	ldrb	r3, [r7, #15]
 8005c60:	3301      	adds	r3, #1
 8005c62:	73fb      	strb	r3, [r7, #15]
 8005c64:	7bfb      	ldrb	r3, [r7, #15]
 8005c66:	2b04      	cmp	r3, #4
 8005c68:	d9be      	bls.n	8005be8 <OLED_WriteChar+0x48>
		}
	}
	OLED_col += 6 * OLED_charPoint;
 8005c6a:	4b09      	ldr	r3, [pc, #36]	; (8005c90 <OLED_WriteChar+0xf0>)
 8005c6c:	781b      	ldrb	r3, [r3, #0]
 8005c6e:	461a      	mov	r2, r3
 8005c70:	0052      	lsls	r2, r2, #1
 8005c72:	4413      	add	r3, r2
 8005c74:	005b      	lsls	r3, r3, #1
 8005c76:	b2da      	uxtb	r2, r3
 8005c78:	4b06      	ldr	r3, [pc, #24]	; (8005c94 <OLED_WriteChar+0xf4>)
 8005c7a:	781b      	ldrb	r3, [r3, #0]
 8005c7c:	4413      	add	r3, r2
 8005c7e:	b2da      	uxtb	r2, r3
 8005c80:	4b04      	ldr	r3, [pc, #16]	; (8005c94 <OLED_WriteChar+0xf4>)
 8005c82:	701a      	strb	r2, [r3, #0]

}
 8005c84:	bf00      	nop
 8005c86:	3714      	adds	r7, #20
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd90      	pop	{r4, r7, pc}
 8005c8c:	20000014 	.word	0x20000014
 8005c90:	20000010 	.word	0x20000010
 8005c94:	2000000a 	.word	0x2000000a
 8005c98:	20000009 	.word	0x20000009
 8005c9c:	2000000c 	.word	0x2000000c
 8005ca0:	20000500 	.word	0x20000500

08005ca4 <str2hex>:


static int str2hex(char * str){
 8005ca4:	b480      	push	{r7}
 8005ca6:	b085      	sub	sp, #20
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
	int result = 0;
 8005cac:	2300      	movs	r3, #0
 8005cae:	60fb      	str	r3, [r7, #12]
	for(int i=0; str[i]; i++){
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	60bb      	str	r3, [r7, #8]
 8005cb4:	e049      	b.n	8005d4a <str2hex+0xa6>
		if(str[i] >= '0' && str[i] <= '9'){
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	687a      	ldr	r2, [r7, #4]
 8005cba:	4413      	add	r3, r2
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	2b2f      	cmp	r3, #47	; 0x2f
 8005cc0:	d911      	bls.n	8005ce6 <str2hex+0x42>
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	781b      	ldrb	r3, [r3, #0]
 8005cca:	2b39      	cmp	r3, #57	; 0x39
 8005ccc:	d80b      	bhi.n	8005ce6 <str2hex+0x42>
			result <<= 4;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	011b      	lsls	r3, r3, #4
 8005cd2:	60fb      	str	r3, [r7, #12]
			result |= str[i] - '0';
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	4413      	add	r3, r2
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	3b30      	subs	r3, #48	; 0x30
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
 8005ce4:	e02e      	b.n	8005d44 <str2hex+0xa0>
		}
		else if(str[i] >= 'A' && str[i] <= 'F'){
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	4413      	add	r3, r2
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	2b40      	cmp	r3, #64	; 0x40
 8005cf0:	d911      	bls.n	8005d16 <str2hex+0x72>
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	2b46      	cmp	r3, #70	; 0x46
 8005cfc:	d80b      	bhi.n	8005d16 <str2hex+0x72>
			result <<= 4;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	011b      	lsls	r3, r3, #4
 8005d02:	60fb      	str	r3, [r7, #12]
			result |= str[i] - 'A' + 10;
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	4413      	add	r3, r2
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	3b37      	subs	r3, #55	; 0x37
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	60fb      	str	r3, [r7, #12]
 8005d14:	e016      	b.n	8005d44 <str2hex+0xa0>
		}
		else if(str[i] >= 'a' && str[i] <= 'f'){
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	2b60      	cmp	r3, #96	; 0x60
 8005d20:	d910      	bls.n	8005d44 <str2hex+0xa0>
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	4413      	add	r3, r2
 8005d28:	781b      	ldrb	r3, [r3, #0]
 8005d2a:	2b66      	cmp	r3, #102	; 0x66
 8005d2c:	d80a      	bhi.n	8005d44 <str2hex+0xa0>
			result <<= 4;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	011b      	lsls	r3, r3, #4
 8005d32:	60fb      	str	r3, [r7, #12]
			result |= str[i] - 'a' + 10;
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	4413      	add	r3, r2
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	3b57      	subs	r3, #87	; 0x57
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	60fb      	str	r3, [r7, #12]
	for(int i=0; str[i]; i++){
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	3301      	adds	r3, #1
 8005d48:	60bb      	str	r3, [r7, #8]
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	4413      	add	r3, r2
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1af      	bne.n	8005cb6 <str2hex+0x12>
		}
	}
	return result;
 8005d56:	68fb      	ldr	r3, [r7, #12]
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3714      	adds	r7, #20
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <OLED_Printf>:

#define OLED
void OLED_Printf(const char * format, ...){
 8005d64:	b40f      	push	{r0, r1, r2, r3}
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b0c4      	sub	sp, #272	; 0x110
 8005d6a:	af00      	add	r7, sp, #0
	/*
	 * buffer   static  ,   4GB     
	 * STM32F411      128kB       .
	 */
	char buffer[256] = { 0 };
 8005d6c:	f107 030c 	add.w	r3, r7, #12
 8005d70:	2200      	movs	r2, #0
 8005d72:	601a      	str	r2, [r3, #0]
 8005d74:	3304      	adds	r3, #4
 8005d76:	22fc      	movs	r2, #252	; 0xfc
 8005d78:	2100      	movs	r1, #0
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f002 fb6e 	bl	800845c <memset>

	//    buffer .
	va_list args;
	va_start(args, format);
 8005d80:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 8005d84:	f107 0308 	add.w	r3, r7, #8
 8005d88:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, format, args);
 8005d8a:	f107 0308 	add.w	r3, r7, #8
 8005d8e:	f107 000c 	add.w	r0, r7, #12
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 8005d98:	f003 f944 	bl	8009024 <vsiprintf>
//#ifdef OLED
//	oled_row = 0;
//	oled_col = 0;
//#endif
	//   /0, /1     .
	for (char *c = buffer; *c; c++) {
 8005d9c:	f107 030c 	add.w	r3, r7, #12
 8005da0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8005da4:	e37a      	b.n	800649c <OLED_Printf+0x738>
		if (*c == '/' && (*(c + 1) >= '0' && *(c + 1) <= '6')) {//  7 /   3
 8005da6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005daa:	781b      	ldrb	r3, [r3, #0]
 8005dac:	2b2f      	cmp	r3, #47	; 0x2f
 8005dae:	d13c      	bne.n	8005e2a <OLED_Printf+0xc6>
 8005db0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005db4:	3301      	adds	r3, #1
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	2b2f      	cmp	r3, #47	; 0x2f
 8005dba:	d936      	bls.n	8005e2a <OLED_Printf+0xc6>
 8005dbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	2b36      	cmp	r3, #54	; 0x36
 8005dc6:	d830      	bhi.n	8005e2a <OLED_Printf+0xc6>
			OLED_row = 1 + 9 * OLED_charPoint * (*(c + 1) - '0');
 8005dc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005dcc:	3301      	adds	r3, #1
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	3b30      	subs	r3, #48	; 0x30
 8005dd2:	b2da      	uxtb	r2, r3
 8005dd4:	4bb8      	ldr	r3, [pc, #736]	; (80060b8 <OLED_Printf+0x354>)
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	fb12 f303 	smulbb	r3, r2, r3
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	461a      	mov	r2, r3
 8005de0:	00d2      	lsls	r2, r2, #3
 8005de2:	4413      	add	r3, r2
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	3301      	adds	r3, #1
 8005de8:	b2da      	uxtb	r2, r3
 8005dea:	4bb4      	ldr	r3, [pc, #720]	; (80060bc <OLED_Printf+0x358>)
 8005dec:	701a      	strb	r2, [r3, #0]
			if(OLED_row > 60 || (OLED_row >= 54 && OLED_charPoint == 2)){
 8005dee:	4bb3      	ldr	r3, [pc, #716]	; (80060bc <OLED_Printf+0x358>)
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	2b3c      	cmp	r3, #60	; 0x3c
 8005df4:	d807      	bhi.n	8005e06 <OLED_Printf+0xa2>
 8005df6:	4bb1      	ldr	r3, [pc, #708]	; (80060bc <OLED_Printf+0x358>)
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	2b35      	cmp	r3, #53	; 0x35
 8005dfc:	d90c      	bls.n	8005e18 <OLED_Printf+0xb4>
 8005dfe:	4bae      	ldr	r3, [pc, #696]	; (80060b8 <OLED_Printf+0x354>)
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d108      	bne.n	8005e18 <OLED_Printf+0xb4>
				OLED_row = 18 * OLED_charPoint;
 8005e06:	4bac      	ldr	r3, [pc, #688]	; (80060b8 <OLED_Printf+0x354>)
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	00d2      	lsls	r2, r2, #3
 8005e0e:	4413      	add	r3, r2
 8005e10:	005b      	lsls	r3, r3, #1
 8005e12:	b2da      	uxtb	r2, r3
 8005e14:	4ba9      	ldr	r3, [pc, #676]	; (80060bc <OLED_Printf+0x358>)
 8005e16:	701a      	strb	r2, [r3, #0]
			}
			OLED_col = 1;
 8005e18:	4ba9      	ldr	r3, [pc, #676]	; (80060c0 <OLED_Printf+0x35c>)
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	701a      	strb	r2, [r3, #0]
			c += 1;
 8005e1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e22:	3301      	adds	r3, #1
 8005e24:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8005e28:	e333      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '$' && (*(c + 1) >= '0' && *(c + 1) <= '6') && ((*(c + 2) >= '0' && *(c + 2) <= '9')||(*(c + 2) >= 'A' && *(c + 2) <= 'F'))) {//  7 /   3
 8005e2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e2e:	781b      	ldrb	r3, [r3, #0]
 8005e30:	2b24      	cmp	r3, #36	; 0x24
 8005e32:	d172      	bne.n	8005f1a <OLED_Printf+0x1b6>
 8005e34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e38:	3301      	adds	r3, #1
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	2b2f      	cmp	r3, #47	; 0x2f
 8005e3e:	d96c      	bls.n	8005f1a <OLED_Printf+0x1b6>
 8005e40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e44:	3301      	adds	r3, #1
 8005e46:	781b      	ldrb	r3, [r3, #0]
 8005e48:	2b36      	cmp	r3, #54	; 0x36
 8005e4a:	d866      	bhi.n	8005f1a <OLED_Printf+0x1b6>
 8005e4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e50:	3302      	adds	r3, #2
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	2b2f      	cmp	r3, #47	; 0x2f
 8005e56:	d905      	bls.n	8005e64 <OLED_Printf+0x100>
 8005e58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e5c:	3302      	adds	r3, #2
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	2b39      	cmp	r3, #57	; 0x39
 8005e62:	d90b      	bls.n	8005e7c <OLED_Printf+0x118>
 8005e64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e68:	3302      	adds	r3, #2
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	2b40      	cmp	r3, #64	; 0x40
 8005e6e:	d954      	bls.n	8005f1a <OLED_Printf+0x1b6>
 8005e70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e74:	3302      	adds	r3, #2
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	2b46      	cmp	r3, #70	; 0x46
 8005e7a:	d84e      	bhi.n	8005f1a <OLED_Printf+0x1b6>
			OLED_row = 1 + 9 * OLED_charPoint * (*(c + 1) - '0');
 8005e7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e80:	3301      	adds	r3, #1
 8005e82:	781b      	ldrb	r3, [r3, #0]
 8005e84:	3b30      	subs	r3, #48	; 0x30
 8005e86:	b2da      	uxtb	r2, r3
 8005e88:	4b8b      	ldr	r3, [pc, #556]	; (80060b8 <OLED_Printf+0x354>)
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	fb12 f303 	smulbb	r3, r2, r3
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	461a      	mov	r2, r3
 8005e94:	00d2      	lsls	r2, r2, #3
 8005e96:	4413      	add	r3, r2
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	b2da      	uxtb	r2, r3
 8005e9e:	4b87      	ldr	r3, [pc, #540]	; (80060bc <OLED_Printf+0x358>)
 8005ea0:	701a      	strb	r2, [r3, #0]
			OLED_col = 1 + 6 * OLED_charPoint * (*(c + 2) >= 'A' ? (*(c + 2) - 'A' + 10) :(*(c + 2) - '0'));
 8005ea2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ea6:	3302      	adds	r3, #2
 8005ea8:	781b      	ldrb	r3, [r3, #0]
 8005eaa:	2b40      	cmp	r3, #64	; 0x40
 8005eac:	d906      	bls.n	8005ebc <OLED_Printf+0x158>
 8005eae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005eb2:	3302      	adds	r3, #2
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	3b37      	subs	r3, #55	; 0x37
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	e005      	b.n	8005ec8 <OLED_Printf+0x164>
 8005ebc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ec0:	3302      	adds	r3, #2
 8005ec2:	781b      	ldrb	r3, [r3, #0]
 8005ec4:	3b30      	subs	r3, #48	; 0x30
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	4a7b      	ldr	r2, [pc, #492]	; (80060b8 <OLED_Printf+0x354>)
 8005eca:	7812      	ldrb	r2, [r2, #0]
 8005ecc:	fb13 f302 	smulbb	r3, r3, r2
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	0052      	lsls	r2, r2, #1
 8005ed6:	4413      	add	r3, r2
 8005ed8:	005b      	lsls	r3, r3, #1
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	3301      	adds	r3, #1
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	4b77      	ldr	r3, [pc, #476]	; (80060c0 <OLED_Printf+0x35c>)
 8005ee2:	701a      	strb	r2, [r3, #0]
			if(OLED_row > 60 || (OLED_row >= 54 && OLED_charPoint == 2)){
 8005ee4:	4b75      	ldr	r3, [pc, #468]	; (80060bc <OLED_Printf+0x358>)
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	2b3c      	cmp	r3, #60	; 0x3c
 8005eea:	d807      	bhi.n	8005efc <OLED_Printf+0x198>
 8005eec:	4b73      	ldr	r3, [pc, #460]	; (80060bc <OLED_Printf+0x358>)
 8005eee:	781b      	ldrb	r3, [r3, #0]
 8005ef0:	2b35      	cmp	r3, #53	; 0x35
 8005ef2:	d90c      	bls.n	8005f0e <OLED_Printf+0x1aa>
 8005ef4:	4b70      	ldr	r3, [pc, #448]	; (80060b8 <OLED_Printf+0x354>)
 8005ef6:	781b      	ldrb	r3, [r3, #0]
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d108      	bne.n	8005f0e <OLED_Printf+0x1aa>
				OLED_row = 18 * OLED_charPoint;
 8005efc:	4b6e      	ldr	r3, [pc, #440]	; (80060b8 <OLED_Printf+0x354>)
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	461a      	mov	r2, r3
 8005f02:	00d2      	lsls	r2, r2, #3
 8005f04:	4413      	add	r3, r2
 8005f06:	005b      	lsls	r3, r3, #1
 8005f08:	b2da      	uxtb	r2, r3
 8005f0a:	4b6c      	ldr	r3, [pc, #432]	; (80060bc <OLED_Printf+0x358>)
 8005f0c:	701a      	strb	r2, [r3, #0]
			}
			c += 2;
 8005f0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f12:	3302      	adds	r3, #2
 8005f14:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8005f18:	e2bb      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == '#'){
 8005f1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	2b2f      	cmp	r3, #47	; 0x2f
 8005f22:	d125      	bne.n	8005f70 <OLED_Printf+0x20c>
 8005f24:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f28:	3301      	adds	r3, #1
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	2b23      	cmp	r3, #35	; 0x23
 8005f2e:	d11f      	bne.n	8005f70 <OLED_Printf+0x20c>
			char str[7] = {0,0,0,0,0,0,0};
 8005f30:	463b      	mov	r3, r7
 8005f32:	4a64      	ldr	r2, [pc, #400]	; (80060c4 <OLED_Printf+0x360>)
 8005f34:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005f38:	6018      	str	r0, [r3, #0]
 8005f3a:	3304      	adds	r3, #4
 8005f3c:	8019      	strh	r1, [r3, #0]
 8005f3e:	3302      	adds	r3, #2
 8005f40:	0c0a      	lsrs	r2, r1, #16
 8005f42:	701a      	strb	r2, [r3, #0]
			strncpy(str, c+2, 6);
 8005f44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f48:	1c99      	adds	r1, r3, #2
 8005f4a:	463b      	mov	r3, r7
 8005f4c:	2206      	movs	r2, #6
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f003 f83e 	bl	8008fd0 <strncpy>
			OLED_charColor = str2hex(str);
 8005f54:	463b      	mov	r3, r7
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7ff fea4 	bl	8005ca4 <str2hex>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	461a      	mov	r2, r3
 8005f60:	4b59      	ldr	r3, [pc, #356]	; (80060c8 <OLED_Printf+0x364>)
 8005f62:	601a      	str	r2, [r3, #0]
			c += 7;
 8005f64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f68:	3307      	adds	r3, #7
 8005f6a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8005f6e:	e290      	b.n	8006492 <OLED_Printf+0x72e>
			continue;
		}
		else if (*c == '/' && *(c + 1) == 'S'){
 8005f70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	2b2f      	cmp	r3, #47	; 0x2f
 8005f78:	d10e      	bne.n	8005f98 <OLED_Printf+0x234>
 8005f7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f7e:	3301      	adds	r3, #1
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	2b53      	cmp	r3, #83	; 0x53
 8005f84:	d108      	bne.n	8005f98 <OLED_Printf+0x234>
			//Size Big
			OLED_charPoint = 2;
 8005f86:	4b4c      	ldr	r3, [pc, #304]	; (80060b8 <OLED_Printf+0x354>)
 8005f88:	2202      	movs	r2, #2
 8005f8a:	701a      	strb	r2, [r3, #0]
			c += 1;
 8005f8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f90:	3301      	adds	r3, #1
 8005f92:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8005f96:	e27c      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 's'){
 8005f98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	2b2f      	cmp	r3, #47	; 0x2f
 8005fa0:	d10e      	bne.n	8005fc0 <OLED_Printf+0x25c>
 8005fa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	2b73      	cmp	r3, #115	; 0x73
 8005fac:	d108      	bne.n	8005fc0 <OLED_Printf+0x25c>
			//Size Big
			OLED_charPoint = 1;
 8005fae:	4b42      	ldr	r3, [pc, #264]	; (80060b8 <OLED_Printf+0x354>)
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	701a      	strb	r2, [r3, #0]
			c += 1;
 8005fb4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005fb8:	3301      	adds	r3, #1
 8005fba:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8005fbe:	e268      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'r'){//RGBCMY  2  OLED (     OLED   )
 8005fc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	2b2f      	cmp	r3, #47	; 0x2f
 8005fc8:	d10f      	bne.n	8005fea <OLED_Printf+0x286>
 8005fca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005fce:	3301      	adds	r3, #1
 8005fd0:	781b      	ldrb	r3, [r3, #0]
 8005fd2:	2b72      	cmp	r3, #114	; 0x72
 8005fd4:	d109      	bne.n	8005fea <OLED_Printf+0x286>
			OLED_charColor = 0xFF0000;
 8005fd6:	4b3c      	ldr	r3, [pc, #240]	; (80060c8 <OLED_Printf+0x364>)
 8005fd8:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8005fdc:	601a      	str	r2, [r3, #0]
			c += 1;
 8005fde:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8005fe8:	e253      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'g'){
 8005fea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	2b2f      	cmp	r3, #47	; 0x2f
 8005ff2:	d10f      	bne.n	8006014 <OLED_Printf+0x2b0>
 8005ff4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	2b67      	cmp	r3, #103	; 0x67
 8005ffe:	d109      	bne.n	8006014 <OLED_Printf+0x2b0>
			OLED_charColor = 0x00FF00;
 8006000:	4b31      	ldr	r3, [pc, #196]	; (80060c8 <OLED_Printf+0x364>)
 8006002:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8006006:	601a      	str	r2, [r3, #0]
			c += 1;
 8006008:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800600c:	3301      	adds	r3, #1
 800600e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8006012:	e23e      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'b'){
 8006014:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	2b2f      	cmp	r3, #47	; 0x2f
 800601c:	d10e      	bne.n	800603c <OLED_Printf+0x2d8>
 800601e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006022:	3301      	adds	r3, #1
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	2b62      	cmp	r3, #98	; 0x62
 8006028:	d108      	bne.n	800603c <OLED_Printf+0x2d8>
			OLED_charColor = 0x0000FF;
 800602a:	4b27      	ldr	r3, [pc, #156]	; (80060c8 <OLED_Printf+0x364>)
 800602c:	22ff      	movs	r2, #255	; 0xff
 800602e:	601a      	str	r2, [r3, #0]
			c += 1;
 8006030:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006034:	3301      	adds	r3, #1
 8006036:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 800603a:	e22a      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'y'){
 800603c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006040:	781b      	ldrb	r3, [r3, #0]
 8006042:	2b2f      	cmp	r3, #47	; 0x2f
 8006044:	d10e      	bne.n	8006064 <OLED_Printf+0x300>
 8006046:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800604a:	3301      	adds	r3, #1
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	2b79      	cmp	r3, #121	; 0x79
 8006050:	d108      	bne.n	8006064 <OLED_Printf+0x300>
			OLED_charColor = 0xFFFF00;
 8006052:	4b1d      	ldr	r3, [pc, #116]	; (80060c8 <OLED_Printf+0x364>)
 8006054:	4a1d      	ldr	r2, [pc, #116]	; (80060cc <OLED_Printf+0x368>)
 8006056:	601a      	str	r2, [r3, #0]
			c += 1;
 8006058:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800605c:	3301      	adds	r3, #1
 800605e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8006062:	e216      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'c'){
 8006064:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	2b2f      	cmp	r3, #47	; 0x2f
 800606c:	d10f      	bne.n	800608e <OLED_Printf+0x32a>
 800606e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006072:	3301      	adds	r3, #1
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	2b63      	cmp	r3, #99	; 0x63
 8006078:	d109      	bne.n	800608e <OLED_Printf+0x32a>
			OLED_charColor = 0x00FFFF;
 800607a:	4b13      	ldr	r3, [pc, #76]	; (80060c8 <OLED_Printf+0x364>)
 800607c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006080:	601a      	str	r2, [r3, #0]
			c += 1;
 8006082:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006086:	3301      	adds	r3, #1
 8006088:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 800608c:	e201      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'm'){
 800608e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006092:	781b      	ldrb	r3, [r3, #0]
 8006094:	2b2f      	cmp	r3, #47	; 0x2f
 8006096:	d11b      	bne.n	80060d0 <OLED_Printf+0x36c>
 8006098:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800609c:	3301      	adds	r3, #1
 800609e:	781b      	ldrb	r3, [r3, #0]
 80060a0:	2b6d      	cmp	r3, #109	; 0x6d
 80060a2:	d115      	bne.n	80060d0 <OLED_Printf+0x36c>
			OLED_charColor = 0xFF00FF;
 80060a4:	4b08      	ldr	r3, [pc, #32]	; (80060c8 <OLED_Printf+0x364>)
 80060a6:	f04f 12ff 	mov.w	r2, #16711935	; 0xff00ff
 80060aa:	601a      	str	r2, [r3, #0]
			c += 1;
 80060ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060b0:	3301      	adds	r3, #1
 80060b2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 80060b6:	e1ec      	b.n	8006492 <OLED_Printf+0x72e>
 80060b8:	20000010 	.word	0x20000010
 80060bc:	20000009 	.word	0x20000009
 80060c0:	2000000a 	.word	0x2000000a
 80060c4:	0800b308 	.word	0x0800b308
 80060c8:	2000000c 	.word	0x2000000c
 80060cc:	00ffff00 	.word	0x00ffff00
		}
		else if (*c == '/' && *(c + 1) == 'w'){//White  OLED  
 80060d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	2b2f      	cmp	r3, #47	; 0x2f
 80060d8:	d10f      	bne.n	80060fa <OLED_Printf+0x396>
 80060da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060de:	3301      	adds	r3, #1
 80060e0:	781b      	ldrb	r3, [r3, #0]
 80060e2:	2b77      	cmp	r3, #119	; 0x77
 80060e4:	d109      	bne.n	80060fa <OLED_Printf+0x396>
			OLED_charColor = 0xFFFFFF;
 80060e6:	4bb1      	ldr	r3, [pc, #708]	; (80063ac <OLED_Printf+0x648>)
 80060e8:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 80060ec:	601a      	str	r2, [r3, #0]
			c += 1;
 80060ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060f2:	3301      	adds	r3, #1
 80060f4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 80060f8:	e1cb      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'k'){//key color  OLED 
 80060fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060fe:	781b      	ldrb	r3, [r3, #0]
 8006100:	2b2f      	cmp	r3, #47	; 0x2f
 8006102:	d10f      	bne.n	8006124 <OLED_Printf+0x3c0>
 8006104:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006108:	3301      	adds	r3, #1
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	2b6b      	cmp	r3, #107	; 0x6b
 800610e:	d109      	bne.n	8006124 <OLED_Printf+0x3c0>
			OLED_charColor = 0xFFFFFF;
 8006110:	4ba6      	ldr	r3, [pc, #664]	; (80063ac <OLED_Printf+0x648>)
 8006112:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8006116:	601a      	str	r2, [r3, #0]
			c += 1;
 8006118:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800611c:	3301      	adds	r3, #1
 800611e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8006122:	e1b6      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'R'){
 8006124:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	2b2f      	cmp	r3, #47	; 0x2f
 800612c:	d10e      	bne.n	800614c <OLED_Printf+0x3e8>
 800612e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006132:	3301      	adds	r3, #1
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	2b52      	cmp	r3, #82	; 0x52
 8006138:	d108      	bne.n	800614c <OLED_Printf+0x3e8>
			OLED_charColor = 0xFF7777;
 800613a:	4b9c      	ldr	r3, [pc, #624]	; (80063ac <OLED_Printf+0x648>)
 800613c:	4a9c      	ldr	r2, [pc, #624]	; (80063b0 <OLED_Printf+0x64c>)
 800613e:	601a      	str	r2, [r3, #0]
			c += 1;
 8006140:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006144:	3301      	adds	r3, #1
 8006146:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 800614a:	e1a2      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'G'){
 800614c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	2b2f      	cmp	r3, #47	; 0x2f
 8006154:	d10e      	bne.n	8006174 <OLED_Printf+0x410>
 8006156:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800615a:	3301      	adds	r3, #1
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	2b47      	cmp	r3, #71	; 0x47
 8006160:	d108      	bne.n	8006174 <OLED_Printf+0x410>
			OLED_charColor = 0x77FF77;
 8006162:	4b92      	ldr	r3, [pc, #584]	; (80063ac <OLED_Printf+0x648>)
 8006164:	4a93      	ldr	r2, [pc, #588]	; (80063b4 <OLED_Printf+0x650>)
 8006166:	601a      	str	r2, [r3, #0]
			c += 1;
 8006168:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800616c:	3301      	adds	r3, #1
 800616e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8006172:	e18e      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'B'){
 8006174:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	2b2f      	cmp	r3, #47	; 0x2f
 800617c:	d10e      	bne.n	800619c <OLED_Printf+0x438>
 800617e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006182:	3301      	adds	r3, #1
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	2b42      	cmp	r3, #66	; 0x42
 8006188:	d108      	bne.n	800619c <OLED_Printf+0x438>
			OLED_charColor = 0x7777FF;
 800618a:	4b88      	ldr	r3, [pc, #544]	; (80063ac <OLED_Printf+0x648>)
 800618c:	4a8a      	ldr	r2, [pc, #552]	; (80063b8 <OLED_Printf+0x654>)
 800618e:	601a      	str	r2, [r3, #0]
			c += 1;
 8006190:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006194:	3301      	adds	r3, #1
 8006196:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 800619a:	e17a      	b.n	8006492 <OLED_Printf+0x72e>
		}

		//Additional Color :  .
		else if (*c == '/' && *(c + 1) == 'o'){
 800619c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	2b2f      	cmp	r3, #47	; 0x2f
 80061a4:	d10e      	bne.n	80061c4 <OLED_Printf+0x460>
 80061a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061aa:	3301      	adds	r3, #1
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	2b6f      	cmp	r3, #111	; 0x6f
 80061b0:	d108      	bne.n	80061c4 <OLED_Printf+0x460>
			OLED_charColor = 0xFF7700;
 80061b2:	4b7e      	ldr	r3, [pc, #504]	; (80063ac <OLED_Printf+0x648>)
 80061b4:	4a81      	ldr	r2, [pc, #516]	; (80063bc <OLED_Printf+0x658>)
 80061b6:	601a      	str	r2, [r3, #0]
			c += 1;
 80061b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061bc:	3301      	adds	r3, #1
 80061be:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 80061c2:	e166      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'l'){
 80061c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061c8:	781b      	ldrb	r3, [r3, #0]
 80061ca:	2b2f      	cmp	r3, #47	; 0x2f
 80061cc:	d10e      	bne.n	80061ec <OLED_Printf+0x488>
 80061ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061d2:	3301      	adds	r3, #1
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	2b6c      	cmp	r3, #108	; 0x6c
 80061d8:	d108      	bne.n	80061ec <OLED_Printf+0x488>
			OLED_charColor = 0x77FF00;
 80061da:	4b74      	ldr	r3, [pc, #464]	; (80063ac <OLED_Printf+0x648>)
 80061dc:	4a78      	ldr	r2, [pc, #480]	; (80063c0 <OLED_Printf+0x65c>)
 80061de:	601a      	str	r2, [r3, #0]
			c += 1;
 80061e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061e4:	3301      	adds	r3, #1
 80061e6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 80061ea:	e152      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 't'){
 80061ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	2b2f      	cmp	r3, #47	; 0x2f
 80061f4:	d10f      	bne.n	8006216 <OLED_Printf+0x4b2>
 80061f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80061fa:	3301      	adds	r3, #1
 80061fc:	781b      	ldrb	r3, [r3, #0]
 80061fe:	2b74      	cmp	r3, #116	; 0x74
 8006200:	d109      	bne.n	8006216 <OLED_Printf+0x4b2>
			OLED_charColor = 0x00FF77;
 8006202:	4b6a      	ldr	r3, [pc, #424]	; (80063ac <OLED_Printf+0x648>)
 8006204:	f64f 7277 	movw	r2, #65399	; 0xff77
 8006208:	601a      	str	r2, [r3, #0]
			c += 1;
 800620a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800620e:	3301      	adds	r3, #1
 8006210:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8006214:	e13d      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'e'){
 8006216:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800621a:	781b      	ldrb	r3, [r3, #0]
 800621c:	2b2f      	cmp	r3, #47	; 0x2f
 800621e:	d10f      	bne.n	8006240 <OLED_Printf+0x4dc>
 8006220:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006224:	3301      	adds	r3, #1
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	2b65      	cmp	r3, #101	; 0x65
 800622a:	d109      	bne.n	8006240 <OLED_Printf+0x4dc>
			OLED_charColor = 0x0077FF;
 800622c:	4b5f      	ldr	r3, [pc, #380]	; (80063ac <OLED_Printf+0x648>)
 800622e:	f247 72ff 	movw	r2, #30719	; 0x77ff
 8006232:	601a      	str	r2, [r3, #0]
			c += 1;
 8006234:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006238:	3301      	adds	r3, #1
 800623a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 800623e:	e128      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'p'){
 8006240:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006244:	781b      	ldrb	r3, [r3, #0]
 8006246:	2b2f      	cmp	r3, #47	; 0x2f
 8006248:	d10e      	bne.n	8006268 <OLED_Printf+0x504>
 800624a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800624e:	3301      	adds	r3, #1
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	2b70      	cmp	r3, #112	; 0x70
 8006254:	d108      	bne.n	8006268 <OLED_Printf+0x504>
			OLED_charColor = 0x7700FF;
 8006256:	4b55      	ldr	r3, [pc, #340]	; (80063ac <OLED_Printf+0x648>)
 8006258:	4a5a      	ldr	r2, [pc, #360]	; (80063c4 <OLED_Printf+0x660>)
 800625a:	601a      	str	r2, [r3, #0]
			c += 1;
 800625c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006260:	3301      	adds	r3, #1
 8006262:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 8006266:	e114      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'M'){
 8006268:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	2b2f      	cmp	r3, #47	; 0x2f
 8006270:	d10e      	bne.n	8006290 <OLED_Printf+0x52c>
 8006272:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006276:	3301      	adds	r3, #1
 8006278:	781b      	ldrb	r3, [r3, #0]
 800627a:	2b4d      	cmp	r3, #77	; 0x4d
 800627c:	d108      	bne.n	8006290 <OLED_Printf+0x52c>
			OLED_charColor = 0xFF0077;
 800627e:	4b4b      	ldr	r3, [pc, #300]	; (80063ac <OLED_Printf+0x648>)
 8006280:	4a51      	ldr	r2, [pc, #324]	; (80063c8 <OLED_Printf+0x664>)
 8006282:	601a      	str	r2, [r3, #0]
			c += 1;
 8006284:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006288:	3301      	adds	r3, #1
 800628a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 800628e:	e100      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'A'){
 8006290:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006294:	781b      	ldrb	r3, [r3, #0]
 8006296:	2b2f      	cmp	r3, #47	; 0x2f
 8006298:	d10e      	bne.n	80062b8 <OLED_Printf+0x554>
 800629a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800629e:	3301      	adds	r3, #1
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	2b41      	cmp	r3, #65	; 0x41
 80062a4:	d108      	bne.n	80062b8 <OLED_Printf+0x554>
			OLED_charColor = 0x888888;
 80062a6:	4b41      	ldr	r3, [pc, #260]	; (80063ac <OLED_Printf+0x648>)
 80062a8:	4a48      	ldr	r2, [pc, #288]	; (80063cc <OLED_Printf+0x668>)
 80062aa:	601a      	str	r2, [r3, #0]
			c += 1;
 80062ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80062b0:	3301      	adds	r3, #1
 80062b2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 80062b6:	e0ec      	b.n	8006492 <OLED_Printf+0x72e>
		}
		else if (*c == '/' && *(c + 1) == 'a'){
 80062b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80062bc:	781b      	ldrb	r3, [r3, #0]
 80062be:	2b2f      	cmp	r3, #47	; 0x2f
 80062c0:	d10e      	bne.n	80062e0 <OLED_Printf+0x57c>
 80062c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80062c6:	3301      	adds	r3, #1
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	2b61      	cmp	r3, #97	; 0x61
 80062cc:	d108      	bne.n	80062e0 <OLED_Printf+0x57c>
			OLED_charColor = 0x444444;
 80062ce:	4b37      	ldr	r3, [pc, #220]	; (80063ac <OLED_Printf+0x648>)
 80062d0:	4a3f      	ldr	r2, [pc, #252]	; (80063d0 <OLED_Printf+0x66c>)
 80062d2:	601a      	str	r2, [r3, #0]
			c += 1;
 80062d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80062d8:	3301      	adds	r3, #1
 80062da:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			continue;
 80062de:	e0d8      	b.n	8006492 <OLED_Printf+0x72e>
		}

		else if (*c == '/' && *(c + 1) == '/'){
 80062e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	2b2f      	cmp	r3, #47	; 0x2f
 80062e8:	d10b      	bne.n	8006302 <OLED_Printf+0x59e>
 80062ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80062ee:	3301      	adds	r3, #1
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	2b2f      	cmp	r3, #47	; 0x2f
 80062f4:	d105      	bne.n	8006302 <OLED_Printf+0x59e>
			c += 1;
 80062f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80062fa:	3301      	adds	r3, #1
 80062fc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006300:	e013      	b.n	800632a <OLED_Printf+0x5c6>
		}
		else if (*c == '/' && *(c + 1) == '#'){
 8006302:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	2b2f      	cmp	r3, #47	; 0x2f
 800630a:	d10e      	bne.n	800632a <OLED_Printf+0x5c6>
 800630c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006310:	3301      	adds	r3, #1
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	2b23      	cmp	r3, #35	; 0x23
 8006316:	d108      	bne.n	800632a <OLED_Printf+0x5c6>
			*c = '#';
 8006318:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800631c:	2223      	movs	r2, #35	; 0x23
 800631e:	701a      	strb	r2, [r3, #0]
			c += 1;
 8006320:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006324:	3301      	adds	r3, #1
 8006326:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
		}

		// \n, \r    .
		if (*c == '\r') continue;
 800632a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	2b0d      	cmp	r3, #13
 8006332:	f000 80ad 	beq.w	8006490 <OLED_Printf+0x72c>
		if (*c == '\n') {
 8006336:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	2b0a      	cmp	r3, #10
 800633e:	d10f      	bne.n	8006360 <OLED_Printf+0x5fc>
			OLED_row += 9 * OLED_charPoint;
 8006340:	4b24      	ldr	r3, [pc, #144]	; (80063d4 <OLED_Printf+0x670>)
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	461a      	mov	r2, r3
 8006346:	00d2      	lsls	r2, r2, #3
 8006348:	4413      	add	r3, r2
 800634a:	b2da      	uxtb	r2, r3
 800634c:	4b22      	ldr	r3, [pc, #136]	; (80063d8 <OLED_Printf+0x674>)
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	4413      	add	r3, r2
 8006352:	b2da      	uxtb	r2, r3
 8006354:	4b20      	ldr	r3, [pc, #128]	; (80063d8 <OLED_Printf+0x674>)
 8006356:	701a      	strb	r2, [r3, #0]
			OLED_col = 1;
 8006358:	4b20      	ldr	r3, [pc, #128]	; (80063dc <OLED_Printf+0x678>)
 800635a:	2201      	movs	r2, #1
 800635c:	701a      	strb	r2, [r3, #0]
			continue;
 800635e:	e098      	b.n	8006492 <OLED_Printf+0x72e>
		}
		if (*c == '\t') {
 8006360:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	2b09      	cmp	r3, #9
 8006368:	d14b      	bne.n	8006402 <OLED_Printf+0x69e>
			if(OLED_col < 25 && OLED_charPoint == 1){
 800636a:	4b1c      	ldr	r3, [pc, #112]	; (80063dc <OLED_Printf+0x678>)
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	2b18      	cmp	r3, #24
 8006370:	d807      	bhi.n	8006382 <OLED_Printf+0x61e>
 8006372:	4b18      	ldr	r3, [pc, #96]	; (80063d4 <OLED_Printf+0x670>)
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	2b01      	cmp	r3, #1
 8006378:	d103      	bne.n	8006382 <OLED_Printf+0x61e>
				OLED_col = 25;
 800637a:	4b18      	ldr	r3, [pc, #96]	; (80063dc <OLED_Printf+0x678>)
 800637c:	2219      	movs	r2, #25
 800637e:	701a      	strb	r2, [r3, #0]
 8006380:	e03e      	b.n	8006400 <OLED_Printf+0x69c>
			}
			else if(OLED_col < 49){
 8006382:	4b16      	ldr	r3, [pc, #88]	; (80063dc <OLED_Printf+0x678>)
 8006384:	781b      	ldrb	r3, [r3, #0]
 8006386:	2b30      	cmp	r3, #48	; 0x30
 8006388:	d803      	bhi.n	8006392 <OLED_Printf+0x62e>
				OLED_col = 49;
 800638a:	4b14      	ldr	r3, [pc, #80]	; (80063dc <OLED_Printf+0x678>)
 800638c:	2231      	movs	r2, #49	; 0x31
 800638e:	701a      	strb	r2, [r3, #0]
			}
			else{
				OLED_col = 1;
				OLED_row += 9 * OLED_charPoint;
			}
			continue;
 8006390:	e07f      	b.n	8006492 <OLED_Printf+0x72e>
			else if(OLED_col < 73 && OLED_charPoint == 1){
 8006392:	4b12      	ldr	r3, [pc, #72]	; (80063dc <OLED_Printf+0x678>)
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	2b48      	cmp	r3, #72	; 0x48
 8006398:	d822      	bhi.n	80063e0 <OLED_Printf+0x67c>
 800639a:	4b0e      	ldr	r3, [pc, #56]	; (80063d4 <OLED_Printf+0x670>)
 800639c:	781b      	ldrb	r3, [r3, #0]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d11e      	bne.n	80063e0 <OLED_Printf+0x67c>
				OLED_col = 75;
 80063a2:	4b0e      	ldr	r3, [pc, #56]	; (80063dc <OLED_Printf+0x678>)
 80063a4:	224b      	movs	r2, #75	; 0x4b
 80063a6:	701a      	strb	r2, [r3, #0]
 80063a8:	e02a      	b.n	8006400 <OLED_Printf+0x69c>
 80063aa:	bf00      	nop
 80063ac:	2000000c 	.word	0x2000000c
 80063b0:	00ff7777 	.word	0x00ff7777
 80063b4:	0077ff77 	.word	0x0077ff77
 80063b8:	007777ff 	.word	0x007777ff
 80063bc:	00ff7700 	.word	0x00ff7700
 80063c0:	0077ff00 	.word	0x0077ff00
 80063c4:	007700ff 	.word	0x007700ff
 80063c8:	00ff0077 	.word	0x00ff0077
 80063cc:	00888888 	.word	0x00888888
 80063d0:	00444444 	.word	0x00444444
 80063d4:	20000010 	.word	0x20000010
 80063d8:	20000009 	.word	0x20000009
 80063dc:	2000000a 	.word	0x2000000a
				OLED_col = 1;
 80063e0:	4b36      	ldr	r3, [pc, #216]	; (80064bc <OLED_Printf+0x758>)
 80063e2:	2201      	movs	r2, #1
 80063e4:	701a      	strb	r2, [r3, #0]
				OLED_row += 9 * OLED_charPoint;
 80063e6:	4b36      	ldr	r3, [pc, #216]	; (80064c0 <OLED_Printf+0x75c>)
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	461a      	mov	r2, r3
 80063ec:	00d2      	lsls	r2, r2, #3
 80063ee:	4413      	add	r3, r2
 80063f0:	b2da      	uxtb	r2, r3
 80063f2:	4b34      	ldr	r3, [pc, #208]	; (80064c4 <OLED_Printf+0x760>)
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	4413      	add	r3, r2
 80063f8:	b2da      	uxtb	r2, r3
 80063fa:	4b32      	ldr	r3, [pc, #200]	; (80064c4 <OLED_Printf+0x760>)
 80063fc:	701a      	strb	r2, [r3, #0]
			continue;
 80063fe:	e048      	b.n	8006492 <OLED_Printf+0x72e>
 8006400:	e047      	b.n	8006492 <OLED_Printf+0x72e>
		}
		if (*c == '/' && *(c+1) == '*'){
 8006402:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	2b2f      	cmp	r3, #47	; 0x2f
 800640a:	d10f      	bne.n	800642c <OLED_Printf+0x6c8>
 800640c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006410:	3301      	adds	r3, #1
 8006412:	781b      	ldrb	r3, [r3, #0]
 8006414:	2b2a      	cmp	r3, #42	; 0x2a
 8006416:	d109      	bne.n	800642c <OLED_Printf+0x6c8>
			c += 1;
 8006418:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800641c:	3301      	adds	r3, #1
 800641e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			OLED_WriteChar(-1);
 8006422:	f04f 30ff 	mov.w	r0, #4294967295
 8006426:	f7ff fbbb 	bl	8005ba0 <OLED_WriteChar>
			continue;
 800642a:	e032      	b.n	8006492 <OLED_Printf+0x72e>
		}
		if (*c == '/' && *(c+1) == 'q'){
 800642c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	2b2f      	cmp	r3, #47	; 0x2f
 8006434:	d10f      	bne.n	8006456 <OLED_Printf+0x6f2>
 8006436:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800643a:	3301      	adds	r3, #1
 800643c:	781b      	ldrb	r3, [r3, #0]
 800643e:	2b71      	cmp	r3, #113	; 0x71
 8006440:	d109      	bne.n	8006456 <OLED_Printf+0x6f2>
			c += 1;
 8006442:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006446:	3301      	adds	r3, #1
 8006448:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			OLED_WriteChar(-2);
 800644c:	f06f 0001 	mvn.w	r0, #1
 8006450:	f7ff fba6 	bl	8005ba0 <OLED_WriteChar>
			continue;
 8006454:	e01d      	b.n	8006492 <OLED_Printf+0x72e>
		}
		if (*c == '/' && *(c+1) == 'Q'){
 8006456:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800645a:	781b      	ldrb	r3, [r3, #0]
 800645c:	2b2f      	cmp	r3, #47	; 0x2f
 800645e:	d10f      	bne.n	8006480 <OLED_Printf+0x71c>
 8006460:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006464:	3301      	adds	r3, #1
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	2b51      	cmp	r3, #81	; 0x51
 800646a:	d109      	bne.n	8006480 <OLED_Printf+0x71c>
			c += 1;
 800646c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006470:	3301      	adds	r3, #1
 8006472:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			OLED_WriteChar(-3);
 8006476:	f06f 0002 	mvn.w	r0, #2
 800647a:	f7ff fb91 	bl	8005ba0 <OLED_WriteChar>
			continue;
 800647e:	e008      	b.n	8006492 <OLED_Printf+0x72e>
		}
		OLED_WriteChar(*c);
 8006480:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006484:	781b      	ldrb	r3, [r3, #0]
 8006486:	b21b      	sxth	r3, r3
 8006488:	4618      	mov	r0, r3
 800648a:	f7ff fb89 	bl	8005ba0 <OLED_WriteChar>
 800648e:	e000      	b.n	8006492 <OLED_Printf+0x72e>
		if (*c == '\r') continue;
 8006490:	bf00      	nop
	for (char *c = buffer; *c; c++) {
 8006492:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006496:	3301      	adds	r3, #1
 8006498:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800649c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80064a0:	781b      	ldrb	r3, [r3, #0]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	f47f ac7f 	bne.w	8005da6 <OLED_Printf+0x42>
	}
}
 80064a8:	bf00      	nop
 80064aa:	bf00      	nop
 80064ac:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80064b0:	46bd      	mov	sp, r7
 80064b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064b6:	b004      	add	sp, #16
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	2000000a 	.word	0x2000000a
 80064c0:	20000010 	.word	0x20000010
 80064c4:	20000009 	.word	0x20000009

080064c8 <OLED_Line>:

void OLED_Line(uint8_t xi, uint8_t yi, uint8_t xe, uint8_t ye, int32_t color){
 80064c8:	b590      	push	{r4, r7, lr}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	4604      	mov	r4, r0
 80064d0:	4608      	mov	r0, r1
 80064d2:	4611      	mov	r1, r2
 80064d4:	461a      	mov	r2, r3
 80064d6:	4623      	mov	r3, r4
 80064d8:	71fb      	strb	r3, [r7, #7]
 80064da:	4603      	mov	r3, r0
 80064dc:	71bb      	strb	r3, [r7, #6]
 80064de:	460b      	mov	r3, r1
 80064e0:	717b      	strb	r3, [r7, #5]
 80064e2:	4613      	mov	r3, r2
 80064e4:	713b      	strb	r3, [r7, #4]
	uint8_t red = (color >> 16) & 0xF8;
 80064e6:	6a3b      	ldr	r3, [r7, #32]
 80064e8:	141b      	asrs	r3, r3, #16
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	f023 0307 	bic.w	r3, r3, #7
 80064f0:	73fb      	strb	r3, [r7, #15]
	uint8_t gre = (color >> 8) & 0xFC;
 80064f2:	6a3b      	ldr	r3, [r7, #32]
 80064f4:	121b      	asrs	r3, r3, #8
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	f023 0303 	bic.w	r3, r3, #3
 80064fc:	73bb      	strb	r3, [r7, #14]
	uint8_t blu = color & 0xF8;
 80064fe:	6a3b      	ldr	r3, [r7, #32]
 8006500:	b2db      	uxtb	r3, r3
 8006502:	f023 0307 	bic.w	r3, r3, #7
 8006506:	737b      	strb	r3, [r7, #13]

	//   0x21  .
	OLED_WriteCommand(0x21);
 8006508:	2021      	movs	r0, #33	; 0x21
 800650a:	f7ff f9ad 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(xi);
 800650e:	79fb      	ldrb	r3, [r7, #7]
 8006510:	4618      	mov	r0, r3
 8006512:	f7ff f9a9 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(yi);
 8006516:	79bb      	ldrb	r3, [r7, #6]
 8006518:	4618      	mov	r0, r3
 800651a:	f7ff f9a5 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(xe);
 800651e:	797b      	ldrb	r3, [r7, #5]
 8006520:	4618      	mov	r0, r3
 8006522:	f7ff f9a1 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(ye);
 8006526:	793b      	ldrb	r3, [r7, #4]
 8006528:	4618      	mov	r0, r3
 800652a:	f7ff f99d 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(red>>2);
 800652e:	7bfb      	ldrb	r3, [r7, #15]
 8006530:	089b      	lsrs	r3, r3, #2
 8006532:	b2db      	uxtb	r3, r3
 8006534:	4618      	mov	r0, r3
 8006536:	f7ff f997 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(gre>>2);
 800653a:	7bbb      	ldrb	r3, [r7, #14]
 800653c:	089b      	lsrs	r3, r3, #2
 800653e:	b2db      	uxtb	r3, r3
 8006540:	4618      	mov	r0, r3
 8006542:	f7ff f991 	bl	8005868 <OLED_WriteCommand>
	OLED_WriteCommand(blu>>2);
 8006546:	7b7b      	ldrb	r3, [r7, #13]
 8006548:	089b      	lsrs	r3, r3, #2
 800654a:	b2db      	uxtb	r3, r3
 800654c:	4618      	mov	r0, r3
 800654e:	f7ff f98b 	bl	8005868 <OLED_WriteCommand>
}
 8006552:	bf00      	nop
 8006554:	3714      	adds	r7, #20
 8006556:	46bd      	mov	sp, r7
 8006558:	bd90      	pop	{r4, r7, pc}
	...

0800655c <OLED_MenuUI>:

void OLED_MenuUI(char * title, uint32_t titleBgColor, uint32_t titleTextColor, Menu_t * menu, uint32_t count, uint32_t textColor){
 800655c:	b580      	push	{r7, lr}
 800655e:	b088      	sub	sp, #32
 8006560:	af02      	add	r7, sp, #8
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	607a      	str	r2, [r7, #4]
 8006568:	603b      	str	r3, [r7, #0]
	OLED_Rectangle(0, 0, 96, 9, titleBgColor);
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	9300      	str	r3, [sp, #0]
 800656e:	2309      	movs	r3, #9
 8006570:	2260      	movs	r2, #96	; 0x60
 8006572:	2100      	movs	r1, #0
 8006574:	2000      	movs	r0, #0
 8006576:	f7ff faaf 	bl	8005ad8 <OLED_Rectangle>
	OLED_row = 1;
 800657a:	4b19      	ldr	r3, [pc, #100]	; (80065e0 <OLED_MenuUI+0x84>)
 800657c:	2201      	movs	r2, #1
 800657e:	701a      	strb	r2, [r3, #0]
	OLED_col = 1;
 8006580:	4b18      	ldr	r3, [pc, #96]	; (80065e4 <OLED_MenuUI+0x88>)
 8006582:	2201      	movs	r2, #1
 8006584:	701a      	strb	r2, [r3, #0]
	OLED_charColor = titleTextColor;
 8006586:	4a18      	ldr	r2, [pc, #96]	; (80065e8 <OLED_MenuUI+0x8c>)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6013      	str	r3, [r2, #0]
	OLED_bgColor = titleBgColor;
 800658c:	4a17      	ldr	r2, [pc, #92]	; (80065ec <OLED_MenuUI+0x90>)
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	6013      	str	r3, [r2, #0]
	OLED_Printf("/s%s\n", title);
 8006592:	68f9      	ldr	r1, [r7, #12]
 8006594:	4816      	ldr	r0, [pc, #88]	; (80065f0 <OLED_MenuUI+0x94>)
 8006596:	f7ff fbe5 	bl	8005d64 <OLED_Printf>
	OLED_charColor = textColor;
 800659a:	4a13      	ldr	r2, [pc, #76]	; (80065e8 <OLED_MenuUI+0x8c>)
 800659c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659e:	6013      	str	r3, [r2, #0]
	OLED_bgColor = 0;
 80065a0:	4b12      	ldr	r3, [pc, #72]	; (80065ec <OLED_MenuUI+0x90>)
 80065a2:	2200      	movs	r2, #0
 80065a4:	601a      	str	r2, [r3, #0]
	for(uint8_t i = 0; i < count; i++){
 80065a6:	2300      	movs	r3, #0
 80065a8:	75fb      	strb	r3, [r7, #23]
 80065aa:	e00f      	b.n	80065cc <OLED_MenuUI+0x70>
		OLED_Printf("/s%s\n", menu[i].message);
 80065ac:	7dfa      	ldrb	r2, [r7, #23]
 80065ae:	4613      	mov	r3, r2
 80065b0:	005b      	lsls	r3, r3, #1
 80065b2:	4413      	add	r3, r2
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	461a      	mov	r2, r3
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	4413      	add	r3, r2
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	4619      	mov	r1, r3
 80065c0:	480b      	ldr	r0, [pc, #44]	; (80065f0 <OLED_MenuUI+0x94>)
 80065c2:	f7ff fbcf 	bl	8005d64 <OLED_Printf>
	for(uint8_t i = 0; i < count; i++){
 80065c6:	7dfb      	ldrb	r3, [r7, #23]
 80065c8:	3301      	adds	r3, #1
 80065ca:	75fb      	strb	r3, [r7, #23]
 80065cc:	7dfb      	ldrb	r3, [r7, #23]
 80065ce:	6a3a      	ldr	r2, [r7, #32]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d8eb      	bhi.n	80065ac <OLED_MenuUI+0x50>
	}
}
 80065d4:	bf00      	nop
 80065d6:	bf00      	nop
 80065d8:	3718      	adds	r7, #24
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	20000009 	.word	0x20000009
 80065e4:	2000000a 	.word	0x2000000a
 80065e8:	2000000c 	.word	0x2000000c
 80065ec:	20000500 	.word	0x20000500
 80065f0:	0800b310 	.word	0x0800b310

080065f4 <OLED_Cursor>:

void OLED_Cursor(uint8_t n, uint32_t color){
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af02      	add	r7, sp, #8
 80065fa:	4603      	mov	r3, r0
 80065fc:	6039      	str	r1, [r7, #0]
 80065fe:	71fb      	strb	r3, [r7, #7]
	//Line Erase
	for(uint8_t i = 9; i < 64; i+=9){
 8006600:	2309      	movs	r3, #9
 8006602:	73fb      	strb	r3, [r7, #15]
 8006604:	e00a      	b.n	800661c <OLED_Cursor+0x28>
		OLED_Line(0, i, 95, i, 0);
 8006606:	7bfb      	ldrb	r3, [r7, #15]
 8006608:	7bf9      	ldrb	r1, [r7, #15]
 800660a:	2200      	movs	r2, #0
 800660c:	9200      	str	r2, [sp, #0]
 800660e:	225f      	movs	r2, #95	; 0x5f
 8006610:	2000      	movs	r0, #0
 8006612:	f7ff ff59 	bl	80064c8 <OLED_Line>
	for(uint8_t i = 9; i < 64; i+=9){
 8006616:	7bfb      	ldrb	r3, [r7, #15]
 8006618:	3309      	adds	r3, #9
 800661a:	73fb      	strb	r3, [r7, #15]
 800661c:	7bfb      	ldrb	r3, [r7, #15]
 800661e:	2b3f      	cmp	r3, #63	; 0x3f
 8006620:	d9f1      	bls.n	8006606 <OLED_Cursor+0x12>
	}
	OLED_Line(0, 9, 0, 63, 0);
 8006622:	2300      	movs	r3, #0
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	233f      	movs	r3, #63	; 0x3f
 8006628:	2200      	movs	r2, #0
 800662a:	2109      	movs	r1, #9
 800662c:	2000      	movs	r0, #0
 800662e:	f7ff ff4b 	bl	80064c8 <OLED_Line>
	OLED_Line(95, 9, 95, 63, 0);
 8006632:	2300      	movs	r3, #0
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	233f      	movs	r3, #63	; 0x3f
 8006638:	225f      	movs	r2, #95	; 0x5f
 800663a:	2109      	movs	r1, #9
 800663c:	205f      	movs	r0, #95	; 0x5f
 800663e:	f7ff ff43 	bl	80064c8 <OLED_Line>

	//Line Drawing
	OLED_Line(0, 9 + 9 * n, 95, 9 + 9 * n, color);
 8006642:	79fb      	ldrb	r3, [r7, #7]
 8006644:	3301      	adds	r3, #1
 8006646:	b2db      	uxtb	r3, r3
 8006648:	461a      	mov	r2, r3
 800664a:	00d2      	lsls	r2, r2, #3
 800664c:	4413      	add	r3, r2
 800664e:	b2d9      	uxtb	r1, r3
 8006650:	79fb      	ldrb	r3, [r7, #7]
 8006652:	3301      	adds	r3, #1
 8006654:	b2db      	uxtb	r3, r3
 8006656:	461a      	mov	r2, r3
 8006658:	00d2      	lsls	r2, r2, #3
 800665a:	4413      	add	r3, r2
 800665c:	b2da      	uxtb	r2, r3
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	9300      	str	r3, [sp, #0]
 8006662:	4613      	mov	r3, r2
 8006664:	225f      	movs	r2, #95	; 0x5f
 8006666:	2000      	movs	r0, #0
 8006668:	f7ff ff2e 	bl	80064c8 <OLED_Line>
	OLED_Line(0, 18 + 9 * n, 95, 18 + 9 * n, color);
 800666c:	79fb      	ldrb	r3, [r7, #7]
 800666e:	461a      	mov	r2, r3
 8006670:	00d2      	lsls	r2, r2, #3
 8006672:	4413      	add	r3, r2
 8006674:	b2db      	uxtb	r3, r3
 8006676:	3312      	adds	r3, #18
 8006678:	b2d9      	uxtb	r1, r3
 800667a:	79fb      	ldrb	r3, [r7, #7]
 800667c:	461a      	mov	r2, r3
 800667e:	00d2      	lsls	r2, r2, #3
 8006680:	4413      	add	r3, r2
 8006682:	b2db      	uxtb	r3, r3
 8006684:	3312      	adds	r3, #18
 8006686:	b2da      	uxtb	r2, r3
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	4613      	mov	r3, r2
 800668e:	225f      	movs	r2, #95	; 0x5f
 8006690:	2000      	movs	r0, #0
 8006692:	f7ff ff19 	bl	80064c8 <OLED_Line>
	OLED_Line(0, 9 + 9 * n, 0, 18 + 9 * n, color);
 8006696:	79fb      	ldrb	r3, [r7, #7]
 8006698:	3301      	adds	r3, #1
 800669a:	b2db      	uxtb	r3, r3
 800669c:	461a      	mov	r2, r3
 800669e:	00d2      	lsls	r2, r2, #3
 80066a0:	4413      	add	r3, r2
 80066a2:	b2d9      	uxtb	r1, r3
 80066a4:	79fb      	ldrb	r3, [r7, #7]
 80066a6:	461a      	mov	r2, r3
 80066a8:	00d2      	lsls	r2, r2, #3
 80066aa:	4413      	add	r3, r2
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	3312      	adds	r3, #18
 80066b0:	b2da      	uxtb	r2, r3
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	4613      	mov	r3, r2
 80066b8:	2200      	movs	r2, #0
 80066ba:	2000      	movs	r0, #0
 80066bc:	f7ff ff04 	bl	80064c8 <OLED_Line>
	OLED_Line(95, 9 + 9 * n, 95, 18 + 9 * n, color);
 80066c0:	79fb      	ldrb	r3, [r7, #7]
 80066c2:	3301      	adds	r3, #1
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	461a      	mov	r2, r3
 80066c8:	00d2      	lsls	r2, r2, #3
 80066ca:	4413      	add	r3, r2
 80066cc:	b2d9      	uxtb	r1, r3
 80066ce:	79fb      	ldrb	r3, [r7, #7]
 80066d0:	461a      	mov	r2, r3
 80066d2:	00d2      	lsls	r2, r2, #3
 80066d4:	4413      	add	r3, r2
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	3312      	adds	r3, #18
 80066da:	b2da      	uxtb	r2, r3
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	9300      	str	r3, [sp, #0]
 80066e0:	4613      	mov	r3, r2
 80066e2:	225f      	movs	r2, #95	; 0x5f
 80066e4:	205f      	movs	r0, #95	; 0x5f
 80066e6:	f7ff feef 	bl	80064c8 <OLED_Line>
}
 80066ea:	bf00      	nop
 80066ec:	3710      	adds	r7, #16
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
	...

080066f4 <Switch_LED>:
#define LONG_FLAG 0x20

#define LINE_TRACER_SWITCH
extern TIM_HandleTypeDef htim4;

void Switch_LED(uint16_t red, uint16_t blue){
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	4603      	mov	r3, r0
 80066fc:	460a      	mov	r2, r1
 80066fe:	80fb      	strh	r3, [r7, #6]
 8006700:	4613      	mov	r3, r2
 8006702:	80bb      	strh	r3, [r7, #4]
	htim4.Instance -> CCR1 = red;
 8006704:	4b06      	ldr	r3, [pc, #24]	; (8006720 <Switch_LED+0x2c>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	88fa      	ldrh	r2, [r7, #6]
 800670a:	635a      	str	r2, [r3, #52]	; 0x34
	htim4.Instance -> CCR2 = blue;
 800670c:	4b04      	ldr	r3, [pc, #16]	; (8006720 <Switch_LED+0x2c>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	88ba      	ldrh	r2, [r7, #4]
 8006712:	639a      	str	r2, [r3, #56]	; 0x38
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr
 8006720:	2000057c 	.word	0x2000057c

08006724 <Switch_LED_Temperature>:

void Switch_LED_Temperature(float temp){
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	ed87 0a01 	vstr	s0, [r7, #4]
	//250  
	//50  
	//0  
	static float temp_v;
	if(temp_v < temp){
 800672e:	4b56      	ldr	r3, [pc, #344]	; (8006888 <Switch_LED_Temperature+0x164>)
 8006730:	edd3 7a00 	vldr	s15, [r3]
 8006734:	ed97 7a01 	vldr	s14, [r7, #4]
 8006738:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800673c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006740:	dd17      	ble.n	8006772 <Switch_LED_Temperature+0x4e>
		temp_v += 1.0f;
 8006742:	4b51      	ldr	r3, [pc, #324]	; (8006888 <Switch_LED_Temperature+0x164>)
 8006744:	edd3 7a00 	vldr	s15, [r3]
 8006748:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800674c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006750:	4b4d      	ldr	r3, [pc, #308]	; (8006888 <Switch_LED_Temperature+0x164>)
 8006752:	edc3 7a00 	vstr	s15, [r3]
		if(temp_v > temp){
 8006756:	4b4c      	ldr	r3, [pc, #304]	; (8006888 <Switch_LED_Temperature+0x164>)
 8006758:	edd3 7a00 	vldr	s15, [r3]
 800675c:	ed97 7a01 	vldr	s14, [r7, #4]
 8006760:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006768:	d524      	bpl.n	80067b4 <Switch_LED_Temperature+0x90>
			temp_v = temp;
 800676a:	4a47      	ldr	r2, [pc, #284]	; (8006888 <Switch_LED_Temperature+0x164>)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6013      	str	r3, [r2, #0]
 8006770:	e020      	b.n	80067b4 <Switch_LED_Temperature+0x90>
		}
	}
	else if(temp_v > temp){
 8006772:	4b45      	ldr	r3, [pc, #276]	; (8006888 <Switch_LED_Temperature+0x164>)
 8006774:	edd3 7a00 	vldr	s15, [r3]
 8006778:	ed97 7a01 	vldr	s14, [r7, #4]
 800677c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006784:	d516      	bpl.n	80067b4 <Switch_LED_Temperature+0x90>
		temp_v -= 1.0f;
 8006786:	4b40      	ldr	r3, [pc, #256]	; (8006888 <Switch_LED_Temperature+0x164>)
 8006788:	edd3 7a00 	vldr	s15, [r3]
 800678c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006790:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006794:	4b3c      	ldr	r3, [pc, #240]	; (8006888 <Switch_LED_Temperature+0x164>)
 8006796:	edc3 7a00 	vstr	s15, [r3]
		if(temp_v < temp){
 800679a:	4b3b      	ldr	r3, [pc, #236]	; (8006888 <Switch_LED_Temperature+0x164>)
 800679c:	edd3 7a00 	vldr	s15, [r3]
 80067a0:	ed97 7a01 	vldr	s14, [r7, #4]
 80067a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80067a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067ac:	dd02      	ble.n	80067b4 <Switch_LED_Temperature+0x90>
			temp_v = temp;
 80067ae:	4a36      	ldr	r2, [pc, #216]	; (8006888 <Switch_LED_Temperature+0x164>)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6013      	str	r3, [r2, #0]
		}
	}


	if(temp_v > 250.00f){
 80067b4:	4b34      	ldr	r3, [pc, #208]	; (8006888 <Switch_LED_Temperature+0x164>)
 80067b6:	edd3 7a00 	vldr	s15, [r3]
 80067ba:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800688c <Switch_LED_Temperature+0x168>
 80067be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067c6:	dd05      	ble.n	80067d4 <Switch_LED_Temperature+0xb0>
		Switch_LED(1023, 0);
 80067c8:	2100      	movs	r1, #0
 80067ca:	f240 30ff 	movw	r0, #1023	; 0x3ff
 80067ce:	f7ff ff91 	bl	80066f4 <Switch_LED>
		Switch_LED(temp_v * temp_v * 1023.00f / 2500.0f, 1023);
	}
	else{
		Switch_LED(0, 1023);
	}
}
 80067d2:	e054      	b.n	800687e <Switch_LED_Temperature+0x15a>
	else if(temp_v > 50.00f){
 80067d4:	4b2c      	ldr	r3, [pc, #176]	; (8006888 <Switch_LED_Temperature+0x164>)
 80067d6:	edd3 7a00 	vldr	s15, [r3]
 80067da:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8006890 <Switch_LED_Temperature+0x16c>
 80067de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067e6:	dd22      	ble.n	800682e <Switch_LED_Temperature+0x10a>
		Switch_LED(1023, (250.00f - temp_v) * (250.00f - temp_v) * 1023.00f / 40000.0f);
 80067e8:	4b27      	ldr	r3, [pc, #156]	; (8006888 <Switch_LED_Temperature+0x164>)
 80067ea:	edd3 7a00 	vldr	s15, [r3]
 80067ee:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800688c <Switch_LED_Temperature+0x168>
 80067f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80067f6:	4b24      	ldr	r3, [pc, #144]	; (8006888 <Switch_LED_Temperature+0x164>)
 80067f8:	edd3 7a00 	vldr	s15, [r3]
 80067fc:	eddf 6a23 	vldr	s13, [pc, #140]	; 800688c <Switch_LED_Temperature+0x168>
 8006800:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006808:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8006894 <Switch_LED_Temperature+0x170>
 800680c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006810:	eddf 6a21 	vldr	s13, [pc, #132]	; 8006898 <Switch_LED_Temperature+0x174>
 8006814:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006818:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800681c:	ee17 3a90 	vmov	r3, s15
 8006820:	b29b      	uxth	r3, r3
 8006822:	4619      	mov	r1, r3
 8006824:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8006828:	f7ff ff64 	bl	80066f4 <Switch_LED>
}
 800682c:	e027      	b.n	800687e <Switch_LED_Temperature+0x15a>
	else if(temp_v > 0){
 800682e:	4b16      	ldr	r3, [pc, #88]	; (8006888 <Switch_LED_Temperature+0x164>)
 8006830:	edd3 7a00 	vldr	s15, [r3]
 8006834:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800683c:	dd1a      	ble.n	8006874 <Switch_LED_Temperature+0x150>
		Switch_LED(temp_v * temp_v * 1023.00f / 2500.0f, 1023);
 800683e:	4b12      	ldr	r3, [pc, #72]	; (8006888 <Switch_LED_Temperature+0x164>)
 8006840:	ed93 7a00 	vldr	s14, [r3]
 8006844:	4b10      	ldr	r3, [pc, #64]	; (8006888 <Switch_LED_Temperature+0x164>)
 8006846:	edd3 7a00 	vldr	s15, [r3]
 800684a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800684e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8006894 <Switch_LED_Temperature+0x170>
 8006852:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006856:	eddf 6a11 	vldr	s13, [pc, #68]	; 800689c <Switch_LED_Temperature+0x178>
 800685a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800685e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006862:	ee17 3a90 	vmov	r3, s15
 8006866:	b29b      	uxth	r3, r3
 8006868:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800686c:	4618      	mov	r0, r3
 800686e:	f7ff ff41 	bl	80066f4 <Switch_LED>
}
 8006872:	e004      	b.n	800687e <Switch_LED_Temperature+0x15a>
		Switch_LED(0, 1023);
 8006874:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8006878:	2000      	movs	r0, #0
 800687a:	f7ff ff3b 	bl	80066f4 <Switch_LED>
}
 800687e:	bf00      	nop
 8006880:	3708      	adds	r7, #8
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	20000504 	.word	0x20000504
 800688c:	437a0000 	.word	0x437a0000
 8006890:	42480000 	.word	0x42480000
 8006894:	447fc000 	.word	0x447fc000
 8006898:	471c4000 	.word	0x471c4000
 800689c:	451c4000 	.word	0x451c4000

080068a0 <Switch_Read>:




uint16_t Switch_Read(){
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b082      	sub	sp, #8
 80068a4:	af00      	add	r7, sp, #0
	static uint16_t Switch_sum = 0;
	static uint16_t Switch_input = 0;
	static uint32_t Switch_time = 0;
	static uint32_t Switch_lowTime = 0;
#ifdef LINE_TRACER_SWITCH
	uint8_t sw1 = !HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin);
 80068a6:	2108      	movs	r1, #8
 80068a8:	4893      	ldr	r0, [pc, #588]	; (8006af8 <Switch_Read+0x258>)
 80068aa:	f7fb fd4b 	bl	8002344 <HAL_GPIO_ReadPin>
 80068ae:	4603      	mov	r3, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	bf0c      	ite	eq
 80068b4:	2301      	moveq	r3, #1
 80068b6:	2300      	movne	r3, #0
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	71fb      	strb	r3, [r7, #7]
	uint8_t sw2 = !HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin);
 80068bc:	2110      	movs	r1, #16
 80068be:	488e      	ldr	r0, [pc, #568]	; (8006af8 <Switch_Read+0x258>)
 80068c0:	f7fb fd40 	bl	8002344 <HAL_GPIO_ReadPin>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	bf0c      	ite	eq
 80068ca:	2301      	moveq	r3, #1
 80068cc:	2300      	movne	r3, #0
 80068ce:	b2db      	uxtb	r3, r3
 80068d0:	71bb      	strb	r3, [r7, #6]
	uint8_t sw3 = !HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin);
 80068d2:	2120      	movs	r1, #32
 80068d4:	4888      	ldr	r0, [pc, #544]	; (8006af8 <Switch_Read+0x258>)
 80068d6:	f7fb fd35 	bl	8002344 <HAL_GPIO_ReadPin>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	bf0c      	ite	eq
 80068e0:	2301      	moveq	r3, #1
 80068e2:	2300      	movne	r3, #0
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	717b      	strb	r3, [r7, #5]
	uint8_t sw4 = !HAL_GPIO_ReadPin(SW4_GPIO_Port, SW4_Pin);
 80068e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80068ec:	4882      	ldr	r0, [pc, #520]	; (8006af8 <Switch_Read+0x258>)
 80068ee:	f7fb fd29 	bl	8002344 <HAL_GPIO_ReadPin>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	bf0c      	ite	eq
 80068f8:	2301      	moveq	r3, #1
 80068fa:	2300      	movne	r3, #0
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	713b      	strb	r3, [r7, #4]
	uint8_t sw5 = !HAL_GPIO_ReadPin(SW5_GPIO_Port, SW5_Pin);
 8006900:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006904:	487c      	ldr	r0, [pc, #496]	; (8006af8 <Switch_Read+0x258>)
 8006906:	f7fb fd1d 	bl	8002344 <HAL_GPIO_ReadPin>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	bf0c      	ite	eq
 8006910:	2301      	moveq	r3, #1
 8006912:	2300      	movne	r3, #0
 8006914:	b2db      	uxtb	r3, r3
 8006916:	70fb      	strb	r3, [r7, #3]
	Switch_input = sw1 | (sw2 << 1) | (sw3 << 2) | (sw4 << 3) | (sw5 << 4);
 8006918:	79fb      	ldrb	r3, [r7, #7]
 800691a:	b21a      	sxth	r2, r3
 800691c:	79bb      	ldrb	r3, [r7, #6]
 800691e:	005b      	lsls	r3, r3, #1
 8006920:	b21b      	sxth	r3, r3
 8006922:	4313      	orrs	r3, r2
 8006924:	b21a      	sxth	r2, r3
 8006926:	797b      	ldrb	r3, [r7, #5]
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	b21b      	sxth	r3, r3
 800692c:	4313      	orrs	r3, r2
 800692e:	b21a      	sxth	r2, r3
 8006930:	793b      	ldrb	r3, [r7, #4]
 8006932:	00db      	lsls	r3, r3, #3
 8006934:	b21b      	sxth	r3, r3
 8006936:	4313      	orrs	r3, r2
 8006938:	b21a      	sxth	r2, r3
 800693a:	78fb      	ldrb	r3, [r7, #3]
 800693c:	011b      	lsls	r3, r3, #4
 800693e:	b21b      	sxth	r3, r3
 8006940:	4313      	orrs	r3, r2
 8006942:	b21b      	sxth	r3, r3
 8006944:	b29a      	uxth	r2, r3
 8006946:	4b6d      	ldr	r3, [pc, #436]	; (8006afc <Switch_Read+0x25c>)
 8006948:	801a      	strh	r2, [r3, #0]
#endif
	switch(Switch_state){
 800694a:	4b6d      	ldr	r3, [pc, #436]	; (8006b00 <Switch_Read+0x260>)
 800694c:	781b      	ldrb	r3, [r3, #0]
 800694e:	2b05      	cmp	r3, #5
 8006950:	f200 80cd 	bhi.w	8006aee <Switch_Read+0x24e>
 8006954:	a201      	add	r2, pc, #4	; (adr r2, 800695c <Switch_Read+0xbc>)
 8006956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800695a:	bf00      	nop
 800695c:	08006975 	.word	0x08006975
 8006960:	080069a1 	.word	0x080069a1
 8006964:	080069e5 	.word	0x080069e5
 8006968:	08006a2d 	.word	0x08006a2d
 800696c:	08006a65 	.word	0x08006a65
 8006970:	08006aa5 	.word	0x08006aa5
	case SWITCH_STATE_IDLE:
		if(Switch_input){
 8006974:	4b61      	ldr	r3, [pc, #388]	; (8006afc <Switch_Read+0x25c>)
 8006976:	881b      	ldrh	r3, [r3, #0]
 8006978:	2b00      	cmp	r3, #0
 800697a:	f000 80af 	beq.w	8006adc <Switch_Read+0x23c>
			Switch_time = HAL_GetTick();
 800697e:	f7fb fa1b 	bl	8001db8 <HAL_GetTick>
 8006982:	4603      	mov	r3, r0
 8006984:	4a5f      	ldr	r2, [pc, #380]	; (8006b04 <Switch_Read+0x264>)
 8006986:	6013      	str	r3, [r2, #0]
			Switch_state = SWITCH_STATE_PRE_DOWN;
 8006988:	4b5d      	ldr	r3, [pc, #372]	; (8006b00 <Switch_Read+0x260>)
 800698a:	2201      	movs	r2, #1
 800698c:	701a      	strb	r2, [r3, #0]
			Switch_sum |= Switch_input;
 800698e:	4b5e      	ldr	r3, [pc, #376]	; (8006b08 <Switch_Read+0x268>)
 8006990:	881a      	ldrh	r2, [r3, #0]
 8006992:	4b5a      	ldr	r3, [pc, #360]	; (8006afc <Switch_Read+0x25c>)
 8006994:	881b      	ldrh	r3, [r3, #0]
 8006996:	4313      	orrs	r3, r2
 8006998:	b29a      	uxth	r2, r3
 800699a:	4b5b      	ldr	r3, [pc, #364]	; (8006b08 <Switch_Read+0x268>)
 800699c:	801a      	strh	r2, [r3, #0]
		}
		break;
 800699e:	e09d      	b.n	8006adc <Switch_Read+0x23c>
	case SWITCH_STATE_PRE_DOWN:
		if(Switch_input){
 80069a0:	4b56      	ldr	r3, [pc, #344]	; (8006afc <Switch_Read+0x25c>)
 80069a2:	881b      	ldrh	r3, [r3, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d016      	beq.n	80069d6 <Switch_Read+0x136>
			if(HAL_GetTick() - Switch_time > 80){
 80069a8:	f7fb fa06 	bl	8001db8 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	4b55      	ldr	r3, [pc, #340]	; (8006b04 <Switch_Read+0x264>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	1ad3      	subs	r3, r2, r3
 80069b4:	2b50      	cmp	r3, #80	; 0x50
 80069b6:	d905      	bls.n	80069c4 <Switch_Read+0x124>
				Switch_state = SWITCH_STATE_DOWN;
 80069b8:	4b51      	ldr	r3, [pc, #324]	; (8006b00 <Switch_Read+0x260>)
 80069ba:	2202      	movs	r2, #2
 80069bc:	701a      	strb	r2, [r3, #0]
				return Switch_sum;
 80069be:	4b52      	ldr	r3, [pc, #328]	; (8006b08 <Switch_Read+0x268>)
 80069c0:	881b      	ldrh	r3, [r3, #0]
 80069c2:	e095      	b.n	8006af0 <Switch_Read+0x250>
			}
			Switch_sum |= Switch_input;
 80069c4:	4b50      	ldr	r3, [pc, #320]	; (8006b08 <Switch_Read+0x268>)
 80069c6:	881a      	ldrh	r2, [r3, #0]
 80069c8:	4b4c      	ldr	r3, [pc, #304]	; (8006afc <Switch_Read+0x25c>)
 80069ca:	881b      	ldrh	r3, [r3, #0]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	4b4d      	ldr	r3, [pc, #308]	; (8006b08 <Switch_Read+0x268>)
 80069d2:	801a      	strh	r2, [r3, #0]
		}
		else{
			Switch_state = SWITCH_STATE_IDLE;
			Switch_sum = 0;
		}
		break;
 80069d4:	e08b      	b.n	8006aee <Switch_Read+0x24e>
			Switch_state = SWITCH_STATE_IDLE;
 80069d6:	4b4a      	ldr	r3, [pc, #296]	; (8006b00 <Switch_Read+0x260>)
 80069d8:	2200      	movs	r2, #0
 80069da:	701a      	strb	r2, [r3, #0]
			Switch_sum = 0;
 80069dc:	4b4a      	ldr	r3, [pc, #296]	; (8006b08 <Switch_Read+0x268>)
 80069de:	2200      	movs	r2, #0
 80069e0:	801a      	strh	r2, [r3, #0]
		break;
 80069e2:	e084      	b.n	8006aee <Switch_Read+0x24e>
	case SWITCH_STATE_DOWN:
		if(!Switch_input){
 80069e4:	4b45      	ldr	r3, [pc, #276]	; (8006afc <Switch_Read+0x25c>)
 80069e6:	881b      	ldrh	r3, [r3, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d108      	bne.n	80069fe <Switch_Read+0x15e>
			Switch_lowTime = HAL_GetTick();
 80069ec:	f7fb f9e4 	bl	8001db8 <HAL_GetTick>
 80069f0:	4603      	mov	r3, r0
 80069f2:	4a46      	ldr	r2, [pc, #280]	; (8006b0c <Switch_Read+0x26c>)
 80069f4:	6013      	str	r3, [r2, #0]
			Switch_state = SWITCH_STATE_PRE_IDLE;
 80069f6:	4b42      	ldr	r3, [pc, #264]	; (8006b00 <Switch_Read+0x260>)
 80069f8:	2203      	movs	r2, #3
 80069fa:	701a      	strb	r2, [r3, #0]
		else if(HAL_GetTick() - Switch_time > 400){
			Switch_time = HAL_GetTick();
			Switch_state = SWITCH_STATE_LONG;
			return Switch_sum | LONG_FLAG;
		}
		break;
 80069fc:	e070      	b.n	8006ae0 <Switch_Read+0x240>
		else if(HAL_GetTick() - Switch_time > 400){
 80069fe:	f7fb f9db 	bl	8001db8 <HAL_GetTick>
 8006a02:	4602      	mov	r2, r0
 8006a04:	4b3f      	ldr	r3, [pc, #252]	; (8006b04 <Switch_Read+0x264>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8006a0e:	d967      	bls.n	8006ae0 <Switch_Read+0x240>
			Switch_time = HAL_GetTick();
 8006a10:	f7fb f9d2 	bl	8001db8 <HAL_GetTick>
 8006a14:	4603      	mov	r3, r0
 8006a16:	4a3b      	ldr	r2, [pc, #236]	; (8006b04 <Switch_Read+0x264>)
 8006a18:	6013      	str	r3, [r2, #0]
			Switch_state = SWITCH_STATE_LONG;
 8006a1a:	4b39      	ldr	r3, [pc, #228]	; (8006b00 <Switch_Read+0x260>)
 8006a1c:	2204      	movs	r2, #4
 8006a1e:	701a      	strb	r2, [r3, #0]
			return Switch_sum | LONG_FLAG;
 8006a20:	4b39      	ldr	r3, [pc, #228]	; (8006b08 <Switch_Read+0x268>)
 8006a22:	881b      	ldrh	r3, [r3, #0]
 8006a24:	f043 0320 	orr.w	r3, r3, #32
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	e061      	b.n	8006af0 <Switch_Read+0x250>
	case SWITCH_STATE_PRE_IDLE:
		if(!Switch_input){
 8006a2c:	4b33      	ldr	r3, [pc, #204]	; (8006afc <Switch_Read+0x25c>)
 8006a2e:	881b      	ldrh	r3, [r3, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d113      	bne.n	8006a5c <Switch_Read+0x1bc>
			if(HAL_GetTick() - Switch_lowTime > 80){
 8006a34:	f7fb f9c0 	bl	8001db8 <HAL_GetTick>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	4b34      	ldr	r3, [pc, #208]	; (8006b0c <Switch_Read+0x26c>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	2b50      	cmp	r3, #80	; 0x50
 8006a42:	d94f      	bls.n	8006ae4 <Switch_Read+0x244>
				Switch_time = HAL_GetTick();
 8006a44:	f7fb f9b8 	bl	8001db8 <HAL_GetTick>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	4a2e      	ldr	r2, [pc, #184]	; (8006b04 <Switch_Read+0x264>)
 8006a4c:	6013      	str	r3, [r2, #0]
				Switch_state = SWITCH_STATE_IDLE;
 8006a4e:	4b2c      	ldr	r3, [pc, #176]	; (8006b00 <Switch_Read+0x260>)
 8006a50:	2200      	movs	r2, #0
 8006a52:	701a      	strb	r2, [r3, #0]
				Switch_sum = 0;
 8006a54:	4b2c      	ldr	r3, [pc, #176]	; (8006b08 <Switch_Read+0x268>)
 8006a56:	2200      	movs	r2, #0
 8006a58:	801a      	strh	r2, [r3, #0]
			}
		}
		else{
			Switch_state = SWITCH_STATE_DOWN;
		}
		break;
 8006a5a:	e043      	b.n	8006ae4 <Switch_Read+0x244>
			Switch_state = SWITCH_STATE_DOWN;
 8006a5c:	4b28      	ldr	r3, [pc, #160]	; (8006b00 <Switch_Read+0x260>)
 8006a5e:	2202      	movs	r2, #2
 8006a60:	701a      	strb	r2, [r3, #0]
		break;
 8006a62:	e03f      	b.n	8006ae4 <Switch_Read+0x244>
	case SWITCH_STATE_LONG:
		if(!Switch_input){
 8006a64:	4b25      	ldr	r3, [pc, #148]	; (8006afc <Switch_Read+0x25c>)
 8006a66:	881b      	ldrh	r3, [r3, #0]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d108      	bne.n	8006a7e <Switch_Read+0x1de>
			Switch_lowTime = HAL_GetTick();
 8006a6c:	f7fb f9a4 	bl	8001db8 <HAL_GetTick>
 8006a70:	4603      	mov	r3, r0
 8006a72:	4a26      	ldr	r2, [pc, #152]	; (8006b0c <Switch_Read+0x26c>)
 8006a74:	6013      	str	r3, [r2, #0]
			Switch_state = SWITCH_STATE_PRE_IDLE_LONG;
 8006a76:	4b22      	ldr	r3, [pc, #136]	; (8006b00 <Switch_Read+0x260>)
 8006a78:	2205      	movs	r2, #5
 8006a7a:	701a      	strb	r2, [r3, #0]
		}
		else if(HAL_GetTick() - Switch_time > 100){
			Switch_time = HAL_GetTick();
			return Switch_sum | LONG_FLAG;
		}
		break;
 8006a7c:	e034      	b.n	8006ae8 <Switch_Read+0x248>
		else if(HAL_GetTick() - Switch_time > 100){
 8006a7e:	f7fb f99b 	bl	8001db8 <HAL_GetTick>
 8006a82:	4602      	mov	r2, r0
 8006a84:	4b1f      	ldr	r3, [pc, #124]	; (8006b04 <Switch_Read+0x264>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	1ad3      	subs	r3, r2, r3
 8006a8a:	2b64      	cmp	r3, #100	; 0x64
 8006a8c:	d92c      	bls.n	8006ae8 <Switch_Read+0x248>
			Switch_time = HAL_GetTick();
 8006a8e:	f7fb f993 	bl	8001db8 <HAL_GetTick>
 8006a92:	4603      	mov	r3, r0
 8006a94:	4a1b      	ldr	r2, [pc, #108]	; (8006b04 <Switch_Read+0x264>)
 8006a96:	6013      	str	r3, [r2, #0]
			return Switch_sum | LONG_FLAG;
 8006a98:	4b1b      	ldr	r3, [pc, #108]	; (8006b08 <Switch_Read+0x268>)
 8006a9a:	881b      	ldrh	r3, [r3, #0]
 8006a9c:	f043 0320 	orr.w	r3, r3, #32
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	e025      	b.n	8006af0 <Switch_Read+0x250>
	case SWITCH_STATE_PRE_IDLE_LONG:
		if(!Switch_input){
 8006aa4:	4b15      	ldr	r3, [pc, #84]	; (8006afc <Switch_Read+0x25c>)
 8006aa6:	881b      	ldrh	r3, [r3, #0]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d113      	bne.n	8006ad4 <Switch_Read+0x234>
			if(HAL_GetTick() - Switch_lowTime > 80){
 8006aac:	f7fb f984 	bl	8001db8 <HAL_GetTick>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	4b16      	ldr	r3, [pc, #88]	; (8006b0c <Switch_Read+0x26c>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	2b50      	cmp	r3, #80	; 0x50
 8006aba:	d917      	bls.n	8006aec <Switch_Read+0x24c>
				Switch_time = HAL_GetTick();
 8006abc:	f7fb f97c 	bl	8001db8 <HAL_GetTick>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	4a10      	ldr	r2, [pc, #64]	; (8006b04 <Switch_Read+0x264>)
 8006ac4:	6013      	str	r3, [r2, #0]
				Switch_state = SWITCH_STATE_IDLE;
 8006ac6:	4b0e      	ldr	r3, [pc, #56]	; (8006b00 <Switch_Read+0x260>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	701a      	strb	r2, [r3, #0]
				Switch_sum = 0;
 8006acc:	4b0e      	ldr	r3, [pc, #56]	; (8006b08 <Switch_Read+0x268>)
 8006ace:	2200      	movs	r2, #0
 8006ad0:	801a      	strh	r2, [r3, #0]
			}
		}
		else{
			Switch_state = SWITCH_STATE_LONG;
		}
		break;
 8006ad2:	e00b      	b.n	8006aec <Switch_Read+0x24c>
			Switch_state = SWITCH_STATE_LONG;
 8006ad4:	4b0a      	ldr	r3, [pc, #40]	; (8006b00 <Switch_Read+0x260>)
 8006ad6:	2204      	movs	r2, #4
 8006ad8:	701a      	strb	r2, [r3, #0]
		break;
 8006ada:	e007      	b.n	8006aec <Switch_Read+0x24c>
		break;
 8006adc:	bf00      	nop
 8006ade:	e006      	b.n	8006aee <Switch_Read+0x24e>
		break;
 8006ae0:	bf00      	nop
 8006ae2:	e004      	b.n	8006aee <Switch_Read+0x24e>
		break;
 8006ae4:	bf00      	nop
 8006ae6:	e002      	b.n	8006aee <Switch_Read+0x24e>
		break;
 8006ae8:	bf00      	nop
 8006aea:	e000      	b.n	8006aee <Switch_Read+0x24e>
		break;
 8006aec:	bf00      	nop
	}
	return 0;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3708      	adds	r7, #8
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	40020400 	.word	0x40020400
 8006afc:	20000508 	.word	0x20000508
 8006b00:	2000050a 	.word	0x2000050a
 8006b04:	2000050c 	.word	0x2000050c
 8006b08:	20000510 	.word	0x20000510
 8006b0c:	20000514 	.word	0x20000514

08006b10 <Control_PID>:
		10.f,		// filterConst
		5.f,		// antiWindUpConst
		.25f		// deadBandConst
};

float Control_PID(heater_t *heaterobj, PIDConst PIDMode){
 8006b10:	b084      	sub	sp, #16
 8006b12:	b480      	push	{r7}
 8006b14:	b087      	sub	sp, #28
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
 8006b1a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006b1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	float duty;

	// Proportional term
	float temperatureError = heaterobj->target - heaterobj->current;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	ed93 7a04 	vldr	s14, [r3, #16]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	edd3 7a05 	vldr	s15, [r3, #20]
 8006b2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b32:	edc7 7a04 	vstr	s15, [r7, #16]

	// Derivative term
	float temperatureDifferential = (heaterobj->current - heaterobj->prev) / PERIOD;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	ed93 7a05 	vldr	s14, [r3, #20]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	edd3 7a06 	vldr	s15, [r3, #24]
 8006b42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b46:	edc7 7a03 	vstr	s15, [r7, #12]

	// Integral term
	if (temperatureError < -PIDMode.deadBandConst) heaterobj->errorSum += (temperatureError + PIDMode.deadBandConst) * PERIOD;
 8006b4a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8006b4e:	eef1 7a67 	vneg.f32	s15, s15
 8006b52:	ed97 7a04 	vldr	s14, [r7, #16]
 8006b56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b5e:	d50e      	bpl.n	8006b7e <Control_PID+0x6e>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	ed93 7a07 	vldr	s14, [r3, #28]
 8006b66:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8006b6a:	edd7 7a04 	vldr	s15, [r7, #16]
 8006b6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	edc3 7a07 	vstr	s15, [r3, #28]
 8006b7c:	e016      	b.n	8006bac <Control_PID+0x9c>
	else if (temperatureError > PIDMode.deadBandConst) heaterobj->errorSum += (temperatureError - PIDMode.deadBandConst) * PERIOD;
 8006b7e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8006b82:	ed97 7a04 	vldr	s14, [r7, #16]
 8006b86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b8e:	dd0d      	ble.n	8006bac <Control_PID+0x9c>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	ed93 7a07 	vldr	s14, [r3, #28]
 8006b96:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8006b9a:	edd7 6a04 	vldr	s13, [r7, #16]
 8006b9e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	edc3 7a07 	vstr	s15, [r3, #28]


	// anti wind-up
	if (heaterobj->errorSum > PIDMode.antiWindUpConst) heaterobj->errorSum = PIDMode.antiWindUpConst;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	ed93 7a07 	vldr	s14, [r3, #28]
 8006bb2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8006bb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bbe:	dd03      	ble.n	8006bc8 <Control_PID+0xb8>
 8006bc0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	61da      	str	r2, [r3, #28]
 8006bc6:	e012      	b.n	8006bee <Control_PID+0xde>
	else if (heaterobj->errorSum < -PIDMode.antiWindUpConst) heaterobj->errorSum = -PIDMode.antiWindUpConst;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	ed93 7a07 	vldr	s14, [r3, #28]
 8006bce:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8006bd2:	eef1 7a67 	vneg.f32	s15, s15
 8006bd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bde:	d506      	bpl.n	8006bee <Control_PID+0xde>
 8006be0:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8006be4:	eef1 7a67 	vneg.f32	s15, s15
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	edc3 7a07 	vstr	s15, [r3, #28]

	// PID control
	duty = (temperatureError * PIDMode.kp - temperatureDifferential * PIDMode.kd + heaterobj->errorSum * PIDMode.ki);
 8006bee:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8006bf2:	edd7 7a04 	vldr	s15, [r7, #16]
 8006bf6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006bfa:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8006bfe:	edd7 7a03 	vldr	s15, [r7, #12]
 8006c02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006c06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	edd3 6a07 	vldr	s13, [r3, #28]
 8006c10:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8006c14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006c18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c1c:	edc7 7a05 	vstr	s15, [r7, #20]

	// output limit
	if (duty < 0.01f) duty = 0.f;
 8006c20:	edd7 7a05 	vldr	s15, [r7, #20]
 8006c24:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8006c68 <Control_PID+0x158>
 8006c28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c30:	d502      	bpl.n	8006c38 <Control_PID+0x128>
 8006c32:	f04f 0300 	mov.w	r3, #0
 8006c36:	617b      	str	r3, [r7, #20]
	if (duty > 0.99f) duty = 1.f;
 8006c38:	edd7 7a05 	vldr	s15, [r7, #20]
 8006c3c:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8006c6c <Control_PID+0x15c>
 8006c40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c48:	dd02      	ble.n	8006c50 <Control_PID+0x140>
 8006c4a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006c4e:	617b      	str	r3, [r7, #20]
	return duty;
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	ee07 3a90 	vmov	s15, r3
}
 8006c56:	eeb0 0a67 	vmov.f32	s0, s15
 8006c5a:	371c      	adds	r7, #28
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	b004      	add	sp, #16
 8006c64:	4770      	bx	lr
 8006c66:	bf00      	nop
 8006c68:	3c23d70a 	.word	0x3c23d70a
 8006c6c:	3f7d70a4 	.word	0x3f7d70a4

08006c70 <HeaterControl_TIM9_IRQ>:
static void heater_stop(heater_t *heaterobj);
static void heater_set_target_temp(heater_t *heaterobj, float targetTemp);
__STATIC_INLINE void __Heater_SetDuty(heater_t *heaterobj);
static void Heater_Controller(tempsensor_t *tempsensor, heater_t *heaterobj);

void HeaterControl_TIM9_IRQ(){
 8006c70:	b580      	push	{r7, lr}
 8006c72:	af00      	add	r7, sp, #0
	Heater_Controller(tempTop, heaterTop);
 8006c74:	4b12      	ldr	r3, [pc, #72]	; (8006cc0 <HeaterControl_TIM9_IRQ+0x50>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a12      	ldr	r2, [pc, #72]	; (8006cc4 <HeaterControl_TIM9_IRQ+0x54>)
 8006c7a:	6812      	ldr	r2, [r2, #0]
 8006c7c:	4611      	mov	r1, r2
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f000 f8e8 	bl	8006e54 <Heater_Controller>
	Heater_Controller(tempBottom, heaterBottom);
 8006c84:	4b10      	ldr	r3, [pc, #64]	; (8006cc8 <HeaterControl_TIM9_IRQ+0x58>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a10      	ldr	r2, [pc, #64]	; (8006ccc <HeaterControl_TIM9_IRQ+0x5c>)
 8006c8a:	6812      	ldr	r2, [r2, #0]
 8006c8c:	4611      	mov	r1, r2
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 f8e0 	bl	8006e54 <Heater_Controller>
	if(heaterTop->state)
 8006c94:	4b0b      	ldr	r3, [pc, #44]	; (8006cc4 <HeaterControl_TIM9_IRQ+0x54>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d004      	beq.n	8006ca8 <HeaterControl_TIM9_IRQ+0x38>
		__Heater_SetDuty(heaterTop);
 8006c9e:	4b09      	ldr	r3, [pc, #36]	; (8006cc4 <HeaterControl_TIM9_IRQ+0x54>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f000 f891 	bl	8006dca <__Heater_SetDuty>
	if(heaterBottom->state)
 8006ca8:	4b08      	ldr	r3, [pc, #32]	; (8006ccc <HeaterControl_TIM9_IRQ+0x5c>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d004      	beq.n	8006cbc <HeaterControl_TIM9_IRQ+0x4c>
		__Heater_SetDuty(heaterBottom);
 8006cb2:	4b06      	ldr	r3, [pc, #24]	; (8006ccc <HeaterControl_TIM9_IRQ+0x5c>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f000 f887 	bl	8006dca <__Heater_SetDuty>
}
 8006cbc:	bf00      	nop
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	2000073c 	.word	0x2000073c
 8006cc4:	200005c8 	.word	0x200005c8
 8006cc8:	200005c4 	.word	0x200005c4
 8006ccc:	20000578 	.word	0x20000578

08006cd0 <Custom_HeaterControl>:

heater_t *Custom_HeaterControl(TIM_HandleTypeDef *htim, uint32_t Channel){
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
	//
	heater_t *heaterobj = (heater_t*) calloc(1, sizeof(heater_t));
 8006cda:	2130      	movs	r1, #48	; 0x30
 8006cdc:	2001      	movs	r0, #1
 8006cde:	f001 fb7b 	bl	80083d8 <calloc>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	60fb      	str	r3, [r7, #12]

	// Setting methods
	heaterobj->channel = Channel;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	683a      	ldr	r2, [r7, #0]
 8006cea:	605a      	str	r2, [r3, #4]
	heaterobj->current = .0f;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f04f 0200 	mov.w	r2, #0
 8006cf2:	615a      	str	r2, [r3, #20]
	heaterobj->duty = .0f;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f04f 0200 	mov.w	r2, #0
 8006cfa:	60da      	str	r2, [r3, #12]
	heaterobj->errorSum = .0f;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f04f 0200 	mov.w	r2, #0
 8006d02:	61da      	str	r2, [r3, #28]
	heaterobj->htim = htim;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	601a      	str	r2, [r3, #0]
	heaterobj->onFlag = false;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 2020 	strb.w	r2, [r3, #32]
	heaterobj->prev = .0f;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f04f 0200 	mov.w	r2, #0
 8006d18:	619a      	str	r2, [r3, #24]
	heaterobj->state = OFF;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	609a      	str	r2, [r3, #8]
	heaterobj->target = .0f;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f04f 0200 	mov.w	r2, #0
 8006d26:	611a      	str	r2, [r3, #16]

	// Setting fields
	heaterobj->start = heater_start;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	4a06      	ldr	r2, [pc, #24]	; (8006d44 <Custom_HeaterControl+0x74>)
 8006d2c:	625a      	str	r2, [r3, #36]	; 0x24
	heaterobj->stop = heater_stop;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	4a05      	ldr	r2, [pc, #20]	; (8006d48 <Custom_HeaterControl+0x78>)
 8006d32:	629a      	str	r2, [r3, #40]	; 0x28
	heaterobj->set_target_temp = heater_set_target_temp;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	4a05      	ldr	r2, [pc, #20]	; (8006d4c <Custom_HeaterControl+0x7c>)
 8006d38:	62da      	str	r2, [r3, #44]	; 0x2c

	return heaterobj;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3710      	adds	r7, #16
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	08006d51 	.word	0x08006d51
 8006d48:	08006d79 	.word	0x08006d79
 8006d4c:	08006dad 	.word	0x08006dad

08006d50 <heater_start>:

static void heater_start(heater_t *heaterobj){
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
	heaterobj->onFlag = true;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 2020 	strb.w	r2, [r3, #32]
	HAL_TIM_PWM_Start(heaterobj->htim, heaterobj->channel);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	4619      	mov	r1, r3
 8006d6a:	4610      	mov	r0, r2
 8006d6c:	f7fc fe0e 	bl	800398c <HAL_TIM_PWM_Start>
}
 8006d70:	bf00      	nop
 8006d72:	3708      	adds	r7, #8
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <heater_stop>:

static void heater_stop(heater_t *heaterobj){
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
	heaterobj->onFlag = false;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f883 2020 	strb.w	r2, [r3, #32]
	while (heaterobj->state != OFF)	// Heater_Controller OFF  
 8006d88:	e007      	b.n	8006d9a <heater_stop+0x22>
	HAL_TIM_PWM_Stop(heaterobj->htim, heaterobj->channel);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	4619      	mov	r1, r3
 8006d94:	4610      	mov	r0, r2
 8006d96:	f7fc fea9 	bl	8003aec <HAL_TIM_PWM_Stop>
	while (heaterobj->state != OFF)	// Heater_Controller OFF  
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1f3      	bne.n	8006d8a <heater_stop+0x12>
}
 8006da2:	bf00      	nop
 8006da4:	bf00      	nop
 8006da6:	3708      	adds	r7, #8
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}

08006dac <heater_set_target_temp>:

static void heater_set_target_temp(heater_t *heaterobj, float targetTemp){
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	ed87 0a00 	vstr	s0, [r7]
	heaterobj->target = targetTemp;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	683a      	ldr	r2, [r7, #0]
 8006dbc:	611a      	str	r2, [r3, #16]
}
 8006dbe:	bf00      	nop
 8006dc0:	370c      	adds	r7, #12
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr

08006dca <__Heater_SetDuty>:

__STATIC_INLINE void __Heater_SetDuty(heater_t *heaterobj){
 8006dca:	b480      	push	{r7}
 8006dcc:	b085      	sub	sp, #20
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
	// Duty ratio to duty cycle conversion
	uint32_t dutycycle = heaterobj->duty * (__HAL_TIM_GET_AUTORELOAD(heaterobj->htim)+1) - 1;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	ed93 7a03 	vldr	s14, [r3, #12]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de0:	3301      	adds	r3, #1
 8006de2:	ee07 3a90 	vmov	s15, r3
 8006de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006df2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006df6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dfa:	ee17 3a90 	vmov	r3, s15
 8006dfe:	60fb      	str	r3, [r7, #12]
	// Set duty rate of PWM
	__HAL_TIM_SET_COMPARE(heaterobj->htim, heaterobj->channel, dutycycle);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d105      	bne.n	8006e14 <__Heater_SetDuty+0x4a>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006e12:	e018      	b.n	8006e46 <__Heater_SetDuty+0x7c>
	__HAL_TIM_SET_COMPARE(heaterobj->htim, heaterobj->channel, dutycycle);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	2b04      	cmp	r3, #4
 8006e1a:	d105      	bne.n	8006e28 <__Heater_SetDuty+0x5e>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	6393      	str	r3, [r2, #56]	; 0x38
}
 8006e26:	e00e      	b.n	8006e46 <__Heater_SetDuty+0x7c>
	__HAL_TIM_SET_COMPARE(heaterobj->htim, heaterobj->channel, dutycycle);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	2b08      	cmp	r3, #8
 8006e2e:	d105      	bne.n	8006e3c <__Heater_SetDuty+0x72>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8006e3a:	e004      	b.n	8006e46 <__Heater_SetDuty+0x7c>
	__HAL_TIM_SET_COMPARE(heaterobj->htim, heaterobj->channel, dutycycle);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6413      	str	r3, [r2, #64]	; 0x40
}
 8006e46:	bf00      	nop
 8006e48:	3714      	adds	r7, #20
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
	...

08006e54 <Heater_Controller>:

static void Heater_Controller(tempsensor_t *tempsensorobj, heater_t *heaterobj){
 8006e54:	b590      	push	{r4, r7, lr}
 8006e56:	b089      	sub	sp, #36	; 0x24
 8006e58:	af04      	add	r7, sp, #16
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
	float sensorADCRead = tempsensorobj->read(tempsensorobj);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	4798      	blx	r3
 8006e66:	ed87 0a03 	vstr	s0, [r7, #12]
	if (sensorADCRead == NAN)
		return;
	heaterobj->prev = heaterobj->current;
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	695a      	ldr	r2, [r3, #20]
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	619a      	str	r2, [r3, #24]
	heaterobj->current = sensorADCRead;
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	615a      	str	r2, [r3, #20]

	switch (heaterobj->state){
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	2b03      	cmp	r3, #3
 8006e7e:	f200 80c6 	bhi.w	800700e <Heater_Controller+0x1ba>
 8006e82:	a201      	add	r2, pc, #4	; (adr r2, 8006e88 <Heater_Controller+0x34>)
 8006e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e88:	08006e99 	.word	0x08006e99
 8006e8c:	08006ebd 	.word	0x08006ebd
 8006e90:	08006f1b 	.word	0x08006f1b
 8006e94:	08006f99 	.word	0x08006f99
		case OFF:
			heaterobj->duty = 0.f;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	f04f 0200 	mov.w	r2, #0
 8006e9e:	60da      	str	r2, [r3, #12]
			heaterobj->errorSum = 0.f;
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	f04f 0200 	mov.w	r2, #0
 8006ea6:	61da      	str	r2, [r3, #28]
			if (heaterobj->onFlag) {
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	f000 80b5 	beq.w	800701e <Heater_Controller+0x1ca>
				heaterobj->state = PREHEATING;
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	609a      	str	r2, [r3, #8]
			}
			break;
 8006eba:	e0b0      	b.n	800701e <Heater_Controller+0x1ca>

		case PREHEATING:
			heaterobj->duty = 1.f;
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8006ec2:	60da      	str	r2, [r3, #12]
			if (!heaterobj->onFlag) heaterobj->state = OFF;
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006eca:	f083 0301 	eor.w	r3, r3, #1
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d003      	beq.n	8006edc <Heater_Controller+0x88>
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	609a      	str	r2, [r3, #8]
			else if (abs(heaterobj->target - heaterobj->current) <= 5.f) heaterobj->state = TRANSIENT;

			break;
 8006eda:	e0a1      	b.n	8007020 <Heater_Controller+0x1cc>
			else if (abs(heaterobj->target - heaterobj->current) <= 5.f) heaterobj->state = TRANSIENT;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	ed93 7a04 	vldr	s14, [r3, #16]
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	edd3 7a05 	vldr	s15, [r3, #20]
 8006ee8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006eec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006ef0:	ee17 3a90 	vmov	r3, s15
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	bfb8      	it	lt
 8006ef8:	425b      	neglt	r3, r3
 8006efa:	ee07 3a90 	vmov	s15, r3
 8006efe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f02:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8006f06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f0e:	d900      	bls.n	8006f12 <Heater_Controller+0xbe>
			break;
 8006f10:	e086      	b.n	8007020 <Heater_Controller+0x1cc>
			else if (abs(heaterobj->target - heaterobj->current) <= 5.f) heaterobj->state = TRANSIENT;
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	2202      	movs	r2, #2
 8006f16:	609a      	str	r2, [r3, #8]
			break;
 8006f18:	e082      	b.n	8007020 <Heater_Controller+0x1cc>

		case TRANSIENT:
			heaterobj->errorSum = .0f;
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	f04f 0200 	mov.w	r2, #0
 8006f20:	61da      	str	r2, [r3, #28]
			heaterobj->duty = Control_PID(heaterobj, PIDTransient);
 8006f22:	4b41      	ldr	r3, [pc, #260]	; (8007028 <Heater_Controller+0x1d4>)
 8006f24:	466c      	mov	r4, sp
 8006f26:	f103 020c 	add.w	r2, r3, #12
 8006f2a:	ca07      	ldmia	r2, {r0, r1, r2}
 8006f2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006f30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f32:	6838      	ldr	r0, [r7, #0]
 8006f34:	f7ff fdec 	bl	8006b10 <Control_PID>
 8006f38:	eef0 7a40 	vmov.f32	s15, s0
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	edc3 7a03 	vstr	s15, [r3, #12]
			if (!heaterobj->onFlag) heaterobj->state = OFF;
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f48:	f083 0301 	eor.w	r3, r3, #1
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d003      	beq.n	8006f5a <Heater_Controller+0x106>
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	2200      	movs	r2, #0
 8006f56:	609a      	str	r2, [r3, #8]
			else if (abs(heaterobj->target - heaterobj->current) <= DEVIATION) heaterobj->state = STEADY;
			break;
 8006f58:	e062      	b.n	8007020 <Heater_Controller+0x1cc>
			else if (abs(heaterobj->target - heaterobj->current) <= DEVIATION) heaterobj->state = STEADY;
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	ed93 7a04 	vldr	s14, [r3, #16]
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	edd3 7a05 	vldr	s15, [r3, #20]
 8006f66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f6e:	ee17 3a90 	vmov	r3, s15
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	bfb8      	it	lt
 8006f76:	425b      	neglt	r3, r3
 8006f78:	ee07 3a90 	vmov	s15, r3
 8006f7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f80:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8006f84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f8c:	d900      	bls.n	8006f90 <Heater_Controller+0x13c>
			break;
 8006f8e:	e047      	b.n	8007020 <Heater_Controller+0x1cc>
			else if (abs(heaterobj->target - heaterobj->current) <= DEVIATION) heaterobj->state = STEADY;
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	2203      	movs	r2, #3
 8006f94:	609a      	str	r2, [r3, #8]
			break;
 8006f96:	e043      	b.n	8007020 <Heater_Controller+0x1cc>

		case STEADY:
			heaterobj->duty = Control_PID(heaterobj, PIDSteady);
 8006f98:	4b24      	ldr	r3, [pc, #144]	; (800702c <Heater_Controller+0x1d8>)
 8006f9a:	466c      	mov	r4, sp
 8006f9c:	f103 020c 	add.w	r2, r3, #12
 8006fa0:	ca07      	ldmia	r2, {r0, r1, r2}
 8006fa2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006fa6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006fa8:	6838      	ldr	r0, [r7, #0]
 8006faa:	f7ff fdb1 	bl	8006b10 <Control_PID>
 8006fae:	eef0 7a40 	vmov.f32	s15, s0
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	edc3 7a03 	vstr	s15, [r3, #12]
			if (!heaterobj->onFlag) heaterobj->state = OFF;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006fbe:	f083 0301 	eor.w	r3, r3, #1
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d003      	beq.n	8006fd0 <Heater_Controller+0x17c>
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	609a      	str	r2, [r3, #8]
			else if (abs(heaterobj->target - heaterobj->current) > DEVIATION) heaterobj->state = TRANSIENT;
			break;
 8006fce:	e027      	b.n	8007020 <Heater_Controller+0x1cc>
			else if (abs(heaterobj->target - heaterobj->current) > DEVIATION) heaterobj->state = TRANSIENT;
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	ed93 7a04 	vldr	s14, [r3, #16]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	edd3 7a05 	vldr	s15, [r3, #20]
 8006fdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006fe0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006fe4:	ee17 3a90 	vmov	r3, s15
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	bfb8      	it	lt
 8006fec:	425b      	neglt	r3, r3
 8006fee:	ee07 3a90 	vmov	s15, r3
 8006ff2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ff6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8006ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007002:	dc00      	bgt.n	8007006 <Heater_Controller+0x1b2>
			break;
 8007004:	e00c      	b.n	8007020 <Heater_Controller+0x1cc>
			else if (abs(heaterobj->target - heaterobj->current) > DEVIATION) heaterobj->state = TRANSIENT;
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	2202      	movs	r2, #2
 800700a:	609a      	str	r2, [r3, #8]
			break;
 800700c:	e008      	b.n	8007020 <Heater_Controller+0x1cc>

		default:
			heaterobj->onFlag = 0;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2020 	strb.w	r2, [r3, #32]
			heaterobj->state = OFF;
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	2200      	movs	r2, #0
 800701a:	609a      	str	r2, [r3, #8]
 800701c:	e000      	b.n	8007020 <Heater_Controller+0x1cc>
			break;
 800701e:	bf00      	nop
	}
}
 8007020:	3714      	adds	r7, #20
 8007022:	46bd      	mov	sp, r7
 8007024:	bd90      	pop	{r4, r7, pc}
 8007026:	bf00      	nop
 8007028:	20000204 	.word	0x20000204
 800702c:	2000021c 	.word	0x2000021c

08007030 <Systick_Sensor_IRQ>:
/* Functions */

//   1    .
// HAL_InitTick  Systick  1ms  ,
//   1ms.
void Systick_Sensor_IRQ() {
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
	//  0 , waitcount  1 .
	//   node , next node      .
	if (waitcount_node_storage.size > 0) {
 8007036:	4b10      	ldr	r3, [pc, #64]	; (8007078 <Systick_Sensor_IRQ+0x48>)
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d015      	beq.n	800706a <Systick_Sensor_IRQ+0x3a>
		waitcount_node *cur_node = waitcount_node_storage.frontPtr;
 800703e:	4b0e      	ldr	r3, [pc, #56]	; (8007078 <Systick_Sensor_IRQ+0x48>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	607b      	str	r3, [r7, #4]
		while (cur_node != NULL) {
 8007044:	e00e      	b.n	8007064 <Systick_Sensor_IRQ+0x34>
			cur_node->data -= (cur_node->data == 0) ? 0 : 1;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	6812      	ldr	r2, [r2, #0]
 800704e:	2a00      	cmp	r2, #0
 8007050:	bf14      	ite	ne
 8007052:	2201      	movne	r2, #1
 8007054:	2200      	moveq	r2, #0
 8007056:	b2d2      	uxtb	r2, r2
 8007058:	1a9a      	subs	r2, r3, r2
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	601a      	str	r2, [r3, #0]
			cur_node = cur_node->next;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	607b      	str	r3, [r7, #4]
		while (cur_node != NULL) {
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d1ed      	bne.n	8007046 <Systick_Sensor_IRQ+0x16>
		}
	}
}
 800706a:	bf00      	nop
 800706c:	370c      	adds	r7, #12
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr
 8007076:	bf00      	nop
 8007078:	20000744 	.word	0x20000744

0800707c <Custom_Tempsensor>:

tempsensor_t* Custom_Tempsensor(SPI_HandleTypeDef *hspi, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t interval) {
 800707c:	b580      	push	{r7, lr}
 800707e:	b086      	sub	sp, #24
 8007080:	af00      	add	r7, sp, #0
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	603b      	str	r3, [r7, #0]
 8007088:	4613      	mov	r3, r2
 800708a:	80fb      	strh	r3, [r7, #6]
	// Setting methods
	tempsensor_t *sensorobj = (tempsensor_t*) calloc(1, sizeof(tempsensor_t));
 800708c:	212c      	movs	r1, #44	; 0x2c
 800708e:	2001      	movs	r0, #1
 8007090:	f001 f9a2 	bl	80083d8 <calloc>
 8007094:	4603      	mov	r3, r0
 8007096:	617b      	str	r3, [r7, #20]

	sensorobj->read = sensor_read;
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	4a1b      	ldr	r2, [pc, #108]	; (8007108 <Custom_Tempsensor+0x8c>)
 800709c:	619a      	str	r2, [r3, #24]
	sensorobj->is_readable = sensor_is_readable;
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	4a1a      	ldr	r2, [pc, #104]	; (800710c <Custom_Tempsensor+0x90>)
 80070a2:	61da      	str	r2, [r3, #28]
	sensorobj->set_interval = sensor_set_interval;
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	4a1a      	ldr	r2, [pc, #104]	; (8007110 <Custom_Tempsensor+0x94>)
 80070a8:	621a      	str	r2, [r3, #32]
	sensorobj->get_interval = sensor_get_interval;
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	4a19      	ldr	r2, [pc, #100]	; (8007114 <Custom_Tempsensor+0x98>)
 80070ae:	625a      	str	r2, [r3, #36]	; 0x24
	sensorobj->read_waitcount = sensor_read_waitcount;
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	4a19      	ldr	r2, [pc, #100]	; (8007118 <Custom_Tempsensor+0x9c>)
 80070b4:	629a      	str	r2, [r3, #40]	; 0x28


	// Setting fields
	sensorobj->hspi = hspi;
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	601a      	str	r2, [r3, #0]
	sensorobj->__sensor_interval = interval;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	60da      	str	r2, [r3, #12]

	// Setting CS pin
	sensorobj->csPin = GPIO_Pin;
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	88fa      	ldrh	r2, [r7, #6]
 80070c6:	829a      	strh	r2, [r3, #20]
	sensorobj->csPort = GPIOx;
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	68ba      	ldr	r2, [r7, #8]
 80070cc:	605a      	str	r2, [r3, #4]

	// Pulling up CS pin
	HAL_GPIO_WritePin(sensorobj->csPort, sensorobj->csPin, GPIO_PIN_SET);
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	6858      	ldr	r0, [r3, #4]
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	8a9b      	ldrh	r3, [r3, #20]
 80070d6:	2201      	movs	r2, #1
 80070d8:	4619      	mov	r1, r3
 80070da:	f7fb f94b 	bl	8002374 <HAL_GPIO_WritePin>

	// setting waitCount object
	waitcount_node *waitCntNode = (waitcount_node*) calloc(1, sizeof(waitcount_node));
 80070de:	2108      	movs	r1, #8
 80070e0:	2001      	movs	r0, #1
 80070e2:	f001 f979 	bl	80083d8 <calloc>
 80070e6:	4603      	mov	r3, r0
 80070e8:	613b      	str	r3, [r7, #16]
	sensorobj->waitCount = &(waitCntNode->data);
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	609a      	str	r2, [r3, #8]
	*(sensorobj->waitCount) = 10;	// for initialize&interrupt working test
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	220a      	movs	r2, #10
 80070f6:	601a      	str	r2, [r3, #0]
	Add_GlobalWaitCountNode(waitCntNode);
 80070f8:	6938      	ldr	r0, [r7, #16]
 80070fa:	f000 f80f 	bl	800711c <Add_GlobalWaitCountNode>

	return sensorobj;
 80070fe:	697b      	ldr	r3, [r7, #20]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3718      	adds	r7, #24
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}
 8007108:	080071ed 	.word	0x080071ed
 800710c:	0800723b 	.word	0x0800723b
 8007110:	0800725f 	.word	0x0800725f
 8007114:	0800727b 	.word	0x0800727b
 8007118:	08007293 	.word	0x08007293

0800711c <Add_GlobalWaitCountNode>:

void Add_GlobalWaitCountNode(waitcount_node *waitCntNode) {
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
	if (waitCntNode != NULL) {
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d013      	beq.n	8007152 <Add_GlobalWaitCountNode+0x36>

		if (waitcount_node_storage.size == 0) {
 800712a:	4b0d      	ldr	r3, [pc, #52]	; (8007160 <Add_GlobalWaitCountNode+0x44>)
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d103      	bne.n	800713a <Add_GlobalWaitCountNode+0x1e>
			waitcount_node_storage.frontPtr = waitCntNode;
 8007132:	4a0b      	ldr	r2, [pc, #44]	; (8007160 <Add_GlobalWaitCountNode+0x44>)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6013      	str	r3, [r2, #0]
 8007138:	e003      	b.n	8007142 <Add_GlobalWaitCountNode+0x26>
		} else {
			waitcount_node_storage.backPtr->next = waitCntNode;
 800713a:	4b09      	ldr	r3, [pc, #36]	; (8007160 <Add_GlobalWaitCountNode+0x44>)
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	605a      	str	r2, [r3, #4]

		}
		waitcount_node_storage.backPtr = waitCntNode;
 8007142:	4a07      	ldr	r2, [pc, #28]	; (8007160 <Add_GlobalWaitCountNode+0x44>)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6053      	str	r3, [r2, #4]
		waitcount_node_storage.size++;
 8007148:	4b05      	ldr	r3, [pc, #20]	; (8007160 <Add_GlobalWaitCountNode+0x44>)
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	3301      	adds	r3, #1
 800714e:	4a04      	ldr	r2, [pc, #16]	; (8007160 <Add_GlobalWaitCountNode+0x44>)
 8007150:	6093      	str	r3, [r2, #8]
	}
}
 8007152:	bf00      	nop
 8007154:	370c      	adds	r7, #12
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop
 8007160:	20000744 	.word	0x20000744

08007164 <__sensor_read>:

/* Methods */
__weak float __sensor_read(tempsensor_t *sensorobj) {
 8007164:	b580      	push	{r7, lr}
 8007166:	b084      	sub	sp, #16
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
	uint8_t pData[2];
	float temp = 0;
 800716c:	f04f 0300 	mov.w	r3, #0
 8007170:	60fb      	str	r3, [r7, #12]

	// 16  MSB  .
	HAL_GPIO_WritePin(sensorobj->csPort, sensorobj->csPin, GPIO_PIN_RESET);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6858      	ldr	r0, [r3, #4]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	8a9b      	ldrh	r3, [r3, #20]
 800717a:	2200      	movs	r2, #0
 800717c:	4619      	mov	r1, r3
 800717e:	f7fb f8f9 	bl	8002374 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(sensorobj->hspi, pData, 1, 50);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6818      	ldr	r0, [r3, #0]
 8007186:	f107 0108 	add.w	r1, r7, #8
 800718a:	2332      	movs	r3, #50	; 0x32
 800718c:	2201      	movs	r2, #1
 800718e:	f7fb ff18 	bl	8002fc2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(sensorobj->csPort, sensorobj->csPin, GPIO_PIN_SET);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6858      	ldr	r0, [r3, #4]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	8a9b      	ldrh	r3, [r3, #20]
 800719a:	2201      	movs	r2, #1
 800719c:	4619      	mov	r1, r3
 800719e:	f7fb f8e9 	bl	8002374 <HAL_GPIO_WritePin>

	if (((pData[0]|(pData[1]<<8))>>2)& 0x0001)
 80071a2:	7a3b      	ldrb	r3, [r7, #8]
 80071a4:	461a      	mov	r2, r3
 80071a6:	7a7b      	ldrb	r3, [r7, #9]
 80071a8:	021b      	lsls	r3, r3, #8
 80071aa:	4313      	orrs	r3, r2
 80071ac:	f003 0304 	and.w	r3, r3, #4
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d002      	beq.n	80071ba <__sensor_read+0x56>
	   return NAN;
 80071b4:	eddf 7a0c 	vldr	s15, [pc, #48]	; 80071e8 <__sensor_read+0x84>
 80071b8:	e011      	b.n	80071de <__sensor_read+0x7a>
	temp = ((((pData[0]|pData[1]<<8)))>>3);
 80071ba:	7a3b      	ldrb	r3, [r7, #8]
 80071bc:	461a      	mov	r2, r3
 80071be:	7a7b      	ldrb	r3, [r7, #9]
 80071c0:	021b      	lsls	r3, r3, #8
 80071c2:	4313      	orrs	r3, r2
 80071c4:	10db      	asrs	r3, r3, #3
 80071c6:	ee07 3a90 	vmov	s15, r3
 80071ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80071ce:	edc7 7a03 	vstr	s15, [r7, #12]

	return temp * 0.25f;
 80071d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80071d6:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 80071da:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80071de:	eeb0 0a67 	vmov.f32	s0, s15
 80071e2:	3710      	adds	r7, #16
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	7fc00000 	.word	0x7fc00000

080071ec <sensor_read>:
float sensor_read(tempsensor_t *sensorobj) {
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
	float data = .0f;
 80071f4:	f04f 0300 	mov.w	r3, #0
 80071f8:	60fb      	str	r3, [r7, #12]
	if (sensorobj->is_readable(sensorobj)) {
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	69db      	ldr	r3, [r3, #28]
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	4798      	blx	r3
 8007202:	4603      	mov	r3, r0
 8007204:	2b00      	cmp	r3, #0
 8007206:	d00d      	beq.n	8007224 <sensor_read+0x38>
		data = __sensor_read(sensorobj);
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f7ff ffab 	bl	8007164 <__sensor_read>
 800720e:	ed87 0a03 	vstr	s0, [r7, #12]
		*(sensorobj->waitCount) = sensorobj->__sensor_interval;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	68d2      	ldr	r2, [r2, #12]
 800721a:	601a      	str	r2, [r3, #0]
		sensorobj->lastTemp = data;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	68fa      	ldr	r2, [r7, #12]
 8007220:	611a      	str	r2, [r3, #16]
 8007222:	e002      	b.n	800722a <sensor_read+0x3e>
	} else {
		data = sensorobj->lastTemp;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	691b      	ldr	r3, [r3, #16]
 8007228:	60fb      	str	r3, [r7, #12]
	}
	return data;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	ee07 3a90 	vmov	s15, r3
}
 8007230:	eeb0 0a67 	vmov.f32	s0, s15
 8007234:	3710      	adds	r7, #16
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}

0800723a <sensor_is_readable>:
bool sensor_is_readable(tempsensor_t *sensorobj) {
 800723a:	b580      	push	{r7, lr}
 800723c:	b082      	sub	sp, #8
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
	return !(sensorobj->read_waitcount(sensorobj));
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	4798      	blx	r3
 800724a:	4603      	mov	r3, r0
 800724c:	2b00      	cmp	r3, #0
 800724e:	bf0c      	ite	eq
 8007250:	2301      	moveq	r3, #1
 8007252:	2300      	movne	r3, #0
 8007254:	b2db      	uxtb	r3, r3
}
 8007256:	4618      	mov	r0, r3
 8007258:	3708      	adds	r7, #8
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}

0800725e <sensor_set_interval>:

void sensor_set_interval(tempsensor_t *sensorobj, uint32_t interval) {
 800725e:	b480      	push	{r7}
 8007260:	b083      	sub	sp, #12
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
 8007266:	6039      	str	r1, [r7, #0]
	sensorobj->__sensor_interval = interval;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	683a      	ldr	r2, [r7, #0]
 800726c:	60da      	str	r2, [r3, #12]
}
 800726e:	bf00      	nop
 8007270:	370c      	adds	r7, #12
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr

0800727a <sensor_get_interval>:
uint32_t sensor_get_interval(tempsensor_t *sensorobj) {
 800727a:	b480      	push	{r7}
 800727c:	b083      	sub	sp, #12
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
	return sensorobj->__sensor_interval;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	68db      	ldr	r3, [r3, #12]
}
 8007286:	4618      	mov	r0, r3
 8007288:	370c      	adds	r7, #12
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr

08007292 <sensor_read_waitcount>:
uint32_t sensor_read_waitcount(tempsensor_t *sensorobj) {
 8007292:	b480      	push	{r7}
 8007294:	b083      	sub	sp, #12
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
	return *(sensorobj->waitCount);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	681b      	ldr	r3, [r3, #0]
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <testTemp>:

extern heater_t *heaterTop;
extern heater_t *heaterBottom;

void testTemp();
void testTemp(){
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
	SwitchLED(COLOR_BLACK);
 80072b2:	2100      	movs	r1, #0
 80072b4:	2000      	movs	r0, #0
 80072b6:	f7ff fa1d 	bl	80066f4 <Switch_LED>
	for(;;){
		uint16_t sw = Switch_Read();
 80072ba:	f7ff faf1 	bl	80068a0 <Switch_Read>
 80072be:	4603      	mov	r3, r0
 80072c0:	81fb      	strh	r3, [r7, #14]
		if(sw) break;
 80072c2:	89fb      	ldrh	r3, [r7, #14]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d136      	bne.n	8007336 <testTemp+0x8a>
		if (tempTop->is_readable(tempTop) && tempBottom->is_readable(tempBottom)) {
 80072c8:	4b1d      	ldr	r3, [pc, #116]	; (8007340 <testTemp+0x94>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	69db      	ldr	r3, [r3, #28]
 80072ce:	4a1c      	ldr	r2, [pc, #112]	; (8007340 <testTemp+0x94>)
 80072d0:	6812      	ldr	r2, [r2, #0]
 80072d2:	4610      	mov	r0, r2
 80072d4:	4798      	blx	r3
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d0ee      	beq.n	80072ba <testTemp+0xe>
 80072dc:	4b19      	ldr	r3, [pc, #100]	; (8007344 <testTemp+0x98>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	69db      	ldr	r3, [r3, #28]
 80072e2:	4a18      	ldr	r2, [pc, #96]	; (8007344 <testTemp+0x98>)
 80072e4:	6812      	ldr	r2, [r2, #0]
 80072e6:	4610      	mov	r0, r2
 80072e8:	4798      	blx	r3
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d0e4      	beq.n	80072ba <testTemp+0xe>
			float temp1 = tempTop->read(tempTop);
 80072f0:	4b13      	ldr	r3, [pc, #76]	; (8007340 <testTemp+0x94>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	699b      	ldr	r3, [r3, #24]
 80072f6:	4a12      	ldr	r2, [pc, #72]	; (8007340 <testTemp+0x94>)
 80072f8:	6812      	ldr	r2, [r2, #0]
 80072fa:	4610      	mov	r0, r2
 80072fc:	4798      	blx	r3
 80072fe:	ed87 0a02 	vstr	s0, [r7, #8]
			float temp2 = tempBottom->read(tempBottom);
 8007302:	4b10      	ldr	r3, [pc, #64]	; (8007344 <testTemp+0x98>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	699b      	ldr	r3, [r3, #24]
 8007308:	4a0e      	ldr	r2, [pc, #56]	; (8007344 <testTemp+0x98>)
 800730a:	6812      	ldr	r2, [r2, #0]
 800730c:	4610      	mov	r0, r2
 800730e:	4798      	blx	r3
 8007310:	ed87 0a01 	vstr	s0, [r7, #4]
			OLED_Printf("/s/0/rtempU: /y%f\r\n", temp1);
 8007314:	68b8      	ldr	r0, [r7, #8]
 8007316:	f7f9 f91f 	bl	8000558 <__aeabi_f2d>
 800731a:	4602      	mov	r2, r0
 800731c:	460b      	mov	r3, r1
 800731e:	480a      	ldr	r0, [pc, #40]	; (8007348 <testTemp+0x9c>)
 8007320:	f7fe fd20 	bl	8005d64 <OLED_Printf>
			OLED_Printf("/s/1/rtempD: /y%f\r\n", temp2);
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f7f9 f917 	bl	8000558 <__aeabi_f2d>
 800732a:	4602      	mov	r2, r0
 800732c:	460b      	mov	r3, r1
 800732e:	4807      	ldr	r0, [pc, #28]	; (800734c <testTemp+0xa0>)
 8007330:	f7fe fd18 	bl	8005d64 <OLED_Printf>
	for(;;){
 8007334:	e7c1      	b.n	80072ba <testTemp+0xe>
		if(sw) break;
 8007336:	bf00      	nop
//			printf("temp: %f\r\n", temp1->read(temp1));
		}
	}
}
 8007338:	bf00      	nop
 800733a:	3710      	adds	r7, #16
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}
 8007340:	2000073c 	.word	0x2000073c
 8007344:	200005c4 	.word	0x200005c4
 8007348:	0800b318 	.word	0x0800b318
 800734c:	0800b32c 	.word	0x0800b32c

08007350 <profile>:
void testHeat();




void profile(){}
 8007350:	b480      	push	{r7}
 8007352:	af00      	add	r7, sp, #0
 8007354:	bf00      	nop
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr
	...

08007360 <GraphUITest>:
void test();
void DCFan_Set(uint8_t level);
void GraphUITest(){
 8007360:	b5b0      	push	{r4, r5, r7, lr}
 8007362:	b098      	sub	sp, #96	; 0x60
 8007364:	af02      	add	r7, sp, #8
	float xData[10] = {0.0, 10.0, 20.0, 30.0, 40.0, 50.0, 60.0, 70.0, 80.0, 90.0};
 8007366:	4b17      	ldr	r3, [pc, #92]	; (80073c4 <GraphUITest+0x64>)
 8007368:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 800736c:	461d      	mov	r5, r3
 800736e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007370:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007372:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007374:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007376:	e895 0003 	ldmia.w	r5, {r0, r1}
 800737a:	e884 0003 	stmia.w	r4, {r0, r1}
	float yData[10] = {30.0, 80.0, 50.0, 80.0, 50.0, 80.0, 50.0, 60.0, 80.0, 60.0};
 800737e:	4b12      	ldr	r3, [pc, #72]	; (80073c8 <GraphUITest+0x68>)
 8007380:	1d3c      	adds	r4, r7, #4
 8007382:	461d      	mov	r5, r3
 8007384:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007386:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800738a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800738c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8007390:	e884 0003 	stmia.w	r4, {r0, r1}
	graph_t * g = Graph_InitEdge(xData, yData, 0.1, 6.0);
 8007394:	1d39      	adds	r1, r7, #4
 8007396:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 800739a:	2334      	movs	r3, #52	; 0x34
 800739c:	9300      	str	r3, [sp, #0]
 800739e:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 80073a2:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 80073cc <GraphUITest+0x6c>
 80073a6:	2301      	movs	r3, #1
 80073a8:	220a      	movs	r2, #10
 80073aa:	f7fd ff37 	bl	800521c <_Graph_Init>
 80073ae:	6578      	str	r0, [r7, #84]	; 0x54
	Graph_UI(g);
 80073b0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80073b2:	f7fd ffbd 	bl	8005330 <Graph_UI>
	Graph_Delete(g);
 80073b6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80073b8:	f7fd ffa4 	bl	8005304 <Graph_Delete>
}
 80073bc:	bf00      	nop
 80073be:	3758      	adds	r7, #88	; 0x58
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bdb0      	pop	{r4, r5, r7, pc}
 80073c4:	0800b340 	.word	0x0800b340
 80073c8:	0800b368 	.word	0x0800b368
 80073cc:	3dcccccd 	.word	0x3dcccccd

080073d0 <Menu_Setup>:

};

const uint8_t menuCnt = sizeof(menuList) / sizeof(Menu_t);

void Menu_Setup(){
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af02      	add	r7, sp, #8
	OLED_Begin();
 80073d6:	f7fe fa97 	bl	8005908 <OLED_Begin>
	OLED_MenuUI("STM32 OVEN", 0xFF8800, 0x000000, menuList, menuCnt > 6 ? 6 : menuCnt, 0xFFFF00);
 80073da:	2305      	movs	r3, #5
 80073dc:	2b06      	cmp	r3, #6
 80073de:	bf28      	it	cs
 80073e0:	2306      	movcs	r3, #6
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	461a      	mov	r2, r3
 80073e6:	4b12      	ldr	r3, [pc, #72]	; (8007430 <Menu_Setup+0x60>)
 80073e8:	9301      	str	r3, [sp, #4]
 80073ea:	9200      	str	r2, [sp, #0]
 80073ec:	4b11      	ldr	r3, [pc, #68]	; (8007434 <Menu_Setup+0x64>)
 80073ee:	2200      	movs	r2, #0
 80073f0:	4911      	ldr	r1, [pc, #68]	; (8007438 <Menu_Setup+0x68>)
 80073f2:	4812      	ldr	r0, [pc, #72]	; (800743c <Menu_Setup+0x6c>)
 80073f4:	f7ff f8b2 	bl	800655c <OLED_MenuUI>
	OLED_Cursor(0, 0xFF0000);
 80073f8:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 80073fc:	2000      	movs	r0, #0
 80073fe:	f7ff f8f9 	bl	80065f4 <OLED_Cursor>
	SwitchLED(menuList[0].color);
 8007402:	4b0c      	ldr	r3, [pc, #48]	; (8007434 <Menu_Setup+0x64>)
 8007404:	891b      	ldrh	r3, [r3, #8]
 8007406:	0a1b      	lsrs	r3, r3, #8
 8007408:	b29b      	uxth	r3, r3
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	b29b      	uxth	r3, r3
 800740e:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8007412:	b29a      	uxth	r2, r3
 8007414:	4b07      	ldr	r3, [pc, #28]	; (8007434 <Menu_Setup+0x64>)
 8007416:	891b      	ldrh	r3, [r3, #8]
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	b29b      	uxth	r3, r3
 800741c:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8007420:	b29b      	uxth	r3, r3
 8007422:	4619      	mov	r1, r3
 8007424:	4610      	mov	r0, r2
 8007426:	f7ff f965 	bl	80066f4 <Switch_LED>
}
 800742a:	bf00      	nop
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}
 8007430:	00ffff00 	.word	0x00ffff00
 8007434:	20000234 	.word	0x20000234
 8007438:	00ff8800 	.word	0x00ff8800
 800743c:	0800b3ec 	.word	0x0800b3ec

08007440 <Menu>:

void Menu(){
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af02      	add	r7, sp, #8
	Menu_Setup();
 8007446:	f7ff ffc3 	bl	80073d0 <Menu_Setup>
	uint8_t idx = 0;
 800744a:	2300      	movs	r3, #0
 800744c:	71fb      	strb	r3, [r7, #7]
	for(;;){
		uint16_t sw = Switch_Read();
 800744e:	f7ff fa27 	bl	80068a0 <Switch_Read>
 8007452:	4603      	mov	r3, r0
 8007454:	80bb      	strh	r3, [r7, #4]
		if(sw == SW_TOP || sw == SW_TOP_LONG){
 8007456:	88bb      	ldrh	r3, [r7, #4]
 8007458:	2b02      	cmp	r3, #2
 800745a:	d002      	beq.n	8007462 <Menu+0x22>
 800745c:	88bb      	ldrh	r3, [r7, #4]
 800745e:	2b22      	cmp	r3, #34	; 0x22
 8007460:	d17f      	bne.n	8007562 <Menu+0x122>
			idx+=menuCnt - 1;
 8007462:	2205      	movs	r2, #5
 8007464:	79fb      	ldrb	r3, [r7, #7]
 8007466:	4413      	add	r3, r2
 8007468:	b2db      	uxtb	r3, r3
 800746a:	3b01      	subs	r3, #1
 800746c:	71fb      	strb	r3, [r7, #7]
			idx %= menuCnt;
 800746e:	2205      	movs	r2, #5
 8007470:	79fb      	ldrb	r3, [r7, #7]
 8007472:	fbb3 f1f2 	udiv	r1, r3, r2
 8007476:	fb02 f201 	mul.w	r2, r2, r1
 800747a:	1a9b      	subs	r3, r3, r2
 800747c:	71fb      	strb	r3, [r7, #7]
			if(menuCnt > 6 && (idx % 6 == 5 || idx == menuCnt - 1)){
 800747e:	2305      	movs	r3, #5
 8007480:	2b06      	cmp	r3, #6
 8007482:	d93c      	bls.n	80074fe <Menu+0xbe>
 8007484:	79fa      	ldrb	r2, [r7, #7]
 8007486:	4b95      	ldr	r3, [pc, #596]	; (80076dc <Menu+0x29c>)
 8007488:	fba3 1302 	umull	r1, r3, r3, r2
 800748c:	0899      	lsrs	r1, r3, #2
 800748e:	460b      	mov	r3, r1
 8007490:	005b      	lsls	r3, r3, #1
 8007492:	440b      	add	r3, r1
 8007494:	005b      	lsls	r3, r3, #1
 8007496:	1ad3      	subs	r3, r2, r3
 8007498:	b2db      	uxtb	r3, r3
 800749a:	2b05      	cmp	r3, #5
 800749c:	d004      	beq.n	80074a8 <Menu+0x68>
 800749e:	79fa      	ldrb	r2, [r7, #7]
 80074a0:	2305      	movs	r3, #5
 80074a2:	3b01      	subs	r3, #1
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d12a      	bne.n	80074fe <Menu+0xbe>
				OLED_Clear();
 80074a8:	f7fe f9fe 	bl	80058a8 <OLED_Clear>
				OLED_MenuUI("STM32 OVEN", 0xFF8800, 0x000000, menuList + (idx / 6) * 6, menuCnt - (idx / 6) * 6 > 6 ? 6 : menuCnt - (idx / 6) * 6, 0xFFFF00);
 80074ac:	79fb      	ldrb	r3, [r7, #7]
 80074ae:	4a8b      	ldr	r2, [pc, #556]	; (80076dc <Menu+0x29c>)
 80074b0:	fba2 2303 	umull	r2, r3, r2, r3
 80074b4:	089b      	lsrs	r3, r3, #2
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	461a      	mov	r2, r3
 80074ba:	4613      	mov	r3, r2
 80074bc:	00db      	lsls	r3, r3, #3
 80074be:	4413      	add	r3, r2
 80074c0:	00db      	lsls	r3, r3, #3
 80074c2:	461a      	mov	r2, r3
 80074c4:	4b86      	ldr	r3, [pc, #536]	; (80076e0 <Menu+0x2a0>)
 80074c6:	18d1      	adds	r1, r2, r3
 80074c8:	2305      	movs	r3, #5
 80074ca:	4618      	mov	r0, r3
 80074cc:	79fb      	ldrb	r3, [r7, #7]
 80074ce:	4a83      	ldr	r2, [pc, #524]	; (80076dc <Menu+0x29c>)
 80074d0:	fba2 2303 	umull	r2, r3, r2, r3
 80074d4:	089b      	lsrs	r3, r3, #2
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	461a      	mov	r2, r3
 80074da:	4613      	mov	r3, r2
 80074dc:	0092      	lsls	r2, r2, #2
 80074de:	1a9b      	subs	r3, r3, r2
 80074e0:	005b      	lsls	r3, r3, #1
 80074e2:	4403      	add	r3, r0
 80074e4:	2b06      	cmp	r3, #6
 80074e6:	bfa8      	it	ge
 80074e8:	2306      	movge	r3, #6
 80074ea:	461a      	mov	r2, r3
 80074ec:	4b7d      	ldr	r3, [pc, #500]	; (80076e4 <Menu+0x2a4>)
 80074ee:	9301      	str	r3, [sp, #4]
 80074f0:	9200      	str	r2, [sp, #0]
 80074f2:	460b      	mov	r3, r1
 80074f4:	2200      	movs	r2, #0
 80074f6:	497c      	ldr	r1, [pc, #496]	; (80076e8 <Menu+0x2a8>)
 80074f8:	487c      	ldr	r0, [pc, #496]	; (80076ec <Menu+0x2ac>)
 80074fa:	f7ff f82f 	bl	800655c <OLED_MenuUI>
			}
			OLED_Cursor(idx%6, 0xFF0000);
 80074fe:	79fa      	ldrb	r2, [r7, #7]
 8007500:	4b76      	ldr	r3, [pc, #472]	; (80076dc <Menu+0x29c>)
 8007502:	fba3 1302 	umull	r1, r3, r3, r2
 8007506:	0899      	lsrs	r1, r3, #2
 8007508:	460b      	mov	r3, r1
 800750a:	005b      	lsls	r3, r3, #1
 800750c:	440b      	add	r3, r1
 800750e:	005b      	lsls	r3, r3, #1
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	b2db      	uxtb	r3, r3
 8007514:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8007518:	4618      	mov	r0, r3
 800751a:	f7ff f86b 	bl	80065f4 <OLED_Cursor>
			SwitchLED(menuList[idx].color);
 800751e:	79fa      	ldrb	r2, [r7, #7]
 8007520:	496f      	ldr	r1, [pc, #444]	; (80076e0 <Menu+0x2a0>)
 8007522:	4613      	mov	r3, r2
 8007524:	005b      	lsls	r3, r3, #1
 8007526:	4413      	add	r3, r2
 8007528:	009b      	lsls	r3, r3, #2
 800752a:	440b      	add	r3, r1
 800752c:	3308      	adds	r3, #8
 800752e:	881b      	ldrh	r3, [r3, #0]
 8007530:	0a1b      	lsrs	r3, r3, #8
 8007532:	b29b      	uxth	r3, r3
 8007534:	009b      	lsls	r3, r3, #2
 8007536:	b29b      	uxth	r3, r3
 8007538:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 800753c:	b298      	uxth	r0, r3
 800753e:	79fa      	ldrb	r2, [r7, #7]
 8007540:	4967      	ldr	r1, [pc, #412]	; (80076e0 <Menu+0x2a0>)
 8007542:	4613      	mov	r3, r2
 8007544:	005b      	lsls	r3, r3, #1
 8007546:	4413      	add	r3, r2
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	440b      	add	r3, r1
 800754c:	3308      	adds	r3, #8
 800754e:	881b      	ldrh	r3, [r3, #0]
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	b29b      	uxth	r3, r3
 8007554:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8007558:	b29b      	uxth	r3, r3
 800755a:	4619      	mov	r1, r3
 800755c:	f7ff f8ca 	bl	80066f4 <Switch_LED>
 8007560:	e0ba      	b.n	80076d8 <Menu+0x298>
		}
		else if(sw == SW_BOTTOM || sw == SW_BOTTOM_LONG){
 8007562:	88bb      	ldrh	r3, [r7, #4]
 8007564:	2b08      	cmp	r3, #8
 8007566:	d002      	beq.n	800756e <Menu+0x12e>
 8007568:	88bb      	ldrh	r3, [r7, #4]
 800756a:	2b28      	cmp	r3, #40	; 0x28
 800756c:	d167      	bne.n	800763e <Menu+0x1fe>
			idx+=1;
 800756e:	79fb      	ldrb	r3, [r7, #7]
 8007570:	3301      	adds	r3, #1
 8007572:	71fb      	strb	r3, [r7, #7]
			idx %= menuCnt;
 8007574:	2205      	movs	r2, #5
 8007576:	79fb      	ldrb	r3, [r7, #7]
 8007578:	fbb3 f1f2 	udiv	r1, r3, r2
 800757c:	fb02 f201 	mul.w	r2, r2, r1
 8007580:	1a9b      	subs	r3, r3, r2
 8007582:	71fb      	strb	r3, [r7, #7]
			if(menuCnt > 6 && idx % 6 == 0){
 8007584:	2305      	movs	r3, #5
 8007586:	2b06      	cmp	r3, #6
 8007588:	d927      	bls.n	80075da <Menu+0x19a>
 800758a:	79fa      	ldrb	r2, [r7, #7]
 800758c:	4b53      	ldr	r3, [pc, #332]	; (80076dc <Menu+0x29c>)
 800758e:	fba3 1302 	umull	r1, r3, r3, r2
 8007592:	0899      	lsrs	r1, r3, #2
 8007594:	460b      	mov	r3, r1
 8007596:	005b      	lsls	r3, r3, #1
 8007598:	440b      	add	r3, r1
 800759a:	005b      	lsls	r3, r3, #1
 800759c:	1ad3      	subs	r3, r2, r3
 800759e:	b2db      	uxtb	r3, r3
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d11a      	bne.n	80075da <Menu+0x19a>
				OLED_Clear();
 80075a4:	f7fe f980 	bl	80058a8 <OLED_Clear>
				OLED_MenuUI("STM32 OVEN", 0xFF8800, 0x000000, menuList + idx, menuCnt - idx > 6 ? 6 : menuCnt - idx, 0xFFFF00);
 80075a8:	79fa      	ldrb	r2, [r7, #7]
 80075aa:	4613      	mov	r3, r2
 80075ac:	005b      	lsls	r3, r3, #1
 80075ae:	4413      	add	r3, r2
 80075b0:	009b      	lsls	r3, r3, #2
 80075b2:	461a      	mov	r2, r3
 80075b4:	4b4a      	ldr	r3, [pc, #296]	; (80076e0 <Menu+0x2a0>)
 80075b6:	441a      	add	r2, r3
 80075b8:	2305      	movs	r3, #5
 80075ba:	4619      	mov	r1, r3
 80075bc:	79fb      	ldrb	r3, [r7, #7]
 80075be:	1acb      	subs	r3, r1, r3
 80075c0:	2b06      	cmp	r3, #6
 80075c2:	bfa8      	it	ge
 80075c4:	2306      	movge	r3, #6
 80075c6:	4619      	mov	r1, r3
 80075c8:	4b46      	ldr	r3, [pc, #280]	; (80076e4 <Menu+0x2a4>)
 80075ca:	9301      	str	r3, [sp, #4]
 80075cc:	9100      	str	r1, [sp, #0]
 80075ce:	4613      	mov	r3, r2
 80075d0:	2200      	movs	r2, #0
 80075d2:	4945      	ldr	r1, [pc, #276]	; (80076e8 <Menu+0x2a8>)
 80075d4:	4845      	ldr	r0, [pc, #276]	; (80076ec <Menu+0x2ac>)
 80075d6:	f7fe ffc1 	bl	800655c <OLED_MenuUI>
			}
			OLED_Cursor(idx%6, 0xFF0000);
 80075da:	79fa      	ldrb	r2, [r7, #7]
 80075dc:	4b3f      	ldr	r3, [pc, #252]	; (80076dc <Menu+0x29c>)
 80075de:	fba3 1302 	umull	r1, r3, r3, r2
 80075e2:	0899      	lsrs	r1, r3, #2
 80075e4:	460b      	mov	r3, r1
 80075e6:	005b      	lsls	r3, r3, #1
 80075e8:	440b      	add	r3, r1
 80075ea:	005b      	lsls	r3, r3, #1
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 80075f4:	4618      	mov	r0, r3
 80075f6:	f7fe fffd 	bl	80065f4 <OLED_Cursor>
			SwitchLED(menuList[idx].color);
 80075fa:	79fa      	ldrb	r2, [r7, #7]
 80075fc:	4938      	ldr	r1, [pc, #224]	; (80076e0 <Menu+0x2a0>)
 80075fe:	4613      	mov	r3, r2
 8007600:	005b      	lsls	r3, r3, #1
 8007602:	4413      	add	r3, r2
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	440b      	add	r3, r1
 8007608:	3308      	adds	r3, #8
 800760a:	881b      	ldrh	r3, [r3, #0]
 800760c:	0a1b      	lsrs	r3, r3, #8
 800760e:	b29b      	uxth	r3, r3
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	b29b      	uxth	r3, r3
 8007614:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8007618:	b298      	uxth	r0, r3
 800761a:	79fa      	ldrb	r2, [r7, #7]
 800761c:	4930      	ldr	r1, [pc, #192]	; (80076e0 <Menu+0x2a0>)
 800761e:	4613      	mov	r3, r2
 8007620:	005b      	lsls	r3, r3, #1
 8007622:	4413      	add	r3, r2
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	440b      	add	r3, r1
 8007628:	3308      	adds	r3, #8
 800762a:	881b      	ldrh	r3, [r3, #0]
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	b29b      	uxth	r3, r3
 8007630:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8007634:	b29b      	uxth	r3, r3
 8007636:	4619      	mov	r1, r3
 8007638:	f7ff f85c 	bl	80066f4 <Switch_LED>
 800763c:	e04c      	b.n	80076d8 <Menu+0x298>
		}
		else if(sw == SW_RIGHT){
 800763e:	88bb      	ldrh	r3, [r7, #4]
 8007640:	2b01      	cmp	r3, #1
 8007642:	f47f af04 	bne.w	800744e <Menu+0xe>
			OLED_Clear();//OLED .
 8007646:	f7fe f92f 	bl	80058a8 <OLED_Clear>
			menuList[idx].function();
 800764a:	79fa      	ldrb	r2, [r7, #7]
 800764c:	4924      	ldr	r1, [pc, #144]	; (80076e0 <Menu+0x2a0>)
 800764e:	4613      	mov	r3, r2
 8007650:	005b      	lsls	r3, r3, #1
 8007652:	4413      	add	r3, r2
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	440b      	add	r3, r1
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4798      	blx	r3
			OLED_Clear();//OLED .
 800765c:	f7fe f924 	bl	80058a8 <OLED_Clear>
			OLED_MenuUI("STM32 OVEN", 0xFF8800, 0x000000, menuList, menuCnt, 0xFFFF00);
 8007660:	2305      	movs	r3, #5
 8007662:	461a      	mov	r2, r3
 8007664:	4b1f      	ldr	r3, [pc, #124]	; (80076e4 <Menu+0x2a4>)
 8007666:	9301      	str	r3, [sp, #4]
 8007668:	9200      	str	r2, [sp, #0]
 800766a:	4b1d      	ldr	r3, [pc, #116]	; (80076e0 <Menu+0x2a0>)
 800766c:	2200      	movs	r2, #0
 800766e:	491e      	ldr	r1, [pc, #120]	; (80076e8 <Menu+0x2a8>)
 8007670:	481e      	ldr	r0, [pc, #120]	; (80076ec <Menu+0x2ac>)
 8007672:	f7fe ff73 	bl	800655c <OLED_MenuUI>
			OLED_Cursor(idx % 6, 0xFF0000);
 8007676:	79fa      	ldrb	r2, [r7, #7]
 8007678:	4b18      	ldr	r3, [pc, #96]	; (80076dc <Menu+0x29c>)
 800767a:	fba3 1302 	umull	r1, r3, r3, r2
 800767e:	0899      	lsrs	r1, r3, #2
 8007680:	460b      	mov	r3, r1
 8007682:	005b      	lsls	r3, r3, #1
 8007684:	440b      	add	r3, r1
 8007686:	005b      	lsls	r3, r3, #1
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	b2db      	uxtb	r3, r3
 800768c:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8007690:	4618      	mov	r0, r3
 8007692:	f7fe ffaf 	bl	80065f4 <OLED_Cursor>
			SwitchLED(menuList[idx].color);
 8007696:	79fa      	ldrb	r2, [r7, #7]
 8007698:	4911      	ldr	r1, [pc, #68]	; (80076e0 <Menu+0x2a0>)
 800769a:	4613      	mov	r3, r2
 800769c:	005b      	lsls	r3, r3, #1
 800769e:	4413      	add	r3, r2
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	440b      	add	r3, r1
 80076a4:	3308      	adds	r3, #8
 80076a6:	881b      	ldrh	r3, [r3, #0]
 80076a8:	0a1b      	lsrs	r3, r3, #8
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 80076b4:	b298      	uxth	r0, r3
 80076b6:	79fa      	ldrb	r2, [r7, #7]
 80076b8:	4909      	ldr	r1, [pc, #36]	; (80076e0 <Menu+0x2a0>)
 80076ba:	4613      	mov	r3, r2
 80076bc:	005b      	lsls	r3, r3, #1
 80076be:	4413      	add	r3, r2
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	440b      	add	r3, r1
 80076c4:	3308      	adds	r3, #8
 80076c6:	881b      	ldrh	r3, [r3, #0]
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	4619      	mov	r1, r3
 80076d4:	f7ff f80e 	bl	80066f4 <Switch_LED>
	for(;;){
 80076d8:	e6b9      	b.n	800744e <Menu+0xe>
 80076da:	bf00      	nop
 80076dc:	aaaaaaab 	.word	0xaaaaaaab
 80076e0:	20000234 	.word	0x20000234
 80076e4:	00ffff00 	.word	0x00ffff00
 80076e8:	00ff8800 	.word	0x00ff8800
 80076ec:	0800b3ec 	.word	0x0800b3ec

080076f0 <test>:
		{NULL, "HD    : OFF", COLOR_RED},
		{NULL, "FAN   : OFF", COLOR_RED},
};

//    .
void test(){
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af02      	add	r7, sp, #8
	uint8_t idx = 0;
 80076f6:	2300      	movs	r3, #0
 80076f8:	71fb      	strb	r3, [r7, #7]
	OLED_MenuUI("< TEST", 0xFF00FF, 0x000000, testList, 6, 0x6600FF);
 80076fa:	4bc1      	ldr	r3, [pc, #772]	; (8007a00 <test+0x310>)
 80076fc:	9301      	str	r3, [sp, #4]
 80076fe:	2306      	movs	r3, #6
 8007700:	9300      	str	r3, [sp, #0]
 8007702:	4bc0      	ldr	r3, [pc, #768]	; (8007a04 <test+0x314>)
 8007704:	2200      	movs	r2, #0
 8007706:	f04f 11ff 	mov.w	r1, #16711935	; 0xff00ff
 800770a:	48bf      	ldr	r0, [pc, #764]	; (8007a08 <test+0x318>)
 800770c:	f7fe ff26 	bl	800655c <OLED_MenuUI>
	OLED_Cursor(0, 0xFF0000);
 8007710:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8007714:	2000      	movs	r0, #0
 8007716:	f7fe ff6d 	bl	80065f4 <OLED_Cursor>
	SwitchLED(testList[0].color);
 800771a:	4bba      	ldr	r3, [pc, #744]	; (8007a04 <test+0x314>)
 800771c:	891b      	ldrh	r3, [r3, #8]
 800771e:	0a1b      	lsrs	r3, r3, #8
 8007720:	b29b      	uxth	r3, r3
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	b29b      	uxth	r3, r3
 8007726:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 800772a:	b29a      	uxth	r2, r3
 800772c:	4bb5      	ldr	r3, [pc, #724]	; (8007a04 <test+0x314>)
 800772e:	891b      	ldrh	r3, [r3, #8]
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	b29b      	uxth	r3, r3
 8007734:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8007738:	b29b      	uxth	r3, r3
 800773a:	4619      	mov	r1, r3
 800773c:	4610      	mov	r0, r2
 800773e:	f7fe ffd9 	bl	80066f4 <Switch_LED>
	testList[0].color = COLOR_RED;
 8007742:	4bb0      	ldr	r3, [pc, #704]	; (8007a04 <test+0x314>)
 8007744:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8007748:	811a      	strh	r2, [r3, #8]
	testList[1].color = COLOR_RED;
 800774a:	4bae      	ldr	r3, [pc, #696]	; (8007a04 <test+0x314>)
 800774c:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8007750:	829a      	strh	r2, [r3, #20]
	testList[2].color = COLOR_RED;
 8007752:	4bac      	ldr	r3, [pc, #688]	; (8007a04 <test+0x314>)
 8007754:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8007758:	841a      	strh	r2, [r3, #32]
	testList[3].color = COLOR_RED;
 800775a:	4baa      	ldr	r3, [pc, #680]	; (8007a04 <test+0x314>)
 800775c:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8007760:	859a      	strh	r2, [r3, #44]	; 0x2c
	testList[4].color = COLOR_RED;
 8007762:	4ba8      	ldr	r3, [pc, #672]	; (8007a04 <test+0x314>)
 8007764:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8007768:	871a      	strh	r2, [r3, #56]	; 0x38
	testList[5].color = COLOR_RED;
 800776a:	4ba6      	ldr	r3, [pc, #664]	; (8007a04 <test+0x314>)
 800776c:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8007770:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	for(;;){
		uint16_t sw = Switch_Read();
 8007774:	f7ff f894 	bl	80068a0 <Switch_Read>
 8007778:	4603      	mov	r3, r0
 800777a:	80bb      	strh	r3, [r7, #4]
		if(sw == SW_TOP || sw == SW_TOP_LONG){
 800777c:	88bb      	ldrh	r3, [r7, #4]
 800777e:	2b02      	cmp	r3, #2
 8007780:	d002      	beq.n	8007788 <test+0x98>
 8007782:	88bb      	ldrh	r3, [r7, #4]
 8007784:	2b22      	cmp	r3, #34	; 0x22
 8007786:	d135      	bne.n	80077f4 <test+0x104>
			idx+=5;
 8007788:	79fb      	ldrb	r3, [r7, #7]
 800778a:	3305      	adds	r3, #5
 800778c:	71fb      	strb	r3, [r7, #7]
			idx %= 6;
 800778e:	79fa      	ldrb	r2, [r7, #7]
 8007790:	4b9e      	ldr	r3, [pc, #632]	; (8007a0c <test+0x31c>)
 8007792:	fba3 1302 	umull	r1, r3, r3, r2
 8007796:	0899      	lsrs	r1, r3, #2
 8007798:	460b      	mov	r3, r1
 800779a:	005b      	lsls	r3, r3, #1
 800779c:	440b      	add	r3, r1
 800779e:	005b      	lsls	r3, r3, #1
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	71fb      	strb	r3, [r7, #7]
			OLED_Cursor(idx, 0xFF0000);
 80077a4:	79fb      	ldrb	r3, [r7, #7]
 80077a6:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 80077aa:	4618      	mov	r0, r3
 80077ac:	f7fe ff22 	bl	80065f4 <OLED_Cursor>
			SwitchLED(testList[idx].color);
 80077b0:	79fa      	ldrb	r2, [r7, #7]
 80077b2:	4994      	ldr	r1, [pc, #592]	; (8007a04 <test+0x314>)
 80077b4:	4613      	mov	r3, r2
 80077b6:	005b      	lsls	r3, r3, #1
 80077b8:	4413      	add	r3, r2
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	440b      	add	r3, r1
 80077be:	3308      	adds	r3, #8
 80077c0:	881b      	ldrh	r3, [r3, #0]
 80077c2:	0a1b      	lsrs	r3, r3, #8
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 80077ce:	b298      	uxth	r0, r3
 80077d0:	79fa      	ldrb	r2, [r7, #7]
 80077d2:	498c      	ldr	r1, [pc, #560]	; (8007a04 <test+0x314>)
 80077d4:	4613      	mov	r3, r2
 80077d6:	005b      	lsls	r3, r3, #1
 80077d8:	4413      	add	r3, r2
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	440b      	add	r3, r1
 80077de:	3308      	adds	r3, #8
 80077e0:	881b      	ldrh	r3, [r3, #0]
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	4619      	mov	r1, r3
 80077ee:	f7fe ff81 	bl	80066f4 <Switch_LED>
 80077f2:	e153      	b.n	8007a9c <test+0x3ac>
		}
		else if(sw == SW_BOTTOM || sw == SW_BOTTOM_LONG){
 80077f4:	88bb      	ldrh	r3, [r7, #4]
 80077f6:	2b08      	cmp	r3, #8
 80077f8:	d002      	beq.n	8007800 <test+0x110>
 80077fa:	88bb      	ldrh	r3, [r7, #4]
 80077fc:	2b28      	cmp	r3, #40	; 0x28
 80077fe:	d135      	bne.n	800786c <test+0x17c>
			idx+=1;
 8007800:	79fb      	ldrb	r3, [r7, #7]
 8007802:	3301      	adds	r3, #1
 8007804:	71fb      	strb	r3, [r7, #7]
			idx %= 6;
 8007806:	79fa      	ldrb	r2, [r7, #7]
 8007808:	4b80      	ldr	r3, [pc, #512]	; (8007a0c <test+0x31c>)
 800780a:	fba3 1302 	umull	r1, r3, r3, r2
 800780e:	0899      	lsrs	r1, r3, #2
 8007810:	460b      	mov	r3, r1
 8007812:	005b      	lsls	r3, r3, #1
 8007814:	440b      	add	r3, r1
 8007816:	005b      	lsls	r3, r3, #1
 8007818:	1ad3      	subs	r3, r2, r3
 800781a:	71fb      	strb	r3, [r7, #7]
			OLED_Cursor(idx, 0xFF0000);
 800781c:	79fb      	ldrb	r3, [r7, #7]
 800781e:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8007822:	4618      	mov	r0, r3
 8007824:	f7fe fee6 	bl	80065f4 <OLED_Cursor>
			SwitchLED(testList[idx].color);
 8007828:	79fa      	ldrb	r2, [r7, #7]
 800782a:	4976      	ldr	r1, [pc, #472]	; (8007a04 <test+0x314>)
 800782c:	4613      	mov	r3, r2
 800782e:	005b      	lsls	r3, r3, #1
 8007830:	4413      	add	r3, r2
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	440b      	add	r3, r1
 8007836:	3308      	adds	r3, #8
 8007838:	881b      	ldrh	r3, [r3, #0]
 800783a:	0a1b      	lsrs	r3, r3, #8
 800783c:	b29b      	uxth	r3, r3
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	b29b      	uxth	r3, r3
 8007842:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8007846:	b298      	uxth	r0, r3
 8007848:	79fa      	ldrb	r2, [r7, #7]
 800784a:	496e      	ldr	r1, [pc, #440]	; (8007a04 <test+0x314>)
 800784c:	4613      	mov	r3, r2
 800784e:	005b      	lsls	r3, r3, #1
 8007850:	4413      	add	r3, r2
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	440b      	add	r3, r1
 8007856:	3308      	adds	r3, #8
 8007858:	881b      	ldrh	r3, [r3, #0]
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	b29b      	uxth	r3, r3
 800785e:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8007862:	b29b      	uxth	r3, r3
 8007864:	4619      	mov	r1, r3
 8007866:	f7fe ff45 	bl	80066f4 <Switch_LED>
 800786a:	e117      	b.n	8007a9c <test+0x3ac>
		}
		else if(sw == SW_LEFT){
 800786c:	88bb      	ldrh	r3, [r7, #4]
 800786e:	2b10      	cmp	r3, #16
 8007870:	f000 8115 	beq.w	8007a9e <test+0x3ae>
			break;
		}
		else if(sw == SW_ENTER){
 8007874:	88bb      	ldrh	r3, [r7, #4]
 8007876:	2b04      	cmp	r3, #4
 8007878:	f47f af7c 	bne.w	8007774 <test+0x84>
			if(testList[idx].color == COLOR_RED){
 800787c:	79fa      	ldrb	r2, [r7, #7]
 800787e:	4961      	ldr	r1, [pc, #388]	; (8007a04 <test+0x314>)
 8007880:	4613      	mov	r3, r2
 8007882:	005b      	lsls	r3, r3, #1
 8007884:	4413      	add	r3, r2
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	440b      	add	r3, r1
 800788a:	3308      	adds	r3, #8
 800788c:	881b      	ldrh	r3, [r3, #0]
 800788e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007892:	d158      	bne.n	8007946 <test+0x256>
				testList[idx].color = COLOR_WHITE;
 8007894:	79fa      	ldrb	r2, [r7, #7]
 8007896:	495b      	ldr	r1, [pc, #364]	; (8007a04 <test+0x314>)
 8007898:	4613      	mov	r3, r2
 800789a:	005b      	lsls	r3, r3, #1
 800789c:	4413      	add	r3, r2
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	440b      	add	r3, r1
 80078a2:	3308      	adds	r3, #8
 80078a4:	f24a 02a0 	movw	r2, #41120	; 0xa0a0
 80078a8:	801a      	strh	r2, [r3, #0]
				switch(idx){
 80078aa:	79fb      	ldrb	r3, [r7, #7]
 80078ac:	2b05      	cmp	r3, #5
 80078ae:	f200 80d4 	bhi.w	8007a5a <test+0x36a>
 80078b2:	a201      	add	r2, pc, #4	; (adr r2, 80078b8 <test+0x1c8>)
 80078b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078b8:	080078d1 	.word	0x080078d1
 80078bc:	080078e5 	.word	0x080078e5
 80078c0:	080078f9 	.word	0x080078f9
 80078c4:	0800790d 	.word	0x0800790d
 80078c8:	08007921 	.word	0x08007921
 80078cc:	08007933 	.word	0x08007933
				case 0:
					// Convection Fan
					HAL_GPIO_WritePin(Motor1_GPIO_Port, Motor1_Pin, 0);
 80078d0:	2200      	movs	r2, #0
 80078d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80078d6:	484e      	ldr	r0, [pc, #312]	; (8007a10 <test+0x320>)
 80078d8:	f7fa fd4c 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/1Motor1: ON ");
 80078dc:	484d      	ldr	r0, [pc, #308]	; (8007a14 <test+0x324>)
 80078de:	f7fe fa41 	bl	8005d64 <OLED_Printf>
					break;
 80078e2:	e0ba      	b.n	8007a5a <test+0x36a>
				case 1:
					// Rotisserie Motor
					HAL_GPIO_WritePin(Motor2_GPIO_Port, Motor2_Pin, 0);
 80078e4:	2200      	movs	r2, #0
 80078e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80078ea:	4849      	ldr	r0, [pc, #292]	; (8007a10 <test+0x320>)
 80078ec:	f7fa fd42 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/2Motor2: ON ");
 80078f0:	4849      	ldr	r0, [pc, #292]	; (8007a18 <test+0x328>)
 80078f2:	f7fe fa37 	bl	8005d64 <OLED_Printf>
					break;
 80078f6:	e0b0      	b.n	8007a5a <test+0x36a>
				case 2:
					// Lamp
					HAL_GPIO_WritePin(LAMP_GPIO_Port, LAMP_Pin, 0);
 80078f8:	2200      	movs	r2, #0
 80078fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80078fe:	4844      	ldr	r0, [pc, #272]	; (8007a10 <test+0x320>)
 8007900:	f7fa fd38 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/3LAMP  : ON ");
 8007904:	4845      	ldr	r0, [pc, #276]	; (8007a1c <test+0x32c>)
 8007906:	f7fe fa2d 	bl	8005d64 <OLED_Printf>
					break;
 800790a:	e0a6      	b.n	8007a5a <test+0x36a>
				case 3:
					// Heater Top
					HAL_GPIO_WritePin(Heater_Top_GPIO_Port, Heater_Top_Pin, 0);
 800790c:	2200      	movs	r2, #0
 800790e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007912:	4843      	ldr	r0, [pc, #268]	; (8007a20 <test+0x330>)
 8007914:	f7fa fd2e 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/4HU    : ON ");
 8007918:	4842      	ldr	r0, [pc, #264]	; (8007a24 <test+0x334>)
 800791a:	f7fe fa23 	bl	8005d64 <OLED_Printf>
					break;
 800791e:	e09c      	b.n	8007a5a <test+0x36a>
				case 4:
					// Heater Bottom
					HAL_GPIO_WritePin(Heater_Bottom_GPIO_Port, Heater_Bottom_Pin, 0);
 8007920:	2200      	movs	r2, #0
 8007922:	2180      	movs	r1, #128	; 0x80
 8007924:	483e      	ldr	r0, [pc, #248]	; (8007a20 <test+0x330>)
 8007926:	f7fa fd25 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/5HD    : ON ");
 800792a:	483f      	ldr	r0, [pc, #252]	; (8007a28 <test+0x338>)
 800792c:	f7fe fa1a 	bl	8005d64 <OLED_Printf>
					break;
 8007930:	e093      	b.n	8007a5a <test+0x36a>
				case 5:
					// Mainboard Fan
					HAL_GPIO_WritePin(DCFAN_GPIO_Port, DCFAN_Pin, 1);
 8007932:	2201      	movs	r2, #1
 8007934:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007938:	4839      	ldr	r0, [pc, #228]	; (8007a20 <test+0x330>)
 800793a:	f7fa fd1b 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/6FAN   : ON ");
 800793e:	483b      	ldr	r0, [pc, #236]	; (8007a2c <test+0x33c>)
 8007940:	f7fe fa10 	bl	8005d64 <OLED_Printf>
					break;
 8007944:	e089      	b.n	8007a5a <test+0x36a>
				}
			}
			else if(testList[idx].color == COLOR_WHITE){
 8007946:	79fa      	ldrb	r2, [r7, #7]
 8007948:	492e      	ldr	r1, [pc, #184]	; (8007a04 <test+0x314>)
 800794a:	4613      	mov	r3, r2
 800794c:	005b      	lsls	r3, r3, #1
 800794e:	4413      	add	r3, r2
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	440b      	add	r3, r1
 8007954:	3308      	adds	r3, #8
 8007956:	881b      	ldrh	r3, [r3, #0]
 8007958:	f24a 02a0 	movw	r2, #41120	; 0xa0a0
 800795c:	4293      	cmp	r3, r2
 800795e:	d17b      	bne.n	8007a58 <test+0x368>
				testList[idx].color = COLOR_RED;
 8007960:	79fa      	ldrb	r2, [r7, #7]
 8007962:	4928      	ldr	r1, [pc, #160]	; (8007a04 <test+0x314>)
 8007964:	4613      	mov	r3, r2
 8007966:	005b      	lsls	r3, r3, #1
 8007968:	4413      	add	r3, r2
 800796a:	009b      	lsls	r3, r3, #2
 800796c:	440b      	add	r3, r1
 800796e:	3308      	adds	r3, #8
 8007970:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8007974:	801a      	strh	r2, [r3, #0]
				switch(idx){
 8007976:	79fb      	ldrb	r3, [r7, #7]
 8007978:	2b05      	cmp	r3, #5
 800797a:	d86e      	bhi.n	8007a5a <test+0x36a>
 800797c:	a201      	add	r2, pc, #4	; (adr r2, 8007984 <test+0x294>)
 800797e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007982:	bf00      	nop
 8007984:	0800799d 	.word	0x0800799d
 8007988:	080079b1 	.word	0x080079b1
 800798c:	080079c5 	.word	0x080079c5
 8007990:	080079d9 	.word	0x080079d9
 8007994:	080079ed 	.word	0x080079ed
 8007998:	08007a45 	.word	0x08007a45
				case 0:
					HAL_GPIO_WritePin(Motor1_GPIO_Port, Motor1_Pin, 1);
 800799c:	2201      	movs	r2, #1
 800799e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80079a2:	481b      	ldr	r0, [pc, #108]	; (8007a10 <test+0x320>)
 80079a4:	f7fa fce6 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/1Motor1: OFF");
 80079a8:	4821      	ldr	r0, [pc, #132]	; (8007a30 <test+0x340>)
 80079aa:	f7fe f9db 	bl	8005d64 <OLED_Printf>
					break;
 80079ae:	e054      	b.n	8007a5a <test+0x36a>
				case 1:
					HAL_GPIO_WritePin(Motor2_GPIO_Port, Motor2_Pin, 1);
 80079b0:	2201      	movs	r2, #1
 80079b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80079b6:	4816      	ldr	r0, [pc, #88]	; (8007a10 <test+0x320>)
 80079b8:	f7fa fcdc 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/2Motor2: OFF");
 80079bc:	481d      	ldr	r0, [pc, #116]	; (8007a34 <test+0x344>)
 80079be:	f7fe f9d1 	bl	8005d64 <OLED_Printf>
					break;
 80079c2:	e04a      	b.n	8007a5a <test+0x36a>
				case 2:
					HAL_GPIO_WritePin(LAMP_GPIO_Port, LAMP_Pin, 1);
 80079c4:	2201      	movs	r2, #1
 80079c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80079ca:	4811      	ldr	r0, [pc, #68]	; (8007a10 <test+0x320>)
 80079cc:	f7fa fcd2 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/3LAMP  : OFF");
 80079d0:	4819      	ldr	r0, [pc, #100]	; (8007a38 <test+0x348>)
 80079d2:	f7fe f9c7 	bl	8005d64 <OLED_Printf>
					break;
 80079d6:	e040      	b.n	8007a5a <test+0x36a>
				case 3:
					HAL_GPIO_WritePin(Heater_Top_GPIO_Port, Heater_Top_Pin, 1);
 80079d8:	2201      	movs	r2, #1
 80079da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80079de:	4810      	ldr	r0, [pc, #64]	; (8007a20 <test+0x330>)
 80079e0:	f7fa fcc8 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/4HU    : OFF");
 80079e4:	4815      	ldr	r0, [pc, #84]	; (8007a3c <test+0x34c>)
 80079e6:	f7fe f9bd 	bl	8005d64 <OLED_Printf>
					break;
 80079ea:	e036      	b.n	8007a5a <test+0x36a>
				case 4:
					HAL_GPIO_WritePin(Heater_Bottom_GPIO_Port, Heater_Bottom_Pin, 1);
 80079ec:	2201      	movs	r2, #1
 80079ee:	2180      	movs	r1, #128	; 0x80
 80079f0:	480b      	ldr	r0, [pc, #44]	; (8007a20 <test+0x330>)
 80079f2:	f7fa fcbf 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/5HD    : OFF");
 80079f6:	4812      	ldr	r0, [pc, #72]	; (8007a40 <test+0x350>)
 80079f8:	f7fe f9b4 	bl	8005d64 <OLED_Printf>
					break;
 80079fc:	e02d      	b.n	8007a5a <test+0x36a>
 80079fe:	bf00      	nop
 8007a00:	006600ff 	.word	0x006600ff
 8007a04:	20000270 	.word	0x20000270
 8007a08:	0800b440 	.word	0x0800b440
 8007a0c:	aaaaaaab 	.word	0xaaaaaaab
 8007a10:	40020000 	.word	0x40020000
 8007a14:	0800b448 	.word	0x0800b448
 8007a18:	0800b458 	.word	0x0800b458
 8007a1c:	0800b468 	.word	0x0800b468
 8007a20:	40020800 	.word	0x40020800
 8007a24:	0800b478 	.word	0x0800b478
 8007a28:	0800b488 	.word	0x0800b488
 8007a2c:	0800b498 	.word	0x0800b498
 8007a30:	0800b4a8 	.word	0x0800b4a8
 8007a34:	0800b4b8 	.word	0x0800b4b8
 8007a38:	0800b4c8 	.word	0x0800b4c8
 8007a3c:	0800b4d8 	.word	0x0800b4d8
 8007a40:	0800b4e8 	.word	0x0800b4e8
				case 5:
					HAL_GPIO_WritePin(DCFAN_GPIO_Port, DCFAN_Pin, 0);
 8007a44:	2200      	movs	r2, #0
 8007a46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007a4a:	4829      	ldr	r0, [pc, #164]	; (8007af0 <test+0x400>)
 8007a4c:	f7fa fc92 	bl	8002374 <HAL_GPIO_WritePin>
					OLED_Printf("/6FAN   : OFF");
 8007a50:	4828      	ldr	r0, [pc, #160]	; (8007af4 <test+0x404>)
 8007a52:	f7fe f987 	bl	8005d64 <OLED_Printf>
					break;
 8007a56:	e000      	b.n	8007a5a <test+0x36a>
				}
			}
 8007a58:	bf00      	nop

			SwitchLED(testList[idx].color);
 8007a5a:	79fa      	ldrb	r2, [r7, #7]
 8007a5c:	4926      	ldr	r1, [pc, #152]	; (8007af8 <test+0x408>)
 8007a5e:	4613      	mov	r3, r2
 8007a60:	005b      	lsls	r3, r3, #1
 8007a62:	4413      	add	r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	440b      	add	r3, r1
 8007a68:	3308      	adds	r3, #8
 8007a6a:	881b      	ldrh	r3, [r3, #0]
 8007a6c:	0a1b      	lsrs	r3, r3, #8
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	b29b      	uxth	r3, r3
 8007a74:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8007a78:	b298      	uxth	r0, r3
 8007a7a:	79fa      	ldrb	r2, [r7, #7]
 8007a7c:	491e      	ldr	r1, [pc, #120]	; (8007af8 <test+0x408>)
 8007a7e:	4613      	mov	r3, r2
 8007a80:	005b      	lsls	r3, r3, #1
 8007a82:	4413      	add	r3, r2
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	440b      	add	r3, r1
 8007a88:	3308      	adds	r3, #8
 8007a8a:	881b      	ldrh	r3, [r3, #0]
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	4619      	mov	r1, r3
 8007a98:	f7fe fe2c 	bl	80066f4 <Switch_LED>
	for(;;){
 8007a9c:	e66a      	b.n	8007774 <test+0x84>
			break;
 8007a9e:	bf00      	nop
		}
	}

	HAL_GPIO_WritePin(Motor1_GPIO_Port, Motor1_Pin, 1);
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007aa6:	4815      	ldr	r0, [pc, #84]	; (8007afc <test+0x40c>)
 8007aa8:	f7fa fc64 	bl	8002374 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor2_GPIO_Port, Motor2_Pin, 1);
 8007aac:	2201      	movs	r2, #1
 8007aae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007ab2:	4812      	ldr	r0, [pc, #72]	; (8007afc <test+0x40c>)
 8007ab4:	f7fa fc5e 	bl	8002374 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LAMP_GPIO_Port, LAMP_Pin, 1);
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007abe:	480f      	ldr	r0, [pc, #60]	; (8007afc <test+0x40c>)
 8007ac0:	f7fa fc58 	bl	8002374 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Heater_Top_GPIO_Port, Heater_Top_Pin, 1);
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007aca:	4809      	ldr	r0, [pc, #36]	; (8007af0 <test+0x400>)
 8007acc:	f7fa fc52 	bl	8002374 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Heater_Bottom_GPIO_Port, Heater_Bottom_Pin, 1);
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	2180      	movs	r1, #128	; 0x80
 8007ad4:	4806      	ldr	r0, [pc, #24]	; (8007af0 <test+0x400>)
 8007ad6:	f7fa fc4d 	bl	8002374 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DCFAN_GPIO_Port, DCFAN_Pin, 0);
 8007ada:	2200      	movs	r2, #0
 8007adc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007ae0:	4803      	ldr	r0, [pc, #12]	; (8007af0 <test+0x400>)
 8007ae2:	f7fa fc47 	bl	8002374 <HAL_GPIO_WritePin>

}
 8007ae6:	bf00      	nop
 8007ae8:	3708      	adds	r7, #8
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop
 8007af0:	40020800 	.word	0x40020800
 8007af4:	0800b4f8 	.word	0x0800b4f8
 8007af8:	20000270 	.word	0x20000270
 8007afc:	40020000 	.word	0x40020000

08007b00 <testHeat>:
};

// FLAG_TEMPSENSOR_DEBUG      .
//   state to string 
char *heaterStateStr[] = {"OFF", "PREHEATING", "TRANSIENT", "STEADY"};
void testHeat(){
 8007b00:	b590      	push	{r4, r7, lr}
 8007b02:	b089      	sub	sp, #36	; 0x24
 8007b04:	af02      	add	r7, sp, #8
	SwitchLED(COLOR_SKY);
 8007b06:	f44f 7120 	mov.w	r1, #640	; 0x280
 8007b0a:	20d4      	movs	r0, #212	; 0xd4
 8007b0c:	f7fe fdf2 	bl	80066f4 <Switch_LED>
	OLED_MenuUI("< TEST HEAT", 0xFF0000, 0x000000, testHeatList, 6, 0xFFFF00);
 8007b10:	4ba7      	ldr	r3, [pc, #668]	; (8007db0 <testHeat+0x2b0>)
 8007b12:	9301      	str	r3, [sp, #4]
 8007b14:	2306      	movs	r3, #6
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	4ba6      	ldr	r3, [pc, #664]	; (8007db4 <testHeat+0x2b4>)
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8007b20:	48a5      	ldr	r0, [pc, #660]	; (8007db8 <testHeat+0x2b8>)
 8007b22:	f7fe fd1b 	bl	800655c <OLED_MenuUI>
	OLED_Printf("/s$29/y%3.2f  \r\n", heaterTop->target);
 8007b26:	4ba5      	ldr	r3, [pc, #660]	; (8007dbc <testHeat+0x2bc>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	691b      	ldr	r3, [r3, #16]
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7f8 fd13 	bl	8000558 <__aeabi_f2d>
 8007b32:	4602      	mov	r2, r0
 8007b34:	460b      	mov	r3, r1
 8007b36:	48a2      	ldr	r0, [pc, #648]	; (8007dc0 <testHeat+0x2c0>)
 8007b38:	f7fe f914 	bl	8005d64 <OLED_Printf>
	OLED_Printf("/s$39/y%s\r\n", (Motor1_GPIO_Port->ODR) & Motor1_Pin?"OFF":"ON ");
 8007b3c:	4ba1      	ldr	r3, [pc, #644]	; (8007dc4 <testHeat+0x2c4>)
 8007b3e:	695b      	ldr	r3, [r3, #20]
 8007b40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d001      	beq.n	8007b4c <testHeat+0x4c>
 8007b48:	4b9f      	ldr	r3, [pc, #636]	; (8007dc8 <testHeat+0x2c8>)
 8007b4a:	e000      	b.n	8007b4e <testHeat+0x4e>
 8007b4c:	4b9f      	ldr	r3, [pc, #636]	; (8007dcc <testHeat+0x2cc>)
 8007b4e:	4619      	mov	r1, r3
 8007b50:	489f      	ldr	r0, [pc, #636]	; (8007dd0 <testHeat+0x2d0>)
 8007b52:	f7fe f907 	bl	8005d64 <OLED_Printf>
	OLED_Cursor(0, 0xFF6600);
 8007b56:	499f      	ldr	r1, [pc, #636]	; (8007dd4 <testHeat+0x2d4>)
 8007b58:	2000      	movs	r0, #0
 8007b5a:	f7fe fd4b 	bl	80065f4 <OLED_Cursor>
	int idx = 0;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	617b      	str	r3, [r7, #20]
	heaterTop->start(heaterTop);
 8007b62:	4b96      	ldr	r3, [pc, #600]	; (8007dbc <testHeat+0x2bc>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b68:	4a94      	ldr	r2, [pc, #592]	; (8007dbc <testHeat+0x2bc>)
 8007b6a:	6812      	ldr	r2, [r2, #0]
 8007b6c:	4610      	mov	r0, r2
 8007b6e:	4798      	blx	r3
	HAL_GPIO_WritePin(Motor1_GPIO_Port, Motor1_Pin, GPIO_PIN_SET);	// Convection  
 8007b70:	2201      	movs	r2, #1
 8007b72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007b76:	4893      	ldr	r0, [pc, #588]	; (8007dc4 <testHeat+0x2c4>)
 8007b78:	f7fa fbfc 	bl	8002374 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DCFAN_GPIO_Port, DCFAN_Pin, GPIO_PIN_SET);	//  
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007b82:	4895      	ldr	r0, [pc, #596]	; (8007dd8 <testHeat+0x2d8>)
 8007b84:	f7fa fbf6 	bl	8002374 <HAL_GPIO_WritePin>
	uint32_t pTime = HAL_GetTick();
 8007b88:	f7fa f916 	bl	8001db8 <HAL_GetTick>
 8007b8c:	6138      	str	r0, [r7, #16]
	uint32_t adjust = 0;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	60fb      	str	r3, [r7, #12]
	for(;;){
		uint16_t sw = Switch_Read();
 8007b92:	f7fe fe85 	bl	80068a0 <Switch_Read>
 8007b96:	4603      	mov	r3, r0
 8007b98:	817b      	strh	r3, [r7, #10]

		if(sw==SW_LEFT) break;
 8007b9a:	897b      	ldrh	r3, [r7, #10]
 8007b9c:	2b10      	cmp	r3, #16
 8007b9e:	f000 80fa 	beq.w	8007d96 <testHeat+0x296>
		else if (sw==SW_TOP && !adjust) {
 8007ba2:	897b      	ldrh	r3, [r7, #10]
 8007ba4:	2b02      	cmp	r3, #2
 8007ba6:	d113      	bne.n	8007bd0 <testHeat+0xd0>
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d110      	bne.n	8007bd0 <testHeat+0xd0>
			idx -= (idx>0)?1:0;
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	bfcc      	ite	gt
 8007bb4:	2301      	movgt	r3, #1
 8007bb6:	2300      	movle	r3, #0
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	461a      	mov	r2, r3
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	1a9b      	subs	r3, r3, r2
 8007bc0:	617b      	str	r3, [r7, #20]
			OLED_Cursor(idx, 0xFF6600);
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	4983      	ldr	r1, [pc, #524]	; (8007dd4 <testHeat+0x2d4>)
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f7fe fd13 	bl	80065f4 <OLED_Cursor>
 8007bce:	e0a2      	b.n	8007d16 <testHeat+0x216>
		}
		else if (sw==SW_BOTTOM && !adjust) {
 8007bd0:	897b      	ldrh	r3, [r7, #10]
 8007bd2:	2b08      	cmp	r3, #8
 8007bd4:	d113      	bne.n	8007bfe <testHeat+0xfe>
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d110      	bne.n	8007bfe <testHeat+0xfe>
			idx += (idx<2)?1:0;
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	bfd4      	ite	le
 8007be2:	2301      	movle	r3, #1
 8007be4:	2300      	movgt	r3, #0
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	461a      	mov	r2, r3
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	4413      	add	r3, r2
 8007bee:	617b      	str	r3, [r7, #20]
			OLED_Cursor(idx, 0xFF6600);
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	b2db      	uxtb	r3, r3
 8007bf4:	4977      	ldr	r1, [pc, #476]	; (8007dd4 <testHeat+0x2d4>)
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f7fe fcfc 	bl	80065f4 <OLED_Cursor>
 8007bfc:	e08b      	b.n	8007d16 <testHeat+0x216>
		}
		else if ((sw==SW_TOP || sw==SW_TOP_LONG) && adjust) {
 8007bfe:	897b      	ldrh	r3, [r7, #10]
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d002      	beq.n	8007c0a <testHeat+0x10a>
 8007c04:	897b      	ldrh	r3, [r7, #10]
 8007c06:	2b22      	cmp	r3, #34	; 0x22
 8007c08:	d11e      	bne.n	8007c48 <testHeat+0x148>
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d01b      	beq.n	8007c48 <testHeat+0x148>
			switch(idx) {
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	d17f      	bne.n	8007d16 <testHeat+0x216>
			case 0:
				tempTop->lastTemp += 10.0f;
				break;
#endif
			case 1:
				heaterTop->target += 1.0f;
 8007c16:	4b69      	ldr	r3, [pc, #420]	; (8007dbc <testHeat+0x2bc>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	edd3 7a04 	vldr	s15, [r3, #16]
 8007c1e:	4b67      	ldr	r3, [pc, #412]	; (8007dbc <testHeat+0x2bc>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007c26:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007c2a:	edc3 7a04 	vstr	s15, [r3, #16]
				OLED_Printf("/s$29/r%3.2f  \r\n", heaterTop->target);
 8007c2e:	4b63      	ldr	r3, [pc, #396]	; (8007dbc <testHeat+0x2bc>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	691b      	ldr	r3, [r3, #16]
 8007c34:	4618      	mov	r0, r3
 8007c36:	f7f8 fc8f 	bl	8000558 <__aeabi_f2d>
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	4867      	ldr	r0, [pc, #412]	; (8007ddc <testHeat+0x2dc>)
 8007c40:	f7fe f890 	bl	8005d64 <OLED_Printf>
				break;
 8007c44:	bf00      	nop
			switch(idx) {
 8007c46:	e066      	b.n	8007d16 <testHeat+0x216>
			}
		}
		else if ((sw==SW_BOTTOM || sw==SW_BOTTOM_LONG) && adjust) {
 8007c48:	897b      	ldrh	r3, [r7, #10]
 8007c4a:	2b08      	cmp	r3, #8
 8007c4c:	d002      	beq.n	8007c54 <testHeat+0x154>
 8007c4e:	897b      	ldrh	r3, [r7, #10]
 8007c50:	2b28      	cmp	r3, #40	; 0x28
 8007c52:	d11e      	bne.n	8007c92 <testHeat+0x192>
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d01b      	beq.n	8007c92 <testHeat+0x192>
			switch(idx) {
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d15a      	bne.n	8007d16 <testHeat+0x216>
			case 0:
				tempTop->lastTemp -= 10.0f;
				break;
#endif
			case 1:
				heaterTop->target -= 1.0f;
 8007c60:	4b56      	ldr	r3, [pc, #344]	; (8007dbc <testHeat+0x2bc>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	edd3 7a04 	vldr	s15, [r3, #16]
 8007c68:	4b54      	ldr	r3, [pc, #336]	; (8007dbc <testHeat+0x2bc>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007c70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007c74:	edc3 7a04 	vstr	s15, [r3, #16]
				OLED_Printf("/s$29/r%3.2f  \r\n", heaterTop->target);
 8007c78:	4b50      	ldr	r3, [pc, #320]	; (8007dbc <testHeat+0x2bc>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	691b      	ldr	r3, [r3, #16]
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f7f8 fc6a 	bl	8000558 <__aeabi_f2d>
 8007c84:	4602      	mov	r2, r0
 8007c86:	460b      	mov	r3, r1
 8007c88:	4854      	ldr	r0, [pc, #336]	; (8007ddc <testHeat+0x2dc>)
 8007c8a:	f7fe f86b 	bl	8005d64 <OLED_Printf>
				break;
 8007c8e:	bf00      	nop
			switch(idx) {
 8007c90:	e041      	b.n	8007d16 <testHeat+0x216>
			}
		}
		else if(sw == SW_ENTER){
 8007c92:	897b      	ldrh	r3, [r7, #10]
 8007c94:	2b04      	cmp	r3, #4
 8007c96:	d13d      	bne.n	8007d14 <testHeat+0x214>
			switch(idx){
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d003      	beq.n	8007ca6 <testHeat+0x1a6>
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	2b02      	cmp	r3, #2
 8007ca2:	d01a      	beq.n	8007cda <testHeat+0x1da>
 8007ca4:	e037      	b.n	8007d16 <testHeat+0x216>
			case 1:
				adjust = !adjust;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	bf0c      	ite	eq
 8007cac:	2301      	moveq	r3, #1
 8007cae:	2300      	movne	r3, #0
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	60fb      	str	r3, [r7, #12]
				OLED_Printf("/s$29%s%3.2f  \r\n", adjust?"/r":"/y", heaterTop->target);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d001      	beq.n	8007cbe <testHeat+0x1be>
 8007cba:	4c49      	ldr	r4, [pc, #292]	; (8007de0 <testHeat+0x2e0>)
 8007cbc:	e000      	b.n	8007cc0 <testHeat+0x1c0>
 8007cbe:	4c49      	ldr	r4, [pc, #292]	; (8007de4 <testHeat+0x2e4>)
 8007cc0:	4b3e      	ldr	r3, [pc, #248]	; (8007dbc <testHeat+0x2bc>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f7f8 fc46 	bl	8000558 <__aeabi_f2d>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	460b      	mov	r3, r1
 8007cd0:	4621      	mov	r1, r4
 8007cd2:	4845      	ldr	r0, [pc, #276]	; (8007de8 <testHeat+0x2e8>)
 8007cd4:	f7fe f846 	bl	8005d64 <OLED_Printf>
				break;
 8007cd8:	e01d      	b.n	8007d16 <testHeat+0x216>
			case 2:
				HAL_GPIO_WritePin(Motor1_GPIO_Port, Motor1_Pin, (Motor1_GPIO_Port->ODR) & Motor1_Pin?0:1);
 8007cda:	4b3a      	ldr	r3, [pc, #232]	; (8007dc4 <testHeat+0x2c4>)
 8007cdc:	695b      	ldr	r3, [r3, #20]
 8007cde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	bf0c      	ite	eq
 8007ce6:	2301      	moveq	r3, #1
 8007ce8:	2300      	movne	r3, #0
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	461a      	mov	r2, r3
 8007cee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007cf2:	4834      	ldr	r0, [pc, #208]	; (8007dc4 <testHeat+0x2c4>)
 8007cf4:	f7fa fb3e 	bl	8002374 <HAL_GPIO_WritePin>
				OLED_Printf("/s$39/r%s\r\n", (Motor1_GPIO_Port->ODR) & Motor1_Pin?"OFF":"ON ");
 8007cf8:	4b32      	ldr	r3, [pc, #200]	; (8007dc4 <testHeat+0x2c4>)
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d001      	beq.n	8007d08 <testHeat+0x208>
 8007d04:	4b30      	ldr	r3, [pc, #192]	; (8007dc8 <testHeat+0x2c8>)
 8007d06:	e000      	b.n	8007d0a <testHeat+0x20a>
 8007d08:	4b30      	ldr	r3, [pc, #192]	; (8007dcc <testHeat+0x2cc>)
 8007d0a:	4619      	mov	r1, r3
 8007d0c:	4837      	ldr	r0, [pc, #220]	; (8007dec <testHeat+0x2ec>)
 8007d0e:	f7fe f829 	bl	8005d64 <OLED_Printf>
				break;
 8007d12:	e000      	b.n	8007d16 <testHeat+0x216>
			}
		}
 8007d14:	bf00      	nop
		float temp = tempTop->read(tempTop);
 8007d16:	4b36      	ldr	r3, [pc, #216]	; (8007df0 <testHeat+0x2f0>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	699b      	ldr	r3, [r3, #24]
 8007d1c:	4a34      	ldr	r2, [pc, #208]	; (8007df0 <testHeat+0x2f0>)
 8007d1e:	6812      	ldr	r2, [r2, #0]
 8007d20:	4610      	mov	r0, r2
 8007d22:	4798      	blx	r3
 8007d24:	ed87 0a01 	vstr	s0, [r7, #4]
		if(HAL_GetTick() - pTime > 50){
 8007d28:	f7fa f846 	bl	8001db8 <HAL_GetTick>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	2b32      	cmp	r3, #50	; 0x32
 8007d34:	d906      	bls.n	8007d44 <testHeat+0x244>
			pTime += 50;
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	3332      	adds	r3, #50	; 0x32
 8007d3a:	613b      	str	r3, [r7, #16]
			Switch_LED_Temperature(temp);
 8007d3c:	ed97 0a01 	vldr	s0, [r7, #4]
 8007d40:	f7fe fcf0 	bl	8006724 <Switch_LED_Temperature>
		}
		OLED_Printf("/s$19/y%3.2f  \r\n", temp);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f7f8 fc07 	bl	8000558 <__aeabi_f2d>
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	460b      	mov	r3, r1
 8007d4e:	4829      	ldr	r0, [pc, #164]	; (8007df4 <testHeat+0x2f4>)
 8007d50:	f7fe f808 	bl	8005d64 <OLED_Printf>
		OLED_Printf("/s$49/p%3.2f  \r\n", heaterTop->duty);
 8007d54:	4b19      	ldr	r3, [pc, #100]	; (8007dbc <testHeat+0x2bc>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68db      	ldr	r3, [r3, #12]
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7f8 fbfc 	bl	8000558 <__aeabi_f2d>
 8007d60:	4602      	mov	r2, r0
 8007d62:	460b      	mov	r3, r1
 8007d64:	4824      	ldr	r0, [pc, #144]	; (8007df8 <testHeat+0x2f8>)
 8007d66:	f7fd fffd 	bl	8005d64 <OLED_Printf>
		OLED_Printf("/s$59/p%s     \r\n", heaterStateStr[heaterTop->state]);
 8007d6a:	4b14      	ldr	r3, [pc, #80]	; (8007dbc <testHeat+0x2bc>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	4a22      	ldr	r2, [pc, #136]	; (8007dfc <testHeat+0x2fc>)
 8007d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d76:	4619      	mov	r1, r3
 8007d78:	4821      	ldr	r0, [pc, #132]	; (8007e00 <testHeat+0x300>)
 8007d7a:	f7fd fff3 	bl	8005d64 <OLED_Printf>
		OLED_Printf("/s$69/p%3.2f  \r\n", heaterTop->errorSum);
 8007d7e:	4b0f      	ldr	r3, [pc, #60]	; (8007dbc <testHeat+0x2bc>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	69db      	ldr	r3, [r3, #28]
 8007d84:	4618      	mov	r0, r3
 8007d86:	f7f8 fbe7 	bl	8000558 <__aeabi_f2d>
 8007d8a:	4602      	mov	r2, r0
 8007d8c:	460b      	mov	r3, r1
 8007d8e:	481d      	ldr	r0, [pc, #116]	; (8007e04 <testHeat+0x304>)
 8007d90:	f7fd ffe8 	bl	8005d64 <OLED_Printf>
	for(;;){
 8007d94:	e6fd      	b.n	8007b92 <testHeat+0x92>
		if(sw==SW_LEFT) break;
 8007d96:	bf00      	nop
	}
	heaterTop->stop(heaterTop);
 8007d98:	4b08      	ldr	r3, [pc, #32]	; (8007dbc <testHeat+0x2bc>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d9e:	4a07      	ldr	r2, [pc, #28]	; (8007dbc <testHeat+0x2bc>)
 8007da0:	6812      	ldr	r2, [r2, #0]
 8007da2:	4610      	mov	r0, r2
 8007da4:	4798      	blx	r3
}
 8007da6:	bf00      	nop
 8007da8:	371c      	adds	r7, #28
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd90      	pop	{r4, r7, pc}
 8007dae:	bf00      	nop
 8007db0:	00ffff00 	.word	0x00ffff00
 8007db4:	200002b8 	.word	0x200002b8
 8007db8:	0800b58c 	.word	0x0800b58c
 8007dbc:	200005c8 	.word	0x200005c8
 8007dc0:	0800b598 	.word	0x0800b598
 8007dc4:	40020000 	.word	0x40020000
 8007dc8:	0800b568 	.word	0x0800b568
 8007dcc:	0800b5ac 	.word	0x0800b5ac
 8007dd0:	0800b5b0 	.word	0x0800b5b0
 8007dd4:	00ff6600 	.word	0x00ff6600
 8007dd8:	40020800 	.word	0x40020800
 8007ddc:	0800b5bc 	.word	0x0800b5bc
 8007de0:	0800b5d0 	.word	0x0800b5d0
 8007de4:	0800b5d4 	.word	0x0800b5d4
 8007de8:	0800b5d8 	.word	0x0800b5d8
 8007dec:	0800b5ec 	.word	0x0800b5ec
 8007df0:	2000073c 	.word	0x2000073c
 8007df4:	0800b5f8 	.word	0x0800b5f8
 8007df8:	0800b60c 	.word	0x0800b60c
 8007dfc:	20000300 	.word	0x20000300
 8007e00:	0800b620 	.word	0x0800b620
 8007e04:	0800b634 	.word	0x0800b634

08007e08 <Heat>:
		{NULL, "/s/3/wConvect:", COLOR_SKY},
		{NULL, "/s/4/wdutyU:", COLOR_SKY},
		{NULL, "/s/5/wstateU:", COLOR_SKY},
		{NULL, "/s/6/wEsumU:", COLOR_SKY}
};
void Heat(graph_t * gr){//Graph        .
 8007e08:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007e0c:	b08e      	sub	sp, #56	; 0x38
 8007e0e:	af02      	add	r7, sp, #8
 8007e10:	6078      	str	r0, [r7, #4]
	OLED_Clear();
 8007e12:	f7fd fd49 	bl	80058a8 <OLED_Clear>
	OLED_MenuUI("< HEAT$0F>", 0xFF0000, 0x000000, testHeatList, 6, 0xFFFF00);
 8007e16:	4b6c      	ldr	r3, [pc, #432]	; (8007fc8 <Heat+0x1c0>)
 8007e18:	9301      	str	r3, [sp, #4]
 8007e1a:	2306      	movs	r3, #6
 8007e1c:	9300      	str	r3, [sp, #0]
 8007e1e:	4b6b      	ldr	r3, [pc, #428]	; (8007fcc <Heat+0x1c4>)
 8007e20:	2200      	movs	r2, #0
 8007e22:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8007e26:	486a      	ldr	r0, [pc, #424]	; (8007fd0 <Heat+0x1c8>)
 8007e28:	f7fe fb98 	bl	800655c <OLED_MenuUI>
	heaterTop -> target = gr->yData[0];
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	685a      	ldr	r2, [r3, #4]
 8007e30:	4b68      	ldr	r3, [pc, #416]	; (8007fd4 <Heat+0x1cc>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	6812      	ldr	r2, [r2, #0]
 8007e36:	611a      	str	r2, [r3, #16]
	OLED_Printf("/s$29/y%3.2f  \r\n", heaterTop->target);
 8007e38:	4b66      	ldr	r3, [pc, #408]	; (8007fd4 <Heat+0x1cc>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	691b      	ldr	r3, [r3, #16]
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7f8 fb8a 	bl	8000558 <__aeabi_f2d>
 8007e44:	4602      	mov	r2, r0
 8007e46:	460b      	mov	r3, r1
 8007e48:	4863      	ldr	r0, [pc, #396]	; (8007fd8 <Heat+0x1d0>)
 8007e4a:	f7fd ff8b 	bl	8005d64 <OLED_Printf>
	OLED_Printf("/s$39/y%s\r\n", (Motor1_GPIO_Port->ODR) & Motor1_Pin?"OFF":"ON ");
 8007e4e:	4b63      	ldr	r3, [pc, #396]	; (8007fdc <Heat+0x1d4>)
 8007e50:	695b      	ldr	r3, [r3, #20]
 8007e52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d001      	beq.n	8007e5e <Heat+0x56>
 8007e5a:	4b61      	ldr	r3, [pc, #388]	; (8007fe0 <Heat+0x1d8>)
 8007e5c:	e000      	b.n	8007e60 <Heat+0x58>
 8007e5e:	4b61      	ldr	r3, [pc, #388]	; (8007fe4 <Heat+0x1dc>)
 8007e60:	4619      	mov	r1, r3
 8007e62:	4861      	ldr	r0, [pc, #388]	; (8007fe8 <Heat+0x1e0>)
 8007e64:	f7fd ff7e 	bl	8005d64 <OLED_Printf>
	OLED_Cursor(2, 0xFF6600);
 8007e68:	4960      	ldr	r1, [pc, #384]	; (8007fec <Heat+0x1e4>)
 8007e6a:	2002      	movs	r0, #2
 8007e6c:	f7fe fbc2 	bl	80065f4 <OLED_Cursor>
	int idx = 0;
 8007e70:	2300      	movs	r3, #0
 8007e72:	62fb      	str	r3, [r7, #44]	; 0x2c
	float interval = (gr->xData[idx + 1] - gr->xData[idx]) * 60000.00;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	4413      	add	r3, r2
 8007e80:	ed93 7a00 	vldr	s14, [r3]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	4413      	add	r3, r2
 8007e8e:	edd3 7a00 	vldr	s15, [r3]
 8007e92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e96:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8007ff0 <Heat+0x1e8>
 8007e9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e9e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float target1 = gr->yData[idx];
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	685a      	ldr	r2, [r3, #4]
 8007ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	4413      	add	r3, r2
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	627b      	str	r3, [r7, #36]	; 0x24
	float target2 = gr->yData[idx + 1];
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	685a      	ldr	r2, [r3, #4]
 8007eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	4413      	add	r3, r2
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	623b      	str	r3, [r7, #32]
	heaterTop->start(heaterTop);
 8007ec0:	4b44      	ldr	r3, [pc, #272]	; (8007fd4 <Heat+0x1cc>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec6:	4a43      	ldr	r2, [pc, #268]	; (8007fd4 <Heat+0x1cc>)
 8007ec8:	6812      	ldr	r2, [r2, #0]
 8007eca:	4610      	mov	r0, r2
 8007ecc:	4798      	blx	r3
	HAL_Delay(500);
 8007ece:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007ed2:	f7f9 ff7d 	bl	8001dd0 <HAL_Delay>
	heaterTop -> target = target1;
 8007ed6:	4b3f      	ldr	r3, [pc, #252]	; (8007fd4 <Heat+0x1cc>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007edc:	611a      	str	r2, [r3, #16]
	HAL_GPIO_WritePin(Motor1_GPIO_Port, Motor1_Pin, GPIO_PIN_SET);	// Convection  
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007ee4:	483d      	ldr	r0, [pc, #244]	; (8007fdc <Heat+0x1d4>)
 8007ee6:	f7fa fa45 	bl	8002374 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DCFAN_GPIO_Port, DCFAN_Pin, GPIO_PIN_SET);	//  
 8007eea:	2201      	movs	r2, #1
 8007eec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007ef0:	4840      	ldr	r0, [pc, #256]	; (8007ff4 <Heat+0x1ec>)
 8007ef2:	f7fa fa3f 	bl	8002374 <HAL_GPIO_WritePin>
	uint32_t heatTime = HAL_GetTick();
 8007ef6:	f7f9 ff5f 	bl	8001db8 <HAL_GetTick>
 8007efa:	6138      	str	r0, [r7, #16]
	uint32_t pTime = HAL_GetTick();
 8007efc:	f7f9 ff5c 	bl	8001db8 <HAL_GetTick>
 8007f00:	61f8      	str	r0, [r7, #28]
	uint32_t gTime = HAL_GetTick();
 8007f02:	f7f9 ff59 	bl	8001db8 <HAL_GetTick>
 8007f06:	61b8      	str	r0, [r7, #24]
	uint32_t graphmode = 0;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	617b      	str	r3, [r7, #20]
	for(;;){
		uint16_t sw = Switch_Read();
 8007f0c:	f7fe fcc8 	bl	80068a0 <Switch_Read>
 8007f10:	4603      	mov	r3, r0
 8007f12:	81fb      	strh	r3, [r7, #14]
		if(sw==SW_LEFT) break;
 8007f14:	89fb      	ldrh	r3, [r7, #14]
 8007f16:	2b10      	cmp	r3, #16
 8007f18:	f000 8249 	beq.w	80083ae <Heat+0x5a6>
		else if(sw == SW_ENTER && !graphmode){
 8007f1c:	89fb      	ldrh	r3, [r7, #14]
 8007f1e:	2b04      	cmp	r3, #4
 8007f20:	d11f      	bne.n	8007f62 <Heat+0x15a>
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d11c      	bne.n	8007f62 <Heat+0x15a>
			HAL_GPIO_WritePin(Motor1_GPIO_Port, Motor1_Pin, (Motor1_GPIO_Port->ODR) & Motor1_Pin?0:1);
 8007f28:	4b2c      	ldr	r3, [pc, #176]	; (8007fdc <Heat+0x1d4>)
 8007f2a:	695b      	ldr	r3, [r3, #20]
 8007f2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	bf0c      	ite	eq
 8007f34:	2301      	moveq	r3, #1
 8007f36:	2300      	movne	r3, #0
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007f40:	4826      	ldr	r0, [pc, #152]	; (8007fdc <Heat+0x1d4>)
 8007f42:	f7fa fa17 	bl	8002374 <HAL_GPIO_WritePin>
			OLED_Printf("/s$39/y%s\r\n", (Motor1_GPIO_Port->ODR) & Motor1_Pin?"OFF":"ON ");
 8007f46:	4b25      	ldr	r3, [pc, #148]	; (8007fdc <Heat+0x1d4>)
 8007f48:	695b      	ldr	r3, [r3, #20]
 8007f4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d001      	beq.n	8007f56 <Heat+0x14e>
 8007f52:	4b23      	ldr	r3, [pc, #140]	; (8007fe0 <Heat+0x1d8>)
 8007f54:	e000      	b.n	8007f58 <Heat+0x150>
 8007f56:	4b23      	ldr	r3, [pc, #140]	; (8007fe4 <Heat+0x1dc>)
 8007f58:	4619      	mov	r1, r3
 8007f5a:	4823      	ldr	r0, [pc, #140]	; (8007fe8 <Heat+0x1e0>)
 8007f5c:	f7fd ff02 	bl	8005d64 <OLED_Printf>
 8007f60:	e053      	b.n	800800a <Heat+0x202>
		}
		else if(sw == SW_RIGHT){
 8007f62:	89fb      	ldrh	r3, [r7, #14]
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d150      	bne.n	800800a <Heat+0x202>
			graphmode = !graphmode;
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	bf0c      	ite	eq
 8007f6e:	2301      	moveq	r3, #1
 8007f70:	2300      	movne	r3, #0
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	617b      	str	r3, [r7, #20]
			OLED_Clear();
 8007f76:	f7fd fc97 	bl	80058a8 <OLED_Clear>
			gTime = HAL_GetTick();
 8007f7a:	f7f9 ff1d 	bl	8001db8 <HAL_GetTick>
 8007f7e:	61b8      	str	r0, [r7, #24]
			if(!graphmode){
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d141      	bne.n	800800a <Heat+0x202>
				OLED_Clear();
 8007f86:	f7fd fc8f 	bl	80058a8 <OLED_Clear>
				OLED_MenuUI("< HEAT$0F>", 0xFF0000, 0x000000, testHeatList, 6, 0xFFFF00);
 8007f8a:	4b0f      	ldr	r3, [pc, #60]	; (8007fc8 <Heat+0x1c0>)
 8007f8c:	9301      	str	r3, [sp, #4]
 8007f8e:	2306      	movs	r3, #6
 8007f90:	9300      	str	r3, [sp, #0]
 8007f92:	4b0e      	ldr	r3, [pc, #56]	; (8007fcc <Heat+0x1c4>)
 8007f94:	2200      	movs	r2, #0
 8007f96:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8007f9a:	480d      	ldr	r0, [pc, #52]	; (8007fd0 <Heat+0x1c8>)
 8007f9c:	f7fe fade 	bl	800655c <OLED_MenuUI>
				OLED_Printf("/s$29/y%3.2f  \r\n", heaterTop->target);
 8007fa0:	4b0c      	ldr	r3, [pc, #48]	; (8007fd4 <Heat+0x1cc>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	691b      	ldr	r3, [r3, #16]
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f7f8 fad6 	bl	8000558 <__aeabi_f2d>
 8007fac:	4602      	mov	r2, r0
 8007fae:	460b      	mov	r3, r1
 8007fb0:	4809      	ldr	r0, [pc, #36]	; (8007fd8 <Heat+0x1d0>)
 8007fb2:	f7fd fed7 	bl	8005d64 <OLED_Printf>
				OLED_Printf("/s$39/y%s\r\n", (Motor1_GPIO_Port->ODR) & Motor1_Pin?"OFF":"ON ");
 8007fb6:	4b09      	ldr	r3, [pc, #36]	; (8007fdc <Heat+0x1d4>)
 8007fb8:	695b      	ldr	r3, [r3, #20]
 8007fba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d01a      	beq.n	8007ff8 <Heat+0x1f0>
 8007fc2:	4b07      	ldr	r3, [pc, #28]	; (8007fe0 <Heat+0x1d8>)
 8007fc4:	e019      	b.n	8007ffa <Heat+0x1f2>
 8007fc6:	bf00      	nop
 8007fc8:	00ffff00 	.word	0x00ffff00
 8007fcc:	200002b8 	.word	0x200002b8
 8007fd0:	0800b648 	.word	0x0800b648
 8007fd4:	200005c8 	.word	0x200005c8
 8007fd8:	0800b598 	.word	0x0800b598
 8007fdc:	40020000 	.word	0x40020000
 8007fe0:	0800b568 	.word	0x0800b568
 8007fe4:	0800b5ac 	.word	0x0800b5ac
 8007fe8:	0800b5b0 	.word	0x0800b5b0
 8007fec:	00ff6600 	.word	0x00ff6600
 8007ff0:	476a6000 	.word	0x476a6000
 8007ff4:	40020800 	.word	0x40020800
 8007ff8:	4bb5      	ldr	r3, [pc, #724]	; (80082d0 <Heat+0x4c8>)
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	48b5      	ldr	r0, [pc, #724]	; (80082d4 <Heat+0x4cc>)
 8007ffe:	f7fd feb1 	bl	8005d64 <OLED_Printf>
				OLED_Cursor(2, 0xFF6600);
 8008002:	49b5      	ldr	r1, [pc, #724]	; (80082d8 <Heat+0x4d0>)
 8008004:	2002      	movs	r0, #2
 8008006:	f7fe faf5 	bl	80065f4 <OLED_Cursor>
			}
		}

		float temp = tempTop->read(tempTop);
 800800a:	4bb4      	ldr	r3, [pc, #720]	; (80082dc <Heat+0x4d4>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	699b      	ldr	r3, [r3, #24]
 8008010:	4ab2      	ldr	r2, [pc, #712]	; (80082dc <Heat+0x4d4>)
 8008012:	6812      	ldr	r2, [r2, #0]
 8008014:	4610      	mov	r0, r2
 8008016:	4798      	blx	r3
 8008018:	ed87 0a02 	vstr	s0, [r7, #8]
		if(HAL_GetTick() - heatTime > (uint32_t)(gr->xData[idx + 1] * 60000.0) && idx < gr->count - 2){
 800801c:	f7f9 fecc 	bl	8001db8 <HAL_GetTick>
 8008020:	4602      	mov	r2, r0
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	1ad4      	subs	r4, r2, r3
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800802c:	3301      	adds	r3, #1
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	4413      	add	r3, r2
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4618      	mov	r0, r3
 8008036:	f7f8 fa8f 	bl	8000558 <__aeabi_f2d>
 800803a:	a3a3      	add	r3, pc, #652	; (adr r3, 80082c8 <Heat+0x4c0>)
 800803c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008040:	f7f8 fae2 	bl	8000608 <__aeabi_dmul>
 8008044:	4602      	mov	r2, r0
 8008046:	460b      	mov	r3, r1
 8008048:	4610      	mov	r0, r2
 800804a:	4619      	mov	r1, r3
 800804c:	f7f8 fdb4 	bl	8000bb8 <__aeabi_d2uiz>
 8008050:	4603      	mov	r3, r0
 8008052:	429c      	cmp	r4, r3
 8008054:	d92e      	bls.n	80080b4 <Heat+0x2ac>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	891b      	ldrh	r3, [r3, #8]
 800805a:	3b02      	subs	r3, #2
 800805c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800805e:	429a      	cmp	r2, r3
 8008060:	da28      	bge.n	80080b4 <Heat+0x2ac>
			idx++;
 8008062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008064:	3301      	adds	r3, #1
 8008066:	62fb      	str	r3, [r7, #44]	; 0x2c
			interval = (gr->xData[idx + 1] - gr->xData[idx]) * 60000.00;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800806e:	3301      	adds	r3, #1
 8008070:	009b      	lsls	r3, r3, #2
 8008072:	4413      	add	r3, r2
 8008074:	ed93 7a00 	vldr	s14, [r3]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	4413      	add	r3, r2
 8008082:	edd3 7a00 	vldr	s15, [r3]
 8008086:	ee77 7a67 	vsub.f32	s15, s14, s15
 800808a:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 8008300 <Heat+0x4f8>
 800808e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008092:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
			target1 = gr->yData[idx];
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	685a      	ldr	r2, [r3, #4]
 800809a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	4413      	add	r3, r2
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	627b      	str	r3, [r7, #36]	; 0x24
			target2 = gr->yData[idx + 1];
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	685a      	ldr	r2, [r3, #4]
 80080a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080aa:	3301      	adds	r3, #1
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	4413      	add	r3, r2
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	623b      	str	r3, [r7, #32]
		}
		if(HAL_GetTick() - pTime > 100){
 80080b4:	f7f9 fe80 	bl	8001db8 <HAL_GetTick>
 80080b8:	4602      	mov	r2, r0
 80080ba:	69fb      	ldr	r3, [r7, #28]
 80080bc:	1ad3      	subs	r3, r2, r3
 80080be:	2b64      	cmp	r3, #100	; 0x64
 80080c0:	f240 8120 	bls.w	8008304 <Heat+0x4fc>
			pTime += 100;
 80080c4:	69fb      	ldr	r3, [r7, #28]
 80080c6:	3364      	adds	r3, #100	; 0x64
 80080c8:	61fb      	str	r3, [r7, #28]
			Switch_LED_Temperature(temp);
 80080ca:	ed97 0a02 	vldr	s0, [r7, #8]
 80080ce:	f7fe fb29 	bl	8006724 <Switch_LED_Temperature>
			//    2     .
			if(heaterTop->target < target2){
 80080d2:	4b83      	ldr	r3, [pc, #524]	; (80082e0 <Heat+0x4d8>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	edd3 7a04 	vldr	s15, [r3, #16]
 80080da:	ed97 7a08 	vldr	s14, [r7, #32]
 80080de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80080e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080e6:	dd55      	ble.n	8008194 <Heat+0x38c>
				heaterTop->target += 200.0 * ((target2 - target1) > 0? (target2 - target1) : (target1 - target2)) / interval;
 80080e8:	4b7d      	ldr	r3, [pc, #500]	; (80082e0 <Heat+0x4d8>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	4618      	mov	r0, r3
 80080f0:	f7f8 fa32 	bl	8000558 <__aeabi_f2d>
 80080f4:	4604      	mov	r4, r0
 80080f6:	460d      	mov	r5, r1
 80080f8:	ed97 7a08 	vldr	s14, [r7, #32]
 80080fc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008104:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800810c:	dd06      	ble.n	800811c <Heat+0x314>
 800810e:	ed97 7a08 	vldr	s14, [r7, #32]
 8008112:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008116:	ee77 7a67 	vsub.f32	s15, s14, s15
 800811a:	e005      	b.n	8008128 <Heat+0x320>
 800811c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008120:	edd7 7a08 	vldr	s15, [r7, #32]
 8008124:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008128:	ee17 0a90 	vmov	r0, s15
 800812c:	f7f8 fa14 	bl	8000558 <__aeabi_f2d>
 8008130:	f04f 0200 	mov.w	r2, #0
 8008134:	4b6b      	ldr	r3, [pc, #428]	; (80082e4 <Heat+0x4dc>)
 8008136:	f7f8 fa67 	bl	8000608 <__aeabi_dmul>
 800813a:	4602      	mov	r2, r0
 800813c:	460b      	mov	r3, r1
 800813e:	4690      	mov	r8, r2
 8008140:	4699      	mov	r9, r3
 8008142:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008144:	f7f8 fa08 	bl	8000558 <__aeabi_f2d>
 8008148:	4602      	mov	r2, r0
 800814a:	460b      	mov	r3, r1
 800814c:	4640      	mov	r0, r8
 800814e:	4649      	mov	r1, r9
 8008150:	f7f8 fb84 	bl	800085c <__aeabi_ddiv>
 8008154:	4602      	mov	r2, r0
 8008156:	460b      	mov	r3, r1
 8008158:	4620      	mov	r0, r4
 800815a:	4629      	mov	r1, r5
 800815c:	f7f8 f89e 	bl	800029c <__adddf3>
 8008160:	4602      	mov	r2, r0
 8008162:	460b      	mov	r3, r1
 8008164:	495e      	ldr	r1, [pc, #376]	; (80082e0 <Heat+0x4d8>)
 8008166:	680c      	ldr	r4, [r1, #0]
 8008168:	4610      	mov	r0, r2
 800816a:	4619      	mov	r1, r3
 800816c:	f7f8 fd44 	bl	8000bf8 <__aeabi_d2f>
 8008170:	4603      	mov	r3, r0
 8008172:	6123      	str	r3, [r4, #16]
				if(heaterTop -> target > target2){
 8008174:	4b5a      	ldr	r3, [pc, #360]	; (80082e0 <Heat+0x4d8>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	edd3 7a04 	vldr	s15, [r3, #16]
 800817c:	ed97 7a08 	vldr	s14, [r7, #32]
 8008180:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008188:	d564      	bpl.n	8008254 <Heat+0x44c>
					heaterTop->target = target2;
 800818a:	4b55      	ldr	r3, [pc, #340]	; (80082e0 <Heat+0x4d8>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	6a3a      	ldr	r2, [r7, #32]
 8008190:	611a      	str	r2, [r3, #16]
 8008192:	e05f      	b.n	8008254 <Heat+0x44c>
				}
			}
			else if(heaterTop->target > target2){
 8008194:	4b52      	ldr	r3, [pc, #328]	; (80082e0 <Heat+0x4d8>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	edd3 7a04 	vldr	s15, [r3, #16]
 800819c:	ed97 7a08 	vldr	s14, [r7, #32]
 80081a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80081a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081a8:	d554      	bpl.n	8008254 <Heat+0x44c>
				heaterTop->target -= 200.0 * ((target2 - target1) > 0? (target2 - target1) : (target1 - target2)) / interval;
 80081aa:	4b4d      	ldr	r3, [pc, #308]	; (80082e0 <Heat+0x4d8>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	691b      	ldr	r3, [r3, #16]
 80081b0:	4618      	mov	r0, r3
 80081b2:	f7f8 f9d1 	bl	8000558 <__aeabi_f2d>
 80081b6:	4604      	mov	r4, r0
 80081b8:	460d      	mov	r5, r1
 80081ba:	ed97 7a08 	vldr	s14, [r7, #32]
 80081be:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80081c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80081c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80081ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081ce:	dd06      	ble.n	80081de <Heat+0x3d6>
 80081d0:	ed97 7a08 	vldr	s14, [r7, #32]
 80081d4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80081d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80081dc:	e005      	b.n	80081ea <Heat+0x3e2>
 80081de:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80081e2:	edd7 7a08 	vldr	s15, [r7, #32]
 80081e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80081ea:	ee17 0a90 	vmov	r0, s15
 80081ee:	f7f8 f9b3 	bl	8000558 <__aeabi_f2d>
 80081f2:	f04f 0200 	mov.w	r2, #0
 80081f6:	4b3b      	ldr	r3, [pc, #236]	; (80082e4 <Heat+0x4dc>)
 80081f8:	f7f8 fa06 	bl	8000608 <__aeabi_dmul>
 80081fc:	4602      	mov	r2, r0
 80081fe:	460b      	mov	r3, r1
 8008200:	4690      	mov	r8, r2
 8008202:	4699      	mov	r9, r3
 8008204:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008206:	f7f8 f9a7 	bl	8000558 <__aeabi_f2d>
 800820a:	4602      	mov	r2, r0
 800820c:	460b      	mov	r3, r1
 800820e:	4640      	mov	r0, r8
 8008210:	4649      	mov	r1, r9
 8008212:	f7f8 fb23 	bl	800085c <__aeabi_ddiv>
 8008216:	4602      	mov	r2, r0
 8008218:	460b      	mov	r3, r1
 800821a:	4620      	mov	r0, r4
 800821c:	4629      	mov	r1, r5
 800821e:	f7f8 f83b 	bl	8000298 <__aeabi_dsub>
 8008222:	4602      	mov	r2, r0
 8008224:	460b      	mov	r3, r1
 8008226:	492e      	ldr	r1, [pc, #184]	; (80082e0 <Heat+0x4d8>)
 8008228:	680c      	ldr	r4, [r1, #0]
 800822a:	4610      	mov	r0, r2
 800822c:	4619      	mov	r1, r3
 800822e:	f7f8 fce3 	bl	8000bf8 <__aeabi_d2f>
 8008232:	4603      	mov	r3, r0
 8008234:	6123      	str	r3, [r4, #16]
				if(heaterTop -> target < target2){
 8008236:	4b2a      	ldr	r3, [pc, #168]	; (80082e0 <Heat+0x4d8>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	edd3 7a04 	vldr	s15, [r3, #16]
 800823e:	ed97 7a08 	vldr	s14, [r7, #32]
 8008242:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800824a:	dd03      	ble.n	8008254 <Heat+0x44c>
					heaterTop->target = target2;
 800824c:	4b24      	ldr	r3, [pc, #144]	; (80082e0 <Heat+0x4d8>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	6a3a      	ldr	r2, [r7, #32]
 8008252:	611a      	str	r2, [r3, #16]
				}
			}
			if(!graphmode){
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	2b00      	cmp	r3, #0
 8008258:	f47f ae58 	bne.w	8007f0c <Heat+0x104>
				OLED_Printf("/s$29/y%3.2f  \r\n", heaterTop->target);
 800825c:	4b20      	ldr	r3, [pc, #128]	; (80082e0 <Heat+0x4d8>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	691b      	ldr	r3, [r3, #16]
 8008262:	4618      	mov	r0, r3
 8008264:	f7f8 f978 	bl	8000558 <__aeabi_f2d>
 8008268:	4602      	mov	r2, r0
 800826a:	460b      	mov	r3, r1
 800826c:	481e      	ldr	r0, [pc, #120]	; (80082e8 <Heat+0x4e0>)
 800826e:	f7fd fd79 	bl	8005d64 <OLED_Printf>
				OLED_Printf("/s$19/y%3.2f  \r\n", temp);
 8008272:	68b8      	ldr	r0, [r7, #8]
 8008274:	f7f8 f970 	bl	8000558 <__aeabi_f2d>
 8008278:	4602      	mov	r2, r0
 800827a:	460b      	mov	r3, r1
 800827c:	481b      	ldr	r0, [pc, #108]	; (80082ec <Heat+0x4e4>)
 800827e:	f7fd fd71 	bl	8005d64 <OLED_Printf>
				OLED_Printf("/s$49/p%3.2f  \r\n", heaterTop->duty);
 8008282:	4b17      	ldr	r3, [pc, #92]	; (80082e0 <Heat+0x4d8>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	4618      	mov	r0, r3
 800828a:	f7f8 f965 	bl	8000558 <__aeabi_f2d>
 800828e:	4602      	mov	r2, r0
 8008290:	460b      	mov	r3, r1
 8008292:	4817      	ldr	r0, [pc, #92]	; (80082f0 <Heat+0x4e8>)
 8008294:	f7fd fd66 	bl	8005d64 <OLED_Printf>
				OLED_Printf("/s$59/p%s     \r\n", heaterStateStr[heaterTop->state]);
 8008298:	4b11      	ldr	r3, [pc, #68]	; (80082e0 <Heat+0x4d8>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	4a15      	ldr	r2, [pc, #84]	; (80082f4 <Heat+0x4ec>)
 80082a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80082a4:	4619      	mov	r1, r3
 80082a6:	4814      	ldr	r0, [pc, #80]	; (80082f8 <Heat+0x4f0>)
 80082a8:	f7fd fd5c 	bl	8005d64 <OLED_Printf>
				OLED_Printf("/s$69/p%3.2f  \r\n", heaterTop->errorSum);
 80082ac:	4b0c      	ldr	r3, [pc, #48]	; (80082e0 <Heat+0x4d8>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	69db      	ldr	r3, [r3, #28]
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7f8 f950 	bl	8000558 <__aeabi_f2d>
 80082b8:	4602      	mov	r2, r0
 80082ba:	460b      	mov	r3, r1
 80082bc:	480f      	ldr	r0, [pc, #60]	; (80082fc <Heat+0x4f4>)
 80082be:	f7fd fd51 	bl	8005d64 <OLED_Printf>
 80082c2:	e623      	b.n	8007f0c <Heat+0x104>
 80082c4:	f3af 8000 	nop.w
 80082c8:	00000000 	.word	0x00000000
 80082cc:	40ed4c00 	.word	0x40ed4c00
 80082d0:	0800b5ac 	.word	0x0800b5ac
 80082d4:	0800b5b0 	.word	0x0800b5b0
 80082d8:	00ff6600 	.word	0x00ff6600
 80082dc:	2000073c 	.word	0x2000073c
 80082e0:	200005c8 	.word	0x200005c8
 80082e4:	40690000 	.word	0x40690000
 80082e8:	0800b598 	.word	0x0800b598
 80082ec:	0800b5f8 	.word	0x0800b5f8
 80082f0:	0800b60c 	.word	0x0800b60c
 80082f4:	20000300 	.word	0x20000300
 80082f8:	0800b620 	.word	0x0800b620
 80082fc:	0800b634 	.word	0x0800b634
 8008300:	476a6000 	.word	0x476a6000
			}
		}
		else if(graphmode){
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	2b00      	cmp	r3, #0
 8008308:	f43f ae00 	beq.w	8007f0c <Heat+0x104>
			if(HAL_GetTick() - gTime > 500){
 800830c:	f7f9 fd54 	bl	8001db8 <HAL_GetTick>
 8008310:	4602      	mov	r2, r0
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	1ad3      	subs	r3, r2, r3
 8008316:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800831a:	d925      	bls.n	8008368 <Heat+0x560>
				gTime += 500;
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008322:	61bb      	str	r3, [r7, #24]
				OLED_Clear();
 8008324:	f7fd fac0 	bl	80058a8 <OLED_Clear>
				gr ->Print(gr, 0xFF0000);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	695b      	ldr	r3, [r3, #20]
 800832c:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	4798      	blx	r3
				Graph_PrintPoint(gr, (float) (HAL_GetTick() - heatTime) / 60000.0f, heaterTop->target, 0x00FF00);
 8008334:	f7f9 fd40 	bl	8001db8 <HAL_GetTick>
 8008338:	4602      	mov	r2, r0
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	1ad3      	subs	r3, r2, r3
 800833e:	ee07 3a90 	vmov	s15, r3
 8008342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008346:	ed5f 6a12 	vldr	s13, [pc, #-72]	; 8008300 <Heat+0x4f8>
 800834a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800834e:	4b1e      	ldr	r3, [pc, #120]	; (80083c8 <Heat+0x5c0>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	edd3 7a04 	vldr	s15, [r3, #16]
 8008356:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 800835a:	eef0 0a67 	vmov.f32	s1, s15
 800835e:	eeb0 0a47 	vmov.f32	s0, s14
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f7fc fe44 	bl	8004ff0 <Graph_PrintPoint>
			}

			OLED_Line(0, 53, 95, 53, 0xFFFF00);
 8008368:	4b18      	ldr	r3, [pc, #96]	; (80083cc <Heat+0x5c4>)
 800836a:	9300      	str	r3, [sp, #0]
 800836c:	2335      	movs	r3, #53	; 0x35
 800836e:	225f      	movs	r2, #95	; 0x5f
 8008370:	2135      	movs	r1, #53	; 0x35
 8008372:	2000      	movs	r0, #0
 8008374:	f7fe f8a8 	bl	80064c8 <OLED_Line>
			OLED_Printf("/s$60/g%d:$64/y%d/$68/r%d[\'c]", (HAL_GetTick() - heatTime) / 60000, (int)temp, (int)heaterTop->target);
 8008378:	f7f9 fd1e 	bl	8001db8 <HAL_GetTick>
 800837c:	4602      	mov	r2, r0
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	1ad3      	subs	r3, r2, r3
 8008382:	4a13      	ldr	r2, [pc, #76]	; (80083d0 <Heat+0x5c8>)
 8008384:	fba2 2303 	umull	r2, r3, r2, r3
 8008388:	0b99      	lsrs	r1, r3, #14
 800838a:	edd7 7a02 	vldr	s15, [r7, #8]
 800838e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008392:	4b0d      	ldr	r3, [pc, #52]	; (80083c8 <Heat+0x5c0>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	edd3 7a04 	vldr	s15, [r3, #16]
 800839a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800839e:	ee17 3a90 	vmov	r3, s15
 80083a2:	ee17 2a10 	vmov	r2, s14
 80083a6:	480b      	ldr	r0, [pc, #44]	; (80083d4 <Heat+0x5cc>)
 80083a8:	f7fd fcdc 	bl	8005d64 <OLED_Printf>
	for(;;){
 80083ac:	e5ae      	b.n	8007f0c <Heat+0x104>
		if(sw==SW_LEFT) break;
 80083ae:	bf00      	nop
		}
	}
	heaterTop->stop(heaterTop);
 80083b0:	4b05      	ldr	r3, [pc, #20]	; (80083c8 <Heat+0x5c0>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b6:	4a04      	ldr	r2, [pc, #16]	; (80083c8 <Heat+0x5c0>)
 80083b8:	6812      	ldr	r2, [r2, #0]
 80083ba:	4610      	mov	r0, r2
 80083bc:	4798      	blx	r3
}
 80083be:	bf00      	nop
 80083c0:	3730      	adds	r7, #48	; 0x30
 80083c2:	46bd      	mov	sp, r7
 80083c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80083c8:	200005c8 	.word	0x200005c8
 80083cc:	00ffff00 	.word	0x00ffff00
 80083d0:	45e7b273 	.word	0x45e7b273
 80083d4:	0800b654 	.word	0x0800b654

080083d8 <calloc>:
 80083d8:	4b02      	ldr	r3, [pc, #8]	; (80083e4 <calloc+0xc>)
 80083da:	460a      	mov	r2, r1
 80083dc:	4601      	mov	r1, r0
 80083de:	6818      	ldr	r0, [r3, #0]
 80083e0:	f000 b844 	b.w	800846c <_calloc_r>
 80083e4:	20000310 	.word	0x20000310

080083e8 <__errno>:
 80083e8:	4b01      	ldr	r3, [pc, #4]	; (80083f0 <__errno+0x8>)
 80083ea:	6818      	ldr	r0, [r3, #0]
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	20000310 	.word	0x20000310

080083f4 <__libc_init_array>:
 80083f4:	b570      	push	{r4, r5, r6, lr}
 80083f6:	4d0d      	ldr	r5, [pc, #52]	; (800842c <__libc_init_array+0x38>)
 80083f8:	4c0d      	ldr	r4, [pc, #52]	; (8008430 <__libc_init_array+0x3c>)
 80083fa:	1b64      	subs	r4, r4, r5
 80083fc:	10a4      	asrs	r4, r4, #2
 80083fe:	2600      	movs	r6, #0
 8008400:	42a6      	cmp	r6, r4
 8008402:	d109      	bne.n	8008418 <__libc_init_array+0x24>
 8008404:	4d0b      	ldr	r5, [pc, #44]	; (8008434 <__libc_init_array+0x40>)
 8008406:	4c0c      	ldr	r4, [pc, #48]	; (8008438 <__libc_init_array+0x44>)
 8008408:	f002 ff4e 	bl	800b2a8 <_init>
 800840c:	1b64      	subs	r4, r4, r5
 800840e:	10a4      	asrs	r4, r4, #2
 8008410:	2600      	movs	r6, #0
 8008412:	42a6      	cmp	r6, r4
 8008414:	d105      	bne.n	8008422 <__libc_init_array+0x2e>
 8008416:	bd70      	pop	{r4, r5, r6, pc}
 8008418:	f855 3b04 	ldr.w	r3, [r5], #4
 800841c:	4798      	blx	r3
 800841e:	3601      	adds	r6, #1
 8008420:	e7ee      	b.n	8008400 <__libc_init_array+0xc>
 8008422:	f855 3b04 	ldr.w	r3, [r5], #4
 8008426:	4798      	blx	r3
 8008428:	3601      	adds	r6, #1
 800842a:	e7f2      	b.n	8008412 <__libc_init_array+0x1e>
 800842c:	0800ba74 	.word	0x0800ba74
 8008430:	0800ba74 	.word	0x0800ba74
 8008434:	0800ba74 	.word	0x0800ba74
 8008438:	0800ba78 	.word	0x0800ba78

0800843c <malloc>:
 800843c:	4b02      	ldr	r3, [pc, #8]	; (8008448 <malloc+0xc>)
 800843e:	4601      	mov	r1, r0
 8008440:	6818      	ldr	r0, [r3, #0]
 8008442:	f000 b873 	b.w	800852c <_malloc_r>
 8008446:	bf00      	nop
 8008448:	20000310 	.word	0x20000310

0800844c <free>:
 800844c:	4b02      	ldr	r3, [pc, #8]	; (8008458 <free+0xc>)
 800844e:	4601      	mov	r1, r0
 8008450:	6818      	ldr	r0, [r3, #0]
 8008452:	f000 b81b 	b.w	800848c <_free_r>
 8008456:	bf00      	nop
 8008458:	20000310 	.word	0x20000310

0800845c <memset>:
 800845c:	4402      	add	r2, r0
 800845e:	4603      	mov	r3, r0
 8008460:	4293      	cmp	r3, r2
 8008462:	d100      	bne.n	8008466 <memset+0xa>
 8008464:	4770      	bx	lr
 8008466:	f803 1b01 	strb.w	r1, [r3], #1
 800846a:	e7f9      	b.n	8008460 <memset+0x4>

0800846c <_calloc_r>:
 800846c:	b513      	push	{r0, r1, r4, lr}
 800846e:	434a      	muls	r2, r1
 8008470:	4611      	mov	r1, r2
 8008472:	9201      	str	r2, [sp, #4]
 8008474:	f000 f85a 	bl	800852c <_malloc_r>
 8008478:	4604      	mov	r4, r0
 800847a:	b118      	cbz	r0, 8008484 <_calloc_r+0x18>
 800847c:	9a01      	ldr	r2, [sp, #4]
 800847e:	2100      	movs	r1, #0
 8008480:	f7ff ffec 	bl	800845c <memset>
 8008484:	4620      	mov	r0, r4
 8008486:	b002      	add	sp, #8
 8008488:	bd10      	pop	{r4, pc}
	...

0800848c <_free_r>:
 800848c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800848e:	2900      	cmp	r1, #0
 8008490:	d048      	beq.n	8008524 <_free_r+0x98>
 8008492:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008496:	9001      	str	r0, [sp, #4]
 8008498:	2b00      	cmp	r3, #0
 800849a:	f1a1 0404 	sub.w	r4, r1, #4
 800849e:	bfb8      	it	lt
 80084a0:	18e4      	addlt	r4, r4, r3
 80084a2:	f001 ff33 	bl	800a30c <__malloc_lock>
 80084a6:	4a20      	ldr	r2, [pc, #128]	; (8008528 <_free_r+0x9c>)
 80084a8:	9801      	ldr	r0, [sp, #4]
 80084aa:	6813      	ldr	r3, [r2, #0]
 80084ac:	4615      	mov	r5, r2
 80084ae:	b933      	cbnz	r3, 80084be <_free_r+0x32>
 80084b0:	6063      	str	r3, [r4, #4]
 80084b2:	6014      	str	r4, [r2, #0]
 80084b4:	b003      	add	sp, #12
 80084b6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084ba:	f001 bf2d 	b.w	800a318 <__malloc_unlock>
 80084be:	42a3      	cmp	r3, r4
 80084c0:	d90b      	bls.n	80084da <_free_r+0x4e>
 80084c2:	6821      	ldr	r1, [r4, #0]
 80084c4:	1862      	adds	r2, r4, r1
 80084c6:	4293      	cmp	r3, r2
 80084c8:	bf04      	itt	eq
 80084ca:	681a      	ldreq	r2, [r3, #0]
 80084cc:	685b      	ldreq	r3, [r3, #4]
 80084ce:	6063      	str	r3, [r4, #4]
 80084d0:	bf04      	itt	eq
 80084d2:	1852      	addeq	r2, r2, r1
 80084d4:	6022      	streq	r2, [r4, #0]
 80084d6:	602c      	str	r4, [r5, #0]
 80084d8:	e7ec      	b.n	80084b4 <_free_r+0x28>
 80084da:	461a      	mov	r2, r3
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	b10b      	cbz	r3, 80084e4 <_free_r+0x58>
 80084e0:	42a3      	cmp	r3, r4
 80084e2:	d9fa      	bls.n	80084da <_free_r+0x4e>
 80084e4:	6811      	ldr	r1, [r2, #0]
 80084e6:	1855      	adds	r5, r2, r1
 80084e8:	42a5      	cmp	r5, r4
 80084ea:	d10b      	bne.n	8008504 <_free_r+0x78>
 80084ec:	6824      	ldr	r4, [r4, #0]
 80084ee:	4421      	add	r1, r4
 80084f0:	1854      	adds	r4, r2, r1
 80084f2:	42a3      	cmp	r3, r4
 80084f4:	6011      	str	r1, [r2, #0]
 80084f6:	d1dd      	bne.n	80084b4 <_free_r+0x28>
 80084f8:	681c      	ldr	r4, [r3, #0]
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	6053      	str	r3, [r2, #4]
 80084fe:	4421      	add	r1, r4
 8008500:	6011      	str	r1, [r2, #0]
 8008502:	e7d7      	b.n	80084b4 <_free_r+0x28>
 8008504:	d902      	bls.n	800850c <_free_r+0x80>
 8008506:	230c      	movs	r3, #12
 8008508:	6003      	str	r3, [r0, #0]
 800850a:	e7d3      	b.n	80084b4 <_free_r+0x28>
 800850c:	6825      	ldr	r5, [r4, #0]
 800850e:	1961      	adds	r1, r4, r5
 8008510:	428b      	cmp	r3, r1
 8008512:	bf04      	itt	eq
 8008514:	6819      	ldreq	r1, [r3, #0]
 8008516:	685b      	ldreq	r3, [r3, #4]
 8008518:	6063      	str	r3, [r4, #4]
 800851a:	bf04      	itt	eq
 800851c:	1949      	addeq	r1, r1, r5
 800851e:	6021      	streq	r1, [r4, #0]
 8008520:	6054      	str	r4, [r2, #4]
 8008522:	e7c7      	b.n	80084b4 <_free_r+0x28>
 8008524:	b003      	add	sp, #12
 8008526:	bd30      	pop	{r4, r5, pc}
 8008528:	20000518 	.word	0x20000518

0800852c <_malloc_r>:
 800852c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800852e:	1ccd      	adds	r5, r1, #3
 8008530:	f025 0503 	bic.w	r5, r5, #3
 8008534:	3508      	adds	r5, #8
 8008536:	2d0c      	cmp	r5, #12
 8008538:	bf38      	it	cc
 800853a:	250c      	movcc	r5, #12
 800853c:	2d00      	cmp	r5, #0
 800853e:	4606      	mov	r6, r0
 8008540:	db01      	blt.n	8008546 <_malloc_r+0x1a>
 8008542:	42a9      	cmp	r1, r5
 8008544:	d903      	bls.n	800854e <_malloc_r+0x22>
 8008546:	230c      	movs	r3, #12
 8008548:	6033      	str	r3, [r6, #0]
 800854a:	2000      	movs	r0, #0
 800854c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800854e:	f001 fedd 	bl	800a30c <__malloc_lock>
 8008552:	4921      	ldr	r1, [pc, #132]	; (80085d8 <_malloc_r+0xac>)
 8008554:	680a      	ldr	r2, [r1, #0]
 8008556:	4614      	mov	r4, r2
 8008558:	b99c      	cbnz	r4, 8008582 <_malloc_r+0x56>
 800855a:	4f20      	ldr	r7, [pc, #128]	; (80085dc <_malloc_r+0xb0>)
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	b923      	cbnz	r3, 800856a <_malloc_r+0x3e>
 8008560:	4621      	mov	r1, r4
 8008562:	4630      	mov	r0, r6
 8008564:	f000 fd24 	bl	8008fb0 <_sbrk_r>
 8008568:	6038      	str	r0, [r7, #0]
 800856a:	4629      	mov	r1, r5
 800856c:	4630      	mov	r0, r6
 800856e:	f000 fd1f 	bl	8008fb0 <_sbrk_r>
 8008572:	1c43      	adds	r3, r0, #1
 8008574:	d123      	bne.n	80085be <_malloc_r+0x92>
 8008576:	230c      	movs	r3, #12
 8008578:	6033      	str	r3, [r6, #0]
 800857a:	4630      	mov	r0, r6
 800857c:	f001 fecc 	bl	800a318 <__malloc_unlock>
 8008580:	e7e3      	b.n	800854a <_malloc_r+0x1e>
 8008582:	6823      	ldr	r3, [r4, #0]
 8008584:	1b5b      	subs	r3, r3, r5
 8008586:	d417      	bmi.n	80085b8 <_malloc_r+0x8c>
 8008588:	2b0b      	cmp	r3, #11
 800858a:	d903      	bls.n	8008594 <_malloc_r+0x68>
 800858c:	6023      	str	r3, [r4, #0]
 800858e:	441c      	add	r4, r3
 8008590:	6025      	str	r5, [r4, #0]
 8008592:	e004      	b.n	800859e <_malloc_r+0x72>
 8008594:	6863      	ldr	r3, [r4, #4]
 8008596:	42a2      	cmp	r2, r4
 8008598:	bf0c      	ite	eq
 800859a:	600b      	streq	r3, [r1, #0]
 800859c:	6053      	strne	r3, [r2, #4]
 800859e:	4630      	mov	r0, r6
 80085a0:	f001 feba 	bl	800a318 <__malloc_unlock>
 80085a4:	f104 000b 	add.w	r0, r4, #11
 80085a8:	1d23      	adds	r3, r4, #4
 80085aa:	f020 0007 	bic.w	r0, r0, #7
 80085ae:	1ac2      	subs	r2, r0, r3
 80085b0:	d0cc      	beq.n	800854c <_malloc_r+0x20>
 80085b2:	1a1b      	subs	r3, r3, r0
 80085b4:	50a3      	str	r3, [r4, r2]
 80085b6:	e7c9      	b.n	800854c <_malloc_r+0x20>
 80085b8:	4622      	mov	r2, r4
 80085ba:	6864      	ldr	r4, [r4, #4]
 80085bc:	e7cc      	b.n	8008558 <_malloc_r+0x2c>
 80085be:	1cc4      	adds	r4, r0, #3
 80085c0:	f024 0403 	bic.w	r4, r4, #3
 80085c4:	42a0      	cmp	r0, r4
 80085c6:	d0e3      	beq.n	8008590 <_malloc_r+0x64>
 80085c8:	1a21      	subs	r1, r4, r0
 80085ca:	4630      	mov	r0, r6
 80085cc:	f000 fcf0 	bl	8008fb0 <_sbrk_r>
 80085d0:	3001      	adds	r0, #1
 80085d2:	d1dd      	bne.n	8008590 <_malloc_r+0x64>
 80085d4:	e7cf      	b.n	8008576 <_malloc_r+0x4a>
 80085d6:	bf00      	nop
 80085d8:	20000518 	.word	0x20000518
 80085dc:	2000051c 	.word	0x2000051c

080085e0 <__cvt>:
 80085e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085e4:	ec55 4b10 	vmov	r4, r5, d0
 80085e8:	2d00      	cmp	r5, #0
 80085ea:	460e      	mov	r6, r1
 80085ec:	4619      	mov	r1, r3
 80085ee:	462b      	mov	r3, r5
 80085f0:	bfbb      	ittet	lt
 80085f2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80085f6:	461d      	movlt	r5, r3
 80085f8:	2300      	movge	r3, #0
 80085fa:	232d      	movlt	r3, #45	; 0x2d
 80085fc:	700b      	strb	r3, [r1, #0]
 80085fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008600:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008604:	4691      	mov	r9, r2
 8008606:	f023 0820 	bic.w	r8, r3, #32
 800860a:	bfbc      	itt	lt
 800860c:	4622      	movlt	r2, r4
 800860e:	4614      	movlt	r4, r2
 8008610:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008614:	d005      	beq.n	8008622 <__cvt+0x42>
 8008616:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800861a:	d100      	bne.n	800861e <__cvt+0x3e>
 800861c:	3601      	adds	r6, #1
 800861e:	2102      	movs	r1, #2
 8008620:	e000      	b.n	8008624 <__cvt+0x44>
 8008622:	2103      	movs	r1, #3
 8008624:	ab03      	add	r3, sp, #12
 8008626:	9301      	str	r3, [sp, #4]
 8008628:	ab02      	add	r3, sp, #8
 800862a:	9300      	str	r3, [sp, #0]
 800862c:	ec45 4b10 	vmov	d0, r4, r5
 8008630:	4653      	mov	r3, sl
 8008632:	4632      	mov	r2, r6
 8008634:	f000 fe4c 	bl	80092d0 <_dtoa_r>
 8008638:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800863c:	4607      	mov	r7, r0
 800863e:	d102      	bne.n	8008646 <__cvt+0x66>
 8008640:	f019 0f01 	tst.w	r9, #1
 8008644:	d022      	beq.n	800868c <__cvt+0xac>
 8008646:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800864a:	eb07 0906 	add.w	r9, r7, r6
 800864e:	d110      	bne.n	8008672 <__cvt+0x92>
 8008650:	783b      	ldrb	r3, [r7, #0]
 8008652:	2b30      	cmp	r3, #48	; 0x30
 8008654:	d10a      	bne.n	800866c <__cvt+0x8c>
 8008656:	2200      	movs	r2, #0
 8008658:	2300      	movs	r3, #0
 800865a:	4620      	mov	r0, r4
 800865c:	4629      	mov	r1, r5
 800865e:	f7f8 fa3b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008662:	b918      	cbnz	r0, 800866c <__cvt+0x8c>
 8008664:	f1c6 0601 	rsb	r6, r6, #1
 8008668:	f8ca 6000 	str.w	r6, [sl]
 800866c:	f8da 3000 	ldr.w	r3, [sl]
 8008670:	4499      	add	r9, r3
 8008672:	2200      	movs	r2, #0
 8008674:	2300      	movs	r3, #0
 8008676:	4620      	mov	r0, r4
 8008678:	4629      	mov	r1, r5
 800867a:	f7f8 fa2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800867e:	b108      	cbz	r0, 8008684 <__cvt+0xa4>
 8008680:	f8cd 900c 	str.w	r9, [sp, #12]
 8008684:	2230      	movs	r2, #48	; 0x30
 8008686:	9b03      	ldr	r3, [sp, #12]
 8008688:	454b      	cmp	r3, r9
 800868a:	d307      	bcc.n	800869c <__cvt+0xbc>
 800868c:	9b03      	ldr	r3, [sp, #12]
 800868e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008690:	1bdb      	subs	r3, r3, r7
 8008692:	4638      	mov	r0, r7
 8008694:	6013      	str	r3, [r2, #0]
 8008696:	b004      	add	sp, #16
 8008698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800869c:	1c59      	adds	r1, r3, #1
 800869e:	9103      	str	r1, [sp, #12]
 80086a0:	701a      	strb	r2, [r3, #0]
 80086a2:	e7f0      	b.n	8008686 <__cvt+0xa6>

080086a4 <__exponent>:
 80086a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086a6:	4603      	mov	r3, r0
 80086a8:	2900      	cmp	r1, #0
 80086aa:	bfb8      	it	lt
 80086ac:	4249      	neglt	r1, r1
 80086ae:	f803 2b02 	strb.w	r2, [r3], #2
 80086b2:	bfb4      	ite	lt
 80086b4:	222d      	movlt	r2, #45	; 0x2d
 80086b6:	222b      	movge	r2, #43	; 0x2b
 80086b8:	2909      	cmp	r1, #9
 80086ba:	7042      	strb	r2, [r0, #1]
 80086bc:	dd2a      	ble.n	8008714 <__exponent+0x70>
 80086be:	f10d 0407 	add.w	r4, sp, #7
 80086c2:	46a4      	mov	ip, r4
 80086c4:	270a      	movs	r7, #10
 80086c6:	46a6      	mov	lr, r4
 80086c8:	460a      	mov	r2, r1
 80086ca:	fb91 f6f7 	sdiv	r6, r1, r7
 80086ce:	fb07 1516 	mls	r5, r7, r6, r1
 80086d2:	3530      	adds	r5, #48	; 0x30
 80086d4:	2a63      	cmp	r2, #99	; 0x63
 80086d6:	f104 34ff 	add.w	r4, r4, #4294967295
 80086da:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80086de:	4631      	mov	r1, r6
 80086e0:	dcf1      	bgt.n	80086c6 <__exponent+0x22>
 80086e2:	3130      	adds	r1, #48	; 0x30
 80086e4:	f1ae 0502 	sub.w	r5, lr, #2
 80086e8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80086ec:	1c44      	adds	r4, r0, #1
 80086ee:	4629      	mov	r1, r5
 80086f0:	4561      	cmp	r1, ip
 80086f2:	d30a      	bcc.n	800870a <__exponent+0x66>
 80086f4:	f10d 0209 	add.w	r2, sp, #9
 80086f8:	eba2 020e 	sub.w	r2, r2, lr
 80086fc:	4565      	cmp	r5, ip
 80086fe:	bf88      	it	hi
 8008700:	2200      	movhi	r2, #0
 8008702:	4413      	add	r3, r2
 8008704:	1a18      	subs	r0, r3, r0
 8008706:	b003      	add	sp, #12
 8008708:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800870a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800870e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008712:	e7ed      	b.n	80086f0 <__exponent+0x4c>
 8008714:	2330      	movs	r3, #48	; 0x30
 8008716:	3130      	adds	r1, #48	; 0x30
 8008718:	7083      	strb	r3, [r0, #2]
 800871a:	70c1      	strb	r1, [r0, #3]
 800871c:	1d03      	adds	r3, r0, #4
 800871e:	e7f1      	b.n	8008704 <__exponent+0x60>

08008720 <_printf_float>:
 8008720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008724:	ed2d 8b02 	vpush	{d8}
 8008728:	b08d      	sub	sp, #52	; 0x34
 800872a:	460c      	mov	r4, r1
 800872c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008730:	4616      	mov	r6, r2
 8008732:	461f      	mov	r7, r3
 8008734:	4605      	mov	r5, r0
 8008736:	f001 fd6f 	bl	800a218 <_localeconv_r>
 800873a:	f8d0 a000 	ldr.w	sl, [r0]
 800873e:	4650      	mov	r0, sl
 8008740:	f7f7 fd4e 	bl	80001e0 <strlen>
 8008744:	2300      	movs	r3, #0
 8008746:	930a      	str	r3, [sp, #40]	; 0x28
 8008748:	6823      	ldr	r3, [r4, #0]
 800874a:	9305      	str	r3, [sp, #20]
 800874c:	f8d8 3000 	ldr.w	r3, [r8]
 8008750:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008754:	3307      	adds	r3, #7
 8008756:	f023 0307 	bic.w	r3, r3, #7
 800875a:	f103 0208 	add.w	r2, r3, #8
 800875e:	f8c8 2000 	str.w	r2, [r8]
 8008762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008766:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800876a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800876e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008772:	9307      	str	r3, [sp, #28]
 8008774:	f8cd 8018 	str.w	r8, [sp, #24]
 8008778:	ee08 0a10 	vmov	s16, r0
 800877c:	4b9f      	ldr	r3, [pc, #636]	; (80089fc <_printf_float+0x2dc>)
 800877e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008782:	f04f 32ff 	mov.w	r2, #4294967295
 8008786:	f7f8 f9d9 	bl	8000b3c <__aeabi_dcmpun>
 800878a:	bb88      	cbnz	r0, 80087f0 <_printf_float+0xd0>
 800878c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008790:	4b9a      	ldr	r3, [pc, #616]	; (80089fc <_printf_float+0x2dc>)
 8008792:	f04f 32ff 	mov.w	r2, #4294967295
 8008796:	f7f8 f9b3 	bl	8000b00 <__aeabi_dcmple>
 800879a:	bb48      	cbnz	r0, 80087f0 <_printf_float+0xd0>
 800879c:	2200      	movs	r2, #0
 800879e:	2300      	movs	r3, #0
 80087a0:	4640      	mov	r0, r8
 80087a2:	4649      	mov	r1, r9
 80087a4:	f7f8 f9a2 	bl	8000aec <__aeabi_dcmplt>
 80087a8:	b110      	cbz	r0, 80087b0 <_printf_float+0x90>
 80087aa:	232d      	movs	r3, #45	; 0x2d
 80087ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087b0:	4b93      	ldr	r3, [pc, #588]	; (8008a00 <_printf_float+0x2e0>)
 80087b2:	4894      	ldr	r0, [pc, #592]	; (8008a04 <_printf_float+0x2e4>)
 80087b4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80087b8:	bf94      	ite	ls
 80087ba:	4698      	movls	r8, r3
 80087bc:	4680      	movhi	r8, r0
 80087be:	2303      	movs	r3, #3
 80087c0:	6123      	str	r3, [r4, #16]
 80087c2:	9b05      	ldr	r3, [sp, #20]
 80087c4:	f023 0204 	bic.w	r2, r3, #4
 80087c8:	6022      	str	r2, [r4, #0]
 80087ca:	f04f 0900 	mov.w	r9, #0
 80087ce:	9700      	str	r7, [sp, #0]
 80087d0:	4633      	mov	r3, r6
 80087d2:	aa0b      	add	r2, sp, #44	; 0x2c
 80087d4:	4621      	mov	r1, r4
 80087d6:	4628      	mov	r0, r5
 80087d8:	f000 f9d8 	bl	8008b8c <_printf_common>
 80087dc:	3001      	adds	r0, #1
 80087de:	f040 8090 	bne.w	8008902 <_printf_float+0x1e2>
 80087e2:	f04f 30ff 	mov.w	r0, #4294967295
 80087e6:	b00d      	add	sp, #52	; 0x34
 80087e8:	ecbd 8b02 	vpop	{d8}
 80087ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087f0:	4642      	mov	r2, r8
 80087f2:	464b      	mov	r3, r9
 80087f4:	4640      	mov	r0, r8
 80087f6:	4649      	mov	r1, r9
 80087f8:	f7f8 f9a0 	bl	8000b3c <__aeabi_dcmpun>
 80087fc:	b140      	cbz	r0, 8008810 <_printf_float+0xf0>
 80087fe:	464b      	mov	r3, r9
 8008800:	2b00      	cmp	r3, #0
 8008802:	bfbc      	itt	lt
 8008804:	232d      	movlt	r3, #45	; 0x2d
 8008806:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800880a:	487f      	ldr	r0, [pc, #508]	; (8008a08 <_printf_float+0x2e8>)
 800880c:	4b7f      	ldr	r3, [pc, #508]	; (8008a0c <_printf_float+0x2ec>)
 800880e:	e7d1      	b.n	80087b4 <_printf_float+0x94>
 8008810:	6863      	ldr	r3, [r4, #4]
 8008812:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008816:	9206      	str	r2, [sp, #24]
 8008818:	1c5a      	adds	r2, r3, #1
 800881a:	d13f      	bne.n	800889c <_printf_float+0x17c>
 800881c:	2306      	movs	r3, #6
 800881e:	6063      	str	r3, [r4, #4]
 8008820:	9b05      	ldr	r3, [sp, #20]
 8008822:	6861      	ldr	r1, [r4, #4]
 8008824:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008828:	2300      	movs	r3, #0
 800882a:	9303      	str	r3, [sp, #12]
 800882c:	ab0a      	add	r3, sp, #40	; 0x28
 800882e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008832:	ab09      	add	r3, sp, #36	; 0x24
 8008834:	ec49 8b10 	vmov	d0, r8, r9
 8008838:	9300      	str	r3, [sp, #0]
 800883a:	6022      	str	r2, [r4, #0]
 800883c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008840:	4628      	mov	r0, r5
 8008842:	f7ff fecd 	bl	80085e0 <__cvt>
 8008846:	9b06      	ldr	r3, [sp, #24]
 8008848:	9909      	ldr	r1, [sp, #36]	; 0x24
 800884a:	2b47      	cmp	r3, #71	; 0x47
 800884c:	4680      	mov	r8, r0
 800884e:	d108      	bne.n	8008862 <_printf_float+0x142>
 8008850:	1cc8      	adds	r0, r1, #3
 8008852:	db02      	blt.n	800885a <_printf_float+0x13a>
 8008854:	6863      	ldr	r3, [r4, #4]
 8008856:	4299      	cmp	r1, r3
 8008858:	dd41      	ble.n	80088de <_printf_float+0x1be>
 800885a:	f1ab 0b02 	sub.w	fp, fp, #2
 800885e:	fa5f fb8b 	uxtb.w	fp, fp
 8008862:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008866:	d820      	bhi.n	80088aa <_printf_float+0x18a>
 8008868:	3901      	subs	r1, #1
 800886a:	465a      	mov	r2, fp
 800886c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008870:	9109      	str	r1, [sp, #36]	; 0x24
 8008872:	f7ff ff17 	bl	80086a4 <__exponent>
 8008876:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008878:	1813      	adds	r3, r2, r0
 800887a:	2a01      	cmp	r2, #1
 800887c:	4681      	mov	r9, r0
 800887e:	6123      	str	r3, [r4, #16]
 8008880:	dc02      	bgt.n	8008888 <_printf_float+0x168>
 8008882:	6822      	ldr	r2, [r4, #0]
 8008884:	07d2      	lsls	r2, r2, #31
 8008886:	d501      	bpl.n	800888c <_printf_float+0x16c>
 8008888:	3301      	adds	r3, #1
 800888a:	6123      	str	r3, [r4, #16]
 800888c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008890:	2b00      	cmp	r3, #0
 8008892:	d09c      	beq.n	80087ce <_printf_float+0xae>
 8008894:	232d      	movs	r3, #45	; 0x2d
 8008896:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800889a:	e798      	b.n	80087ce <_printf_float+0xae>
 800889c:	9a06      	ldr	r2, [sp, #24]
 800889e:	2a47      	cmp	r2, #71	; 0x47
 80088a0:	d1be      	bne.n	8008820 <_printf_float+0x100>
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d1bc      	bne.n	8008820 <_printf_float+0x100>
 80088a6:	2301      	movs	r3, #1
 80088a8:	e7b9      	b.n	800881e <_printf_float+0xfe>
 80088aa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80088ae:	d118      	bne.n	80088e2 <_printf_float+0x1c2>
 80088b0:	2900      	cmp	r1, #0
 80088b2:	6863      	ldr	r3, [r4, #4]
 80088b4:	dd0b      	ble.n	80088ce <_printf_float+0x1ae>
 80088b6:	6121      	str	r1, [r4, #16]
 80088b8:	b913      	cbnz	r3, 80088c0 <_printf_float+0x1a0>
 80088ba:	6822      	ldr	r2, [r4, #0]
 80088bc:	07d0      	lsls	r0, r2, #31
 80088be:	d502      	bpl.n	80088c6 <_printf_float+0x1a6>
 80088c0:	3301      	adds	r3, #1
 80088c2:	440b      	add	r3, r1
 80088c4:	6123      	str	r3, [r4, #16]
 80088c6:	65a1      	str	r1, [r4, #88]	; 0x58
 80088c8:	f04f 0900 	mov.w	r9, #0
 80088cc:	e7de      	b.n	800888c <_printf_float+0x16c>
 80088ce:	b913      	cbnz	r3, 80088d6 <_printf_float+0x1b6>
 80088d0:	6822      	ldr	r2, [r4, #0]
 80088d2:	07d2      	lsls	r2, r2, #31
 80088d4:	d501      	bpl.n	80088da <_printf_float+0x1ba>
 80088d6:	3302      	adds	r3, #2
 80088d8:	e7f4      	b.n	80088c4 <_printf_float+0x1a4>
 80088da:	2301      	movs	r3, #1
 80088dc:	e7f2      	b.n	80088c4 <_printf_float+0x1a4>
 80088de:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80088e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088e4:	4299      	cmp	r1, r3
 80088e6:	db05      	blt.n	80088f4 <_printf_float+0x1d4>
 80088e8:	6823      	ldr	r3, [r4, #0]
 80088ea:	6121      	str	r1, [r4, #16]
 80088ec:	07d8      	lsls	r0, r3, #31
 80088ee:	d5ea      	bpl.n	80088c6 <_printf_float+0x1a6>
 80088f0:	1c4b      	adds	r3, r1, #1
 80088f2:	e7e7      	b.n	80088c4 <_printf_float+0x1a4>
 80088f4:	2900      	cmp	r1, #0
 80088f6:	bfd4      	ite	le
 80088f8:	f1c1 0202 	rsble	r2, r1, #2
 80088fc:	2201      	movgt	r2, #1
 80088fe:	4413      	add	r3, r2
 8008900:	e7e0      	b.n	80088c4 <_printf_float+0x1a4>
 8008902:	6823      	ldr	r3, [r4, #0]
 8008904:	055a      	lsls	r2, r3, #21
 8008906:	d407      	bmi.n	8008918 <_printf_float+0x1f8>
 8008908:	6923      	ldr	r3, [r4, #16]
 800890a:	4642      	mov	r2, r8
 800890c:	4631      	mov	r1, r6
 800890e:	4628      	mov	r0, r5
 8008910:	47b8      	blx	r7
 8008912:	3001      	adds	r0, #1
 8008914:	d12c      	bne.n	8008970 <_printf_float+0x250>
 8008916:	e764      	b.n	80087e2 <_printf_float+0xc2>
 8008918:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800891c:	f240 80e0 	bls.w	8008ae0 <_printf_float+0x3c0>
 8008920:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008924:	2200      	movs	r2, #0
 8008926:	2300      	movs	r3, #0
 8008928:	f7f8 f8d6 	bl	8000ad8 <__aeabi_dcmpeq>
 800892c:	2800      	cmp	r0, #0
 800892e:	d034      	beq.n	800899a <_printf_float+0x27a>
 8008930:	4a37      	ldr	r2, [pc, #220]	; (8008a10 <_printf_float+0x2f0>)
 8008932:	2301      	movs	r3, #1
 8008934:	4631      	mov	r1, r6
 8008936:	4628      	mov	r0, r5
 8008938:	47b8      	blx	r7
 800893a:	3001      	adds	r0, #1
 800893c:	f43f af51 	beq.w	80087e2 <_printf_float+0xc2>
 8008940:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008944:	429a      	cmp	r2, r3
 8008946:	db02      	blt.n	800894e <_printf_float+0x22e>
 8008948:	6823      	ldr	r3, [r4, #0]
 800894a:	07d8      	lsls	r0, r3, #31
 800894c:	d510      	bpl.n	8008970 <_printf_float+0x250>
 800894e:	ee18 3a10 	vmov	r3, s16
 8008952:	4652      	mov	r2, sl
 8008954:	4631      	mov	r1, r6
 8008956:	4628      	mov	r0, r5
 8008958:	47b8      	blx	r7
 800895a:	3001      	adds	r0, #1
 800895c:	f43f af41 	beq.w	80087e2 <_printf_float+0xc2>
 8008960:	f04f 0800 	mov.w	r8, #0
 8008964:	f104 091a 	add.w	r9, r4, #26
 8008968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800896a:	3b01      	subs	r3, #1
 800896c:	4543      	cmp	r3, r8
 800896e:	dc09      	bgt.n	8008984 <_printf_float+0x264>
 8008970:	6823      	ldr	r3, [r4, #0]
 8008972:	079b      	lsls	r3, r3, #30
 8008974:	f100 8105 	bmi.w	8008b82 <_printf_float+0x462>
 8008978:	68e0      	ldr	r0, [r4, #12]
 800897a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800897c:	4298      	cmp	r0, r3
 800897e:	bfb8      	it	lt
 8008980:	4618      	movlt	r0, r3
 8008982:	e730      	b.n	80087e6 <_printf_float+0xc6>
 8008984:	2301      	movs	r3, #1
 8008986:	464a      	mov	r2, r9
 8008988:	4631      	mov	r1, r6
 800898a:	4628      	mov	r0, r5
 800898c:	47b8      	blx	r7
 800898e:	3001      	adds	r0, #1
 8008990:	f43f af27 	beq.w	80087e2 <_printf_float+0xc2>
 8008994:	f108 0801 	add.w	r8, r8, #1
 8008998:	e7e6      	b.n	8008968 <_printf_float+0x248>
 800899a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800899c:	2b00      	cmp	r3, #0
 800899e:	dc39      	bgt.n	8008a14 <_printf_float+0x2f4>
 80089a0:	4a1b      	ldr	r2, [pc, #108]	; (8008a10 <_printf_float+0x2f0>)
 80089a2:	2301      	movs	r3, #1
 80089a4:	4631      	mov	r1, r6
 80089a6:	4628      	mov	r0, r5
 80089a8:	47b8      	blx	r7
 80089aa:	3001      	adds	r0, #1
 80089ac:	f43f af19 	beq.w	80087e2 <_printf_float+0xc2>
 80089b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089b4:	4313      	orrs	r3, r2
 80089b6:	d102      	bne.n	80089be <_printf_float+0x29e>
 80089b8:	6823      	ldr	r3, [r4, #0]
 80089ba:	07d9      	lsls	r1, r3, #31
 80089bc:	d5d8      	bpl.n	8008970 <_printf_float+0x250>
 80089be:	ee18 3a10 	vmov	r3, s16
 80089c2:	4652      	mov	r2, sl
 80089c4:	4631      	mov	r1, r6
 80089c6:	4628      	mov	r0, r5
 80089c8:	47b8      	blx	r7
 80089ca:	3001      	adds	r0, #1
 80089cc:	f43f af09 	beq.w	80087e2 <_printf_float+0xc2>
 80089d0:	f04f 0900 	mov.w	r9, #0
 80089d4:	f104 0a1a 	add.w	sl, r4, #26
 80089d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089da:	425b      	negs	r3, r3
 80089dc:	454b      	cmp	r3, r9
 80089de:	dc01      	bgt.n	80089e4 <_printf_float+0x2c4>
 80089e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089e2:	e792      	b.n	800890a <_printf_float+0x1ea>
 80089e4:	2301      	movs	r3, #1
 80089e6:	4652      	mov	r2, sl
 80089e8:	4631      	mov	r1, r6
 80089ea:	4628      	mov	r0, r5
 80089ec:	47b8      	blx	r7
 80089ee:	3001      	adds	r0, #1
 80089f0:	f43f aef7 	beq.w	80087e2 <_printf_float+0xc2>
 80089f4:	f109 0901 	add.w	r9, r9, #1
 80089f8:	e7ee      	b.n	80089d8 <_printf_float+0x2b8>
 80089fa:	bf00      	nop
 80089fc:	7fefffff 	.word	0x7fefffff
 8008a00:	0800b690 	.word	0x0800b690
 8008a04:	0800b694 	.word	0x0800b694
 8008a08:	0800b69c 	.word	0x0800b69c
 8008a0c:	0800b698 	.word	0x0800b698
 8008a10:	0800b6a0 	.word	0x0800b6a0
 8008a14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	bfa8      	it	ge
 8008a1c:	461a      	movge	r2, r3
 8008a1e:	2a00      	cmp	r2, #0
 8008a20:	4691      	mov	r9, r2
 8008a22:	dc37      	bgt.n	8008a94 <_printf_float+0x374>
 8008a24:	f04f 0b00 	mov.w	fp, #0
 8008a28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a2c:	f104 021a 	add.w	r2, r4, #26
 8008a30:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a32:	9305      	str	r3, [sp, #20]
 8008a34:	eba3 0309 	sub.w	r3, r3, r9
 8008a38:	455b      	cmp	r3, fp
 8008a3a:	dc33      	bgt.n	8008aa4 <_printf_float+0x384>
 8008a3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a40:	429a      	cmp	r2, r3
 8008a42:	db3b      	blt.n	8008abc <_printf_float+0x39c>
 8008a44:	6823      	ldr	r3, [r4, #0]
 8008a46:	07da      	lsls	r2, r3, #31
 8008a48:	d438      	bmi.n	8008abc <_printf_float+0x39c>
 8008a4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a4c:	9b05      	ldr	r3, [sp, #20]
 8008a4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a50:	1ad3      	subs	r3, r2, r3
 8008a52:	eba2 0901 	sub.w	r9, r2, r1
 8008a56:	4599      	cmp	r9, r3
 8008a58:	bfa8      	it	ge
 8008a5a:	4699      	movge	r9, r3
 8008a5c:	f1b9 0f00 	cmp.w	r9, #0
 8008a60:	dc35      	bgt.n	8008ace <_printf_float+0x3ae>
 8008a62:	f04f 0800 	mov.w	r8, #0
 8008a66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a6a:	f104 0a1a 	add.w	sl, r4, #26
 8008a6e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a72:	1a9b      	subs	r3, r3, r2
 8008a74:	eba3 0309 	sub.w	r3, r3, r9
 8008a78:	4543      	cmp	r3, r8
 8008a7a:	f77f af79 	ble.w	8008970 <_printf_float+0x250>
 8008a7e:	2301      	movs	r3, #1
 8008a80:	4652      	mov	r2, sl
 8008a82:	4631      	mov	r1, r6
 8008a84:	4628      	mov	r0, r5
 8008a86:	47b8      	blx	r7
 8008a88:	3001      	adds	r0, #1
 8008a8a:	f43f aeaa 	beq.w	80087e2 <_printf_float+0xc2>
 8008a8e:	f108 0801 	add.w	r8, r8, #1
 8008a92:	e7ec      	b.n	8008a6e <_printf_float+0x34e>
 8008a94:	4613      	mov	r3, r2
 8008a96:	4631      	mov	r1, r6
 8008a98:	4642      	mov	r2, r8
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	47b8      	blx	r7
 8008a9e:	3001      	adds	r0, #1
 8008aa0:	d1c0      	bne.n	8008a24 <_printf_float+0x304>
 8008aa2:	e69e      	b.n	80087e2 <_printf_float+0xc2>
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	4631      	mov	r1, r6
 8008aa8:	4628      	mov	r0, r5
 8008aaa:	9205      	str	r2, [sp, #20]
 8008aac:	47b8      	blx	r7
 8008aae:	3001      	adds	r0, #1
 8008ab0:	f43f ae97 	beq.w	80087e2 <_printf_float+0xc2>
 8008ab4:	9a05      	ldr	r2, [sp, #20]
 8008ab6:	f10b 0b01 	add.w	fp, fp, #1
 8008aba:	e7b9      	b.n	8008a30 <_printf_float+0x310>
 8008abc:	ee18 3a10 	vmov	r3, s16
 8008ac0:	4652      	mov	r2, sl
 8008ac2:	4631      	mov	r1, r6
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	47b8      	blx	r7
 8008ac8:	3001      	adds	r0, #1
 8008aca:	d1be      	bne.n	8008a4a <_printf_float+0x32a>
 8008acc:	e689      	b.n	80087e2 <_printf_float+0xc2>
 8008ace:	9a05      	ldr	r2, [sp, #20]
 8008ad0:	464b      	mov	r3, r9
 8008ad2:	4442      	add	r2, r8
 8008ad4:	4631      	mov	r1, r6
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	47b8      	blx	r7
 8008ada:	3001      	adds	r0, #1
 8008adc:	d1c1      	bne.n	8008a62 <_printf_float+0x342>
 8008ade:	e680      	b.n	80087e2 <_printf_float+0xc2>
 8008ae0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ae2:	2a01      	cmp	r2, #1
 8008ae4:	dc01      	bgt.n	8008aea <_printf_float+0x3ca>
 8008ae6:	07db      	lsls	r3, r3, #31
 8008ae8:	d538      	bpl.n	8008b5c <_printf_float+0x43c>
 8008aea:	2301      	movs	r3, #1
 8008aec:	4642      	mov	r2, r8
 8008aee:	4631      	mov	r1, r6
 8008af0:	4628      	mov	r0, r5
 8008af2:	47b8      	blx	r7
 8008af4:	3001      	adds	r0, #1
 8008af6:	f43f ae74 	beq.w	80087e2 <_printf_float+0xc2>
 8008afa:	ee18 3a10 	vmov	r3, s16
 8008afe:	4652      	mov	r2, sl
 8008b00:	4631      	mov	r1, r6
 8008b02:	4628      	mov	r0, r5
 8008b04:	47b8      	blx	r7
 8008b06:	3001      	adds	r0, #1
 8008b08:	f43f ae6b 	beq.w	80087e2 <_printf_float+0xc2>
 8008b0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b10:	2200      	movs	r2, #0
 8008b12:	2300      	movs	r3, #0
 8008b14:	f7f7 ffe0 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b18:	b9d8      	cbnz	r0, 8008b52 <_printf_float+0x432>
 8008b1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b1c:	f108 0201 	add.w	r2, r8, #1
 8008b20:	3b01      	subs	r3, #1
 8008b22:	4631      	mov	r1, r6
 8008b24:	4628      	mov	r0, r5
 8008b26:	47b8      	blx	r7
 8008b28:	3001      	adds	r0, #1
 8008b2a:	d10e      	bne.n	8008b4a <_printf_float+0x42a>
 8008b2c:	e659      	b.n	80087e2 <_printf_float+0xc2>
 8008b2e:	2301      	movs	r3, #1
 8008b30:	4652      	mov	r2, sl
 8008b32:	4631      	mov	r1, r6
 8008b34:	4628      	mov	r0, r5
 8008b36:	47b8      	blx	r7
 8008b38:	3001      	adds	r0, #1
 8008b3a:	f43f ae52 	beq.w	80087e2 <_printf_float+0xc2>
 8008b3e:	f108 0801 	add.w	r8, r8, #1
 8008b42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b44:	3b01      	subs	r3, #1
 8008b46:	4543      	cmp	r3, r8
 8008b48:	dcf1      	bgt.n	8008b2e <_printf_float+0x40e>
 8008b4a:	464b      	mov	r3, r9
 8008b4c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b50:	e6dc      	b.n	800890c <_printf_float+0x1ec>
 8008b52:	f04f 0800 	mov.w	r8, #0
 8008b56:	f104 0a1a 	add.w	sl, r4, #26
 8008b5a:	e7f2      	b.n	8008b42 <_printf_float+0x422>
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	4642      	mov	r2, r8
 8008b60:	e7df      	b.n	8008b22 <_printf_float+0x402>
 8008b62:	2301      	movs	r3, #1
 8008b64:	464a      	mov	r2, r9
 8008b66:	4631      	mov	r1, r6
 8008b68:	4628      	mov	r0, r5
 8008b6a:	47b8      	blx	r7
 8008b6c:	3001      	adds	r0, #1
 8008b6e:	f43f ae38 	beq.w	80087e2 <_printf_float+0xc2>
 8008b72:	f108 0801 	add.w	r8, r8, #1
 8008b76:	68e3      	ldr	r3, [r4, #12]
 8008b78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b7a:	1a5b      	subs	r3, r3, r1
 8008b7c:	4543      	cmp	r3, r8
 8008b7e:	dcf0      	bgt.n	8008b62 <_printf_float+0x442>
 8008b80:	e6fa      	b.n	8008978 <_printf_float+0x258>
 8008b82:	f04f 0800 	mov.w	r8, #0
 8008b86:	f104 0919 	add.w	r9, r4, #25
 8008b8a:	e7f4      	b.n	8008b76 <_printf_float+0x456>

08008b8c <_printf_common>:
 8008b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b90:	4616      	mov	r6, r2
 8008b92:	4699      	mov	r9, r3
 8008b94:	688a      	ldr	r2, [r1, #8]
 8008b96:	690b      	ldr	r3, [r1, #16]
 8008b98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	bfb8      	it	lt
 8008ba0:	4613      	movlt	r3, r2
 8008ba2:	6033      	str	r3, [r6, #0]
 8008ba4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ba8:	4607      	mov	r7, r0
 8008baa:	460c      	mov	r4, r1
 8008bac:	b10a      	cbz	r2, 8008bb2 <_printf_common+0x26>
 8008bae:	3301      	adds	r3, #1
 8008bb0:	6033      	str	r3, [r6, #0]
 8008bb2:	6823      	ldr	r3, [r4, #0]
 8008bb4:	0699      	lsls	r1, r3, #26
 8008bb6:	bf42      	ittt	mi
 8008bb8:	6833      	ldrmi	r3, [r6, #0]
 8008bba:	3302      	addmi	r3, #2
 8008bbc:	6033      	strmi	r3, [r6, #0]
 8008bbe:	6825      	ldr	r5, [r4, #0]
 8008bc0:	f015 0506 	ands.w	r5, r5, #6
 8008bc4:	d106      	bne.n	8008bd4 <_printf_common+0x48>
 8008bc6:	f104 0a19 	add.w	sl, r4, #25
 8008bca:	68e3      	ldr	r3, [r4, #12]
 8008bcc:	6832      	ldr	r2, [r6, #0]
 8008bce:	1a9b      	subs	r3, r3, r2
 8008bd0:	42ab      	cmp	r3, r5
 8008bd2:	dc26      	bgt.n	8008c22 <_printf_common+0x96>
 8008bd4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008bd8:	1e13      	subs	r3, r2, #0
 8008bda:	6822      	ldr	r2, [r4, #0]
 8008bdc:	bf18      	it	ne
 8008bde:	2301      	movne	r3, #1
 8008be0:	0692      	lsls	r2, r2, #26
 8008be2:	d42b      	bmi.n	8008c3c <_printf_common+0xb0>
 8008be4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008be8:	4649      	mov	r1, r9
 8008bea:	4638      	mov	r0, r7
 8008bec:	47c0      	blx	r8
 8008bee:	3001      	adds	r0, #1
 8008bf0:	d01e      	beq.n	8008c30 <_printf_common+0xa4>
 8008bf2:	6823      	ldr	r3, [r4, #0]
 8008bf4:	68e5      	ldr	r5, [r4, #12]
 8008bf6:	6832      	ldr	r2, [r6, #0]
 8008bf8:	f003 0306 	and.w	r3, r3, #6
 8008bfc:	2b04      	cmp	r3, #4
 8008bfe:	bf08      	it	eq
 8008c00:	1aad      	subeq	r5, r5, r2
 8008c02:	68a3      	ldr	r3, [r4, #8]
 8008c04:	6922      	ldr	r2, [r4, #16]
 8008c06:	bf0c      	ite	eq
 8008c08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c0c:	2500      	movne	r5, #0
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	bfc4      	itt	gt
 8008c12:	1a9b      	subgt	r3, r3, r2
 8008c14:	18ed      	addgt	r5, r5, r3
 8008c16:	2600      	movs	r6, #0
 8008c18:	341a      	adds	r4, #26
 8008c1a:	42b5      	cmp	r5, r6
 8008c1c:	d11a      	bne.n	8008c54 <_printf_common+0xc8>
 8008c1e:	2000      	movs	r0, #0
 8008c20:	e008      	b.n	8008c34 <_printf_common+0xa8>
 8008c22:	2301      	movs	r3, #1
 8008c24:	4652      	mov	r2, sl
 8008c26:	4649      	mov	r1, r9
 8008c28:	4638      	mov	r0, r7
 8008c2a:	47c0      	blx	r8
 8008c2c:	3001      	adds	r0, #1
 8008c2e:	d103      	bne.n	8008c38 <_printf_common+0xac>
 8008c30:	f04f 30ff 	mov.w	r0, #4294967295
 8008c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c38:	3501      	adds	r5, #1
 8008c3a:	e7c6      	b.n	8008bca <_printf_common+0x3e>
 8008c3c:	18e1      	adds	r1, r4, r3
 8008c3e:	1c5a      	adds	r2, r3, #1
 8008c40:	2030      	movs	r0, #48	; 0x30
 8008c42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c46:	4422      	add	r2, r4
 8008c48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c50:	3302      	adds	r3, #2
 8008c52:	e7c7      	b.n	8008be4 <_printf_common+0x58>
 8008c54:	2301      	movs	r3, #1
 8008c56:	4622      	mov	r2, r4
 8008c58:	4649      	mov	r1, r9
 8008c5a:	4638      	mov	r0, r7
 8008c5c:	47c0      	blx	r8
 8008c5e:	3001      	adds	r0, #1
 8008c60:	d0e6      	beq.n	8008c30 <_printf_common+0xa4>
 8008c62:	3601      	adds	r6, #1
 8008c64:	e7d9      	b.n	8008c1a <_printf_common+0x8e>
	...

08008c68 <_printf_i>:
 8008c68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c6c:	460c      	mov	r4, r1
 8008c6e:	4691      	mov	r9, r2
 8008c70:	7e27      	ldrb	r7, [r4, #24]
 8008c72:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008c74:	2f78      	cmp	r7, #120	; 0x78
 8008c76:	4680      	mov	r8, r0
 8008c78:	469a      	mov	sl, r3
 8008c7a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c7e:	d807      	bhi.n	8008c90 <_printf_i+0x28>
 8008c80:	2f62      	cmp	r7, #98	; 0x62
 8008c82:	d80a      	bhi.n	8008c9a <_printf_i+0x32>
 8008c84:	2f00      	cmp	r7, #0
 8008c86:	f000 80d8 	beq.w	8008e3a <_printf_i+0x1d2>
 8008c8a:	2f58      	cmp	r7, #88	; 0x58
 8008c8c:	f000 80a3 	beq.w	8008dd6 <_printf_i+0x16e>
 8008c90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008c94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008c98:	e03a      	b.n	8008d10 <_printf_i+0xa8>
 8008c9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008c9e:	2b15      	cmp	r3, #21
 8008ca0:	d8f6      	bhi.n	8008c90 <_printf_i+0x28>
 8008ca2:	a001      	add	r0, pc, #4	; (adr r0, 8008ca8 <_printf_i+0x40>)
 8008ca4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008ca8:	08008d01 	.word	0x08008d01
 8008cac:	08008d15 	.word	0x08008d15
 8008cb0:	08008c91 	.word	0x08008c91
 8008cb4:	08008c91 	.word	0x08008c91
 8008cb8:	08008c91 	.word	0x08008c91
 8008cbc:	08008c91 	.word	0x08008c91
 8008cc0:	08008d15 	.word	0x08008d15
 8008cc4:	08008c91 	.word	0x08008c91
 8008cc8:	08008c91 	.word	0x08008c91
 8008ccc:	08008c91 	.word	0x08008c91
 8008cd0:	08008c91 	.word	0x08008c91
 8008cd4:	08008e21 	.word	0x08008e21
 8008cd8:	08008d45 	.word	0x08008d45
 8008cdc:	08008e03 	.word	0x08008e03
 8008ce0:	08008c91 	.word	0x08008c91
 8008ce4:	08008c91 	.word	0x08008c91
 8008ce8:	08008e43 	.word	0x08008e43
 8008cec:	08008c91 	.word	0x08008c91
 8008cf0:	08008d45 	.word	0x08008d45
 8008cf4:	08008c91 	.word	0x08008c91
 8008cf8:	08008c91 	.word	0x08008c91
 8008cfc:	08008e0b 	.word	0x08008e0b
 8008d00:	680b      	ldr	r3, [r1, #0]
 8008d02:	1d1a      	adds	r2, r3, #4
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	600a      	str	r2, [r1, #0]
 8008d08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008d0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d10:	2301      	movs	r3, #1
 8008d12:	e0a3      	b.n	8008e5c <_printf_i+0x1f4>
 8008d14:	6825      	ldr	r5, [r4, #0]
 8008d16:	6808      	ldr	r0, [r1, #0]
 8008d18:	062e      	lsls	r6, r5, #24
 8008d1a:	f100 0304 	add.w	r3, r0, #4
 8008d1e:	d50a      	bpl.n	8008d36 <_printf_i+0xce>
 8008d20:	6805      	ldr	r5, [r0, #0]
 8008d22:	600b      	str	r3, [r1, #0]
 8008d24:	2d00      	cmp	r5, #0
 8008d26:	da03      	bge.n	8008d30 <_printf_i+0xc8>
 8008d28:	232d      	movs	r3, #45	; 0x2d
 8008d2a:	426d      	negs	r5, r5
 8008d2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d30:	485e      	ldr	r0, [pc, #376]	; (8008eac <_printf_i+0x244>)
 8008d32:	230a      	movs	r3, #10
 8008d34:	e019      	b.n	8008d6a <_printf_i+0x102>
 8008d36:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008d3a:	6805      	ldr	r5, [r0, #0]
 8008d3c:	600b      	str	r3, [r1, #0]
 8008d3e:	bf18      	it	ne
 8008d40:	b22d      	sxthne	r5, r5
 8008d42:	e7ef      	b.n	8008d24 <_printf_i+0xbc>
 8008d44:	680b      	ldr	r3, [r1, #0]
 8008d46:	6825      	ldr	r5, [r4, #0]
 8008d48:	1d18      	adds	r0, r3, #4
 8008d4a:	6008      	str	r0, [r1, #0]
 8008d4c:	0628      	lsls	r0, r5, #24
 8008d4e:	d501      	bpl.n	8008d54 <_printf_i+0xec>
 8008d50:	681d      	ldr	r5, [r3, #0]
 8008d52:	e002      	b.n	8008d5a <_printf_i+0xf2>
 8008d54:	0669      	lsls	r1, r5, #25
 8008d56:	d5fb      	bpl.n	8008d50 <_printf_i+0xe8>
 8008d58:	881d      	ldrh	r5, [r3, #0]
 8008d5a:	4854      	ldr	r0, [pc, #336]	; (8008eac <_printf_i+0x244>)
 8008d5c:	2f6f      	cmp	r7, #111	; 0x6f
 8008d5e:	bf0c      	ite	eq
 8008d60:	2308      	moveq	r3, #8
 8008d62:	230a      	movne	r3, #10
 8008d64:	2100      	movs	r1, #0
 8008d66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d6a:	6866      	ldr	r6, [r4, #4]
 8008d6c:	60a6      	str	r6, [r4, #8]
 8008d6e:	2e00      	cmp	r6, #0
 8008d70:	bfa2      	ittt	ge
 8008d72:	6821      	ldrge	r1, [r4, #0]
 8008d74:	f021 0104 	bicge.w	r1, r1, #4
 8008d78:	6021      	strge	r1, [r4, #0]
 8008d7a:	b90d      	cbnz	r5, 8008d80 <_printf_i+0x118>
 8008d7c:	2e00      	cmp	r6, #0
 8008d7e:	d04d      	beq.n	8008e1c <_printf_i+0x1b4>
 8008d80:	4616      	mov	r6, r2
 8008d82:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d86:	fb03 5711 	mls	r7, r3, r1, r5
 8008d8a:	5dc7      	ldrb	r7, [r0, r7]
 8008d8c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d90:	462f      	mov	r7, r5
 8008d92:	42bb      	cmp	r3, r7
 8008d94:	460d      	mov	r5, r1
 8008d96:	d9f4      	bls.n	8008d82 <_printf_i+0x11a>
 8008d98:	2b08      	cmp	r3, #8
 8008d9a:	d10b      	bne.n	8008db4 <_printf_i+0x14c>
 8008d9c:	6823      	ldr	r3, [r4, #0]
 8008d9e:	07df      	lsls	r7, r3, #31
 8008da0:	d508      	bpl.n	8008db4 <_printf_i+0x14c>
 8008da2:	6923      	ldr	r3, [r4, #16]
 8008da4:	6861      	ldr	r1, [r4, #4]
 8008da6:	4299      	cmp	r1, r3
 8008da8:	bfde      	ittt	le
 8008daa:	2330      	movle	r3, #48	; 0x30
 8008dac:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008db0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008db4:	1b92      	subs	r2, r2, r6
 8008db6:	6122      	str	r2, [r4, #16]
 8008db8:	f8cd a000 	str.w	sl, [sp]
 8008dbc:	464b      	mov	r3, r9
 8008dbe:	aa03      	add	r2, sp, #12
 8008dc0:	4621      	mov	r1, r4
 8008dc2:	4640      	mov	r0, r8
 8008dc4:	f7ff fee2 	bl	8008b8c <_printf_common>
 8008dc8:	3001      	adds	r0, #1
 8008dca:	d14c      	bne.n	8008e66 <_printf_i+0x1fe>
 8008dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd0:	b004      	add	sp, #16
 8008dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dd6:	4835      	ldr	r0, [pc, #212]	; (8008eac <_printf_i+0x244>)
 8008dd8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008ddc:	6823      	ldr	r3, [r4, #0]
 8008dde:	680e      	ldr	r6, [r1, #0]
 8008de0:	061f      	lsls	r7, r3, #24
 8008de2:	f856 5b04 	ldr.w	r5, [r6], #4
 8008de6:	600e      	str	r6, [r1, #0]
 8008de8:	d514      	bpl.n	8008e14 <_printf_i+0x1ac>
 8008dea:	07d9      	lsls	r1, r3, #31
 8008dec:	bf44      	itt	mi
 8008dee:	f043 0320 	orrmi.w	r3, r3, #32
 8008df2:	6023      	strmi	r3, [r4, #0]
 8008df4:	b91d      	cbnz	r5, 8008dfe <_printf_i+0x196>
 8008df6:	6823      	ldr	r3, [r4, #0]
 8008df8:	f023 0320 	bic.w	r3, r3, #32
 8008dfc:	6023      	str	r3, [r4, #0]
 8008dfe:	2310      	movs	r3, #16
 8008e00:	e7b0      	b.n	8008d64 <_printf_i+0xfc>
 8008e02:	6823      	ldr	r3, [r4, #0]
 8008e04:	f043 0320 	orr.w	r3, r3, #32
 8008e08:	6023      	str	r3, [r4, #0]
 8008e0a:	2378      	movs	r3, #120	; 0x78
 8008e0c:	4828      	ldr	r0, [pc, #160]	; (8008eb0 <_printf_i+0x248>)
 8008e0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e12:	e7e3      	b.n	8008ddc <_printf_i+0x174>
 8008e14:	065e      	lsls	r6, r3, #25
 8008e16:	bf48      	it	mi
 8008e18:	b2ad      	uxthmi	r5, r5
 8008e1a:	e7e6      	b.n	8008dea <_printf_i+0x182>
 8008e1c:	4616      	mov	r6, r2
 8008e1e:	e7bb      	b.n	8008d98 <_printf_i+0x130>
 8008e20:	680b      	ldr	r3, [r1, #0]
 8008e22:	6826      	ldr	r6, [r4, #0]
 8008e24:	6960      	ldr	r0, [r4, #20]
 8008e26:	1d1d      	adds	r5, r3, #4
 8008e28:	600d      	str	r5, [r1, #0]
 8008e2a:	0635      	lsls	r5, r6, #24
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	d501      	bpl.n	8008e34 <_printf_i+0x1cc>
 8008e30:	6018      	str	r0, [r3, #0]
 8008e32:	e002      	b.n	8008e3a <_printf_i+0x1d2>
 8008e34:	0671      	lsls	r1, r6, #25
 8008e36:	d5fb      	bpl.n	8008e30 <_printf_i+0x1c8>
 8008e38:	8018      	strh	r0, [r3, #0]
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	6123      	str	r3, [r4, #16]
 8008e3e:	4616      	mov	r6, r2
 8008e40:	e7ba      	b.n	8008db8 <_printf_i+0x150>
 8008e42:	680b      	ldr	r3, [r1, #0]
 8008e44:	1d1a      	adds	r2, r3, #4
 8008e46:	600a      	str	r2, [r1, #0]
 8008e48:	681e      	ldr	r6, [r3, #0]
 8008e4a:	6862      	ldr	r2, [r4, #4]
 8008e4c:	2100      	movs	r1, #0
 8008e4e:	4630      	mov	r0, r6
 8008e50:	f7f7 f9ce 	bl	80001f0 <memchr>
 8008e54:	b108      	cbz	r0, 8008e5a <_printf_i+0x1f2>
 8008e56:	1b80      	subs	r0, r0, r6
 8008e58:	6060      	str	r0, [r4, #4]
 8008e5a:	6863      	ldr	r3, [r4, #4]
 8008e5c:	6123      	str	r3, [r4, #16]
 8008e5e:	2300      	movs	r3, #0
 8008e60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e64:	e7a8      	b.n	8008db8 <_printf_i+0x150>
 8008e66:	6923      	ldr	r3, [r4, #16]
 8008e68:	4632      	mov	r2, r6
 8008e6a:	4649      	mov	r1, r9
 8008e6c:	4640      	mov	r0, r8
 8008e6e:	47d0      	blx	sl
 8008e70:	3001      	adds	r0, #1
 8008e72:	d0ab      	beq.n	8008dcc <_printf_i+0x164>
 8008e74:	6823      	ldr	r3, [r4, #0]
 8008e76:	079b      	lsls	r3, r3, #30
 8008e78:	d413      	bmi.n	8008ea2 <_printf_i+0x23a>
 8008e7a:	68e0      	ldr	r0, [r4, #12]
 8008e7c:	9b03      	ldr	r3, [sp, #12]
 8008e7e:	4298      	cmp	r0, r3
 8008e80:	bfb8      	it	lt
 8008e82:	4618      	movlt	r0, r3
 8008e84:	e7a4      	b.n	8008dd0 <_printf_i+0x168>
 8008e86:	2301      	movs	r3, #1
 8008e88:	4632      	mov	r2, r6
 8008e8a:	4649      	mov	r1, r9
 8008e8c:	4640      	mov	r0, r8
 8008e8e:	47d0      	blx	sl
 8008e90:	3001      	adds	r0, #1
 8008e92:	d09b      	beq.n	8008dcc <_printf_i+0x164>
 8008e94:	3501      	adds	r5, #1
 8008e96:	68e3      	ldr	r3, [r4, #12]
 8008e98:	9903      	ldr	r1, [sp, #12]
 8008e9a:	1a5b      	subs	r3, r3, r1
 8008e9c:	42ab      	cmp	r3, r5
 8008e9e:	dcf2      	bgt.n	8008e86 <_printf_i+0x21e>
 8008ea0:	e7eb      	b.n	8008e7a <_printf_i+0x212>
 8008ea2:	2500      	movs	r5, #0
 8008ea4:	f104 0619 	add.w	r6, r4, #25
 8008ea8:	e7f5      	b.n	8008e96 <_printf_i+0x22e>
 8008eaa:	bf00      	nop
 8008eac:	0800b6a2 	.word	0x0800b6a2
 8008eb0:	0800b6b3 	.word	0x0800b6b3

08008eb4 <_puts_r>:
 8008eb4:	b570      	push	{r4, r5, r6, lr}
 8008eb6:	460e      	mov	r6, r1
 8008eb8:	4605      	mov	r5, r0
 8008eba:	b118      	cbz	r0, 8008ec4 <_puts_r+0x10>
 8008ebc:	6983      	ldr	r3, [r0, #24]
 8008ebe:	b90b      	cbnz	r3, 8008ec4 <_puts_r+0x10>
 8008ec0:	f001 f90c 	bl	800a0dc <__sinit>
 8008ec4:	69ab      	ldr	r3, [r5, #24]
 8008ec6:	68ac      	ldr	r4, [r5, #8]
 8008ec8:	b913      	cbnz	r3, 8008ed0 <_puts_r+0x1c>
 8008eca:	4628      	mov	r0, r5
 8008ecc:	f001 f906 	bl	800a0dc <__sinit>
 8008ed0:	4b2c      	ldr	r3, [pc, #176]	; (8008f84 <_puts_r+0xd0>)
 8008ed2:	429c      	cmp	r4, r3
 8008ed4:	d120      	bne.n	8008f18 <_puts_r+0x64>
 8008ed6:	686c      	ldr	r4, [r5, #4]
 8008ed8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008eda:	07db      	lsls	r3, r3, #31
 8008edc:	d405      	bmi.n	8008eea <_puts_r+0x36>
 8008ede:	89a3      	ldrh	r3, [r4, #12]
 8008ee0:	0598      	lsls	r0, r3, #22
 8008ee2:	d402      	bmi.n	8008eea <_puts_r+0x36>
 8008ee4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ee6:	f001 f99c 	bl	800a222 <__retarget_lock_acquire_recursive>
 8008eea:	89a3      	ldrh	r3, [r4, #12]
 8008eec:	0719      	lsls	r1, r3, #28
 8008eee:	d51d      	bpl.n	8008f2c <_puts_r+0x78>
 8008ef0:	6923      	ldr	r3, [r4, #16]
 8008ef2:	b1db      	cbz	r3, 8008f2c <_puts_r+0x78>
 8008ef4:	3e01      	subs	r6, #1
 8008ef6:	68a3      	ldr	r3, [r4, #8]
 8008ef8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008efc:	3b01      	subs	r3, #1
 8008efe:	60a3      	str	r3, [r4, #8]
 8008f00:	bb39      	cbnz	r1, 8008f52 <_puts_r+0x9e>
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	da38      	bge.n	8008f78 <_puts_r+0xc4>
 8008f06:	4622      	mov	r2, r4
 8008f08:	210a      	movs	r1, #10
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	f000 f894 	bl	8009038 <__swbuf_r>
 8008f10:	3001      	adds	r0, #1
 8008f12:	d011      	beq.n	8008f38 <_puts_r+0x84>
 8008f14:	250a      	movs	r5, #10
 8008f16:	e011      	b.n	8008f3c <_puts_r+0x88>
 8008f18:	4b1b      	ldr	r3, [pc, #108]	; (8008f88 <_puts_r+0xd4>)
 8008f1a:	429c      	cmp	r4, r3
 8008f1c:	d101      	bne.n	8008f22 <_puts_r+0x6e>
 8008f1e:	68ac      	ldr	r4, [r5, #8]
 8008f20:	e7da      	b.n	8008ed8 <_puts_r+0x24>
 8008f22:	4b1a      	ldr	r3, [pc, #104]	; (8008f8c <_puts_r+0xd8>)
 8008f24:	429c      	cmp	r4, r3
 8008f26:	bf08      	it	eq
 8008f28:	68ec      	ldreq	r4, [r5, #12]
 8008f2a:	e7d5      	b.n	8008ed8 <_puts_r+0x24>
 8008f2c:	4621      	mov	r1, r4
 8008f2e:	4628      	mov	r0, r5
 8008f30:	f000 f8d4 	bl	80090dc <__swsetup_r>
 8008f34:	2800      	cmp	r0, #0
 8008f36:	d0dd      	beq.n	8008ef4 <_puts_r+0x40>
 8008f38:	f04f 35ff 	mov.w	r5, #4294967295
 8008f3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f3e:	07da      	lsls	r2, r3, #31
 8008f40:	d405      	bmi.n	8008f4e <_puts_r+0x9a>
 8008f42:	89a3      	ldrh	r3, [r4, #12]
 8008f44:	059b      	lsls	r3, r3, #22
 8008f46:	d402      	bmi.n	8008f4e <_puts_r+0x9a>
 8008f48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f4a:	f001 f96b 	bl	800a224 <__retarget_lock_release_recursive>
 8008f4e:	4628      	mov	r0, r5
 8008f50:	bd70      	pop	{r4, r5, r6, pc}
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	da04      	bge.n	8008f60 <_puts_r+0xac>
 8008f56:	69a2      	ldr	r2, [r4, #24]
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	dc06      	bgt.n	8008f6a <_puts_r+0xb6>
 8008f5c:	290a      	cmp	r1, #10
 8008f5e:	d004      	beq.n	8008f6a <_puts_r+0xb6>
 8008f60:	6823      	ldr	r3, [r4, #0]
 8008f62:	1c5a      	adds	r2, r3, #1
 8008f64:	6022      	str	r2, [r4, #0]
 8008f66:	7019      	strb	r1, [r3, #0]
 8008f68:	e7c5      	b.n	8008ef6 <_puts_r+0x42>
 8008f6a:	4622      	mov	r2, r4
 8008f6c:	4628      	mov	r0, r5
 8008f6e:	f000 f863 	bl	8009038 <__swbuf_r>
 8008f72:	3001      	adds	r0, #1
 8008f74:	d1bf      	bne.n	8008ef6 <_puts_r+0x42>
 8008f76:	e7df      	b.n	8008f38 <_puts_r+0x84>
 8008f78:	6823      	ldr	r3, [r4, #0]
 8008f7a:	250a      	movs	r5, #10
 8008f7c:	1c5a      	adds	r2, r3, #1
 8008f7e:	6022      	str	r2, [r4, #0]
 8008f80:	701d      	strb	r5, [r3, #0]
 8008f82:	e7db      	b.n	8008f3c <_puts_r+0x88>
 8008f84:	0800b778 	.word	0x0800b778
 8008f88:	0800b798 	.word	0x0800b798
 8008f8c:	0800b758 	.word	0x0800b758

08008f90 <puts>:
 8008f90:	4b02      	ldr	r3, [pc, #8]	; (8008f9c <puts+0xc>)
 8008f92:	4601      	mov	r1, r0
 8008f94:	6818      	ldr	r0, [r3, #0]
 8008f96:	f7ff bf8d 	b.w	8008eb4 <_puts_r>
 8008f9a:	bf00      	nop
 8008f9c:	20000310 	.word	0x20000310

08008fa0 <realloc>:
 8008fa0:	4b02      	ldr	r3, [pc, #8]	; (8008fac <realloc+0xc>)
 8008fa2:	460a      	mov	r2, r1
 8008fa4:	4601      	mov	r1, r0
 8008fa6:	6818      	ldr	r0, [r3, #0]
 8008fa8:	f001 bd3a 	b.w	800aa20 <_realloc_r>
 8008fac:	20000310 	.word	0x20000310

08008fb0 <_sbrk_r>:
 8008fb0:	b538      	push	{r3, r4, r5, lr}
 8008fb2:	4d06      	ldr	r5, [pc, #24]	; (8008fcc <_sbrk_r+0x1c>)
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	4608      	mov	r0, r1
 8008fba:	602b      	str	r3, [r5, #0]
 8008fbc:	f7f8 fe24 	bl	8001c08 <_sbrk>
 8008fc0:	1c43      	adds	r3, r0, #1
 8008fc2:	d102      	bne.n	8008fca <_sbrk_r+0x1a>
 8008fc4:	682b      	ldr	r3, [r5, #0]
 8008fc6:	b103      	cbz	r3, 8008fca <_sbrk_r+0x1a>
 8008fc8:	6023      	str	r3, [r4, #0]
 8008fca:	bd38      	pop	{r3, r4, r5, pc}
 8008fcc:	2000075c 	.word	0x2000075c

08008fd0 <strncpy>:
 8008fd0:	b510      	push	{r4, lr}
 8008fd2:	3901      	subs	r1, #1
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	b132      	cbz	r2, 8008fe6 <strncpy+0x16>
 8008fd8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008fdc:	f803 4b01 	strb.w	r4, [r3], #1
 8008fe0:	3a01      	subs	r2, #1
 8008fe2:	2c00      	cmp	r4, #0
 8008fe4:	d1f7      	bne.n	8008fd6 <strncpy+0x6>
 8008fe6:	441a      	add	r2, r3
 8008fe8:	2100      	movs	r1, #0
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d100      	bne.n	8008ff0 <strncpy+0x20>
 8008fee:	bd10      	pop	{r4, pc}
 8008ff0:	f803 1b01 	strb.w	r1, [r3], #1
 8008ff4:	e7f9      	b.n	8008fea <strncpy+0x1a>
	...

08008ff8 <_vsiprintf_r>:
 8008ff8:	b500      	push	{lr}
 8008ffa:	b09b      	sub	sp, #108	; 0x6c
 8008ffc:	9100      	str	r1, [sp, #0]
 8008ffe:	9104      	str	r1, [sp, #16]
 8009000:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009004:	9105      	str	r1, [sp, #20]
 8009006:	9102      	str	r1, [sp, #8]
 8009008:	4905      	ldr	r1, [pc, #20]	; (8009020 <_vsiprintf_r+0x28>)
 800900a:	9103      	str	r1, [sp, #12]
 800900c:	4669      	mov	r1, sp
 800900e:	f001 fd89 	bl	800ab24 <_svfiprintf_r>
 8009012:	9b00      	ldr	r3, [sp, #0]
 8009014:	2200      	movs	r2, #0
 8009016:	701a      	strb	r2, [r3, #0]
 8009018:	b01b      	add	sp, #108	; 0x6c
 800901a:	f85d fb04 	ldr.w	pc, [sp], #4
 800901e:	bf00      	nop
 8009020:	ffff0208 	.word	0xffff0208

08009024 <vsiprintf>:
 8009024:	4613      	mov	r3, r2
 8009026:	460a      	mov	r2, r1
 8009028:	4601      	mov	r1, r0
 800902a:	4802      	ldr	r0, [pc, #8]	; (8009034 <vsiprintf+0x10>)
 800902c:	6800      	ldr	r0, [r0, #0]
 800902e:	f7ff bfe3 	b.w	8008ff8 <_vsiprintf_r>
 8009032:	bf00      	nop
 8009034:	20000310 	.word	0x20000310

08009038 <__swbuf_r>:
 8009038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800903a:	460e      	mov	r6, r1
 800903c:	4614      	mov	r4, r2
 800903e:	4605      	mov	r5, r0
 8009040:	b118      	cbz	r0, 800904a <__swbuf_r+0x12>
 8009042:	6983      	ldr	r3, [r0, #24]
 8009044:	b90b      	cbnz	r3, 800904a <__swbuf_r+0x12>
 8009046:	f001 f849 	bl	800a0dc <__sinit>
 800904a:	4b21      	ldr	r3, [pc, #132]	; (80090d0 <__swbuf_r+0x98>)
 800904c:	429c      	cmp	r4, r3
 800904e:	d12b      	bne.n	80090a8 <__swbuf_r+0x70>
 8009050:	686c      	ldr	r4, [r5, #4]
 8009052:	69a3      	ldr	r3, [r4, #24]
 8009054:	60a3      	str	r3, [r4, #8]
 8009056:	89a3      	ldrh	r3, [r4, #12]
 8009058:	071a      	lsls	r2, r3, #28
 800905a:	d52f      	bpl.n	80090bc <__swbuf_r+0x84>
 800905c:	6923      	ldr	r3, [r4, #16]
 800905e:	b36b      	cbz	r3, 80090bc <__swbuf_r+0x84>
 8009060:	6923      	ldr	r3, [r4, #16]
 8009062:	6820      	ldr	r0, [r4, #0]
 8009064:	1ac0      	subs	r0, r0, r3
 8009066:	6963      	ldr	r3, [r4, #20]
 8009068:	b2f6      	uxtb	r6, r6
 800906a:	4283      	cmp	r3, r0
 800906c:	4637      	mov	r7, r6
 800906e:	dc04      	bgt.n	800907a <__swbuf_r+0x42>
 8009070:	4621      	mov	r1, r4
 8009072:	4628      	mov	r0, r5
 8009074:	f000 ff9e 	bl	8009fb4 <_fflush_r>
 8009078:	bb30      	cbnz	r0, 80090c8 <__swbuf_r+0x90>
 800907a:	68a3      	ldr	r3, [r4, #8]
 800907c:	3b01      	subs	r3, #1
 800907e:	60a3      	str	r3, [r4, #8]
 8009080:	6823      	ldr	r3, [r4, #0]
 8009082:	1c5a      	adds	r2, r3, #1
 8009084:	6022      	str	r2, [r4, #0]
 8009086:	701e      	strb	r6, [r3, #0]
 8009088:	6963      	ldr	r3, [r4, #20]
 800908a:	3001      	adds	r0, #1
 800908c:	4283      	cmp	r3, r0
 800908e:	d004      	beq.n	800909a <__swbuf_r+0x62>
 8009090:	89a3      	ldrh	r3, [r4, #12]
 8009092:	07db      	lsls	r3, r3, #31
 8009094:	d506      	bpl.n	80090a4 <__swbuf_r+0x6c>
 8009096:	2e0a      	cmp	r6, #10
 8009098:	d104      	bne.n	80090a4 <__swbuf_r+0x6c>
 800909a:	4621      	mov	r1, r4
 800909c:	4628      	mov	r0, r5
 800909e:	f000 ff89 	bl	8009fb4 <_fflush_r>
 80090a2:	b988      	cbnz	r0, 80090c8 <__swbuf_r+0x90>
 80090a4:	4638      	mov	r0, r7
 80090a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090a8:	4b0a      	ldr	r3, [pc, #40]	; (80090d4 <__swbuf_r+0x9c>)
 80090aa:	429c      	cmp	r4, r3
 80090ac:	d101      	bne.n	80090b2 <__swbuf_r+0x7a>
 80090ae:	68ac      	ldr	r4, [r5, #8]
 80090b0:	e7cf      	b.n	8009052 <__swbuf_r+0x1a>
 80090b2:	4b09      	ldr	r3, [pc, #36]	; (80090d8 <__swbuf_r+0xa0>)
 80090b4:	429c      	cmp	r4, r3
 80090b6:	bf08      	it	eq
 80090b8:	68ec      	ldreq	r4, [r5, #12]
 80090ba:	e7ca      	b.n	8009052 <__swbuf_r+0x1a>
 80090bc:	4621      	mov	r1, r4
 80090be:	4628      	mov	r0, r5
 80090c0:	f000 f80c 	bl	80090dc <__swsetup_r>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	d0cb      	beq.n	8009060 <__swbuf_r+0x28>
 80090c8:	f04f 37ff 	mov.w	r7, #4294967295
 80090cc:	e7ea      	b.n	80090a4 <__swbuf_r+0x6c>
 80090ce:	bf00      	nop
 80090d0:	0800b778 	.word	0x0800b778
 80090d4:	0800b798 	.word	0x0800b798
 80090d8:	0800b758 	.word	0x0800b758

080090dc <__swsetup_r>:
 80090dc:	4b32      	ldr	r3, [pc, #200]	; (80091a8 <__swsetup_r+0xcc>)
 80090de:	b570      	push	{r4, r5, r6, lr}
 80090e0:	681d      	ldr	r5, [r3, #0]
 80090e2:	4606      	mov	r6, r0
 80090e4:	460c      	mov	r4, r1
 80090e6:	b125      	cbz	r5, 80090f2 <__swsetup_r+0x16>
 80090e8:	69ab      	ldr	r3, [r5, #24]
 80090ea:	b913      	cbnz	r3, 80090f2 <__swsetup_r+0x16>
 80090ec:	4628      	mov	r0, r5
 80090ee:	f000 fff5 	bl	800a0dc <__sinit>
 80090f2:	4b2e      	ldr	r3, [pc, #184]	; (80091ac <__swsetup_r+0xd0>)
 80090f4:	429c      	cmp	r4, r3
 80090f6:	d10f      	bne.n	8009118 <__swsetup_r+0x3c>
 80090f8:	686c      	ldr	r4, [r5, #4]
 80090fa:	89a3      	ldrh	r3, [r4, #12]
 80090fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009100:	0719      	lsls	r1, r3, #28
 8009102:	d42c      	bmi.n	800915e <__swsetup_r+0x82>
 8009104:	06dd      	lsls	r5, r3, #27
 8009106:	d411      	bmi.n	800912c <__swsetup_r+0x50>
 8009108:	2309      	movs	r3, #9
 800910a:	6033      	str	r3, [r6, #0]
 800910c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009110:	81a3      	strh	r3, [r4, #12]
 8009112:	f04f 30ff 	mov.w	r0, #4294967295
 8009116:	e03e      	b.n	8009196 <__swsetup_r+0xba>
 8009118:	4b25      	ldr	r3, [pc, #148]	; (80091b0 <__swsetup_r+0xd4>)
 800911a:	429c      	cmp	r4, r3
 800911c:	d101      	bne.n	8009122 <__swsetup_r+0x46>
 800911e:	68ac      	ldr	r4, [r5, #8]
 8009120:	e7eb      	b.n	80090fa <__swsetup_r+0x1e>
 8009122:	4b24      	ldr	r3, [pc, #144]	; (80091b4 <__swsetup_r+0xd8>)
 8009124:	429c      	cmp	r4, r3
 8009126:	bf08      	it	eq
 8009128:	68ec      	ldreq	r4, [r5, #12]
 800912a:	e7e6      	b.n	80090fa <__swsetup_r+0x1e>
 800912c:	0758      	lsls	r0, r3, #29
 800912e:	d512      	bpl.n	8009156 <__swsetup_r+0x7a>
 8009130:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009132:	b141      	cbz	r1, 8009146 <__swsetup_r+0x6a>
 8009134:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009138:	4299      	cmp	r1, r3
 800913a:	d002      	beq.n	8009142 <__swsetup_r+0x66>
 800913c:	4630      	mov	r0, r6
 800913e:	f7ff f9a5 	bl	800848c <_free_r>
 8009142:	2300      	movs	r3, #0
 8009144:	6363      	str	r3, [r4, #52]	; 0x34
 8009146:	89a3      	ldrh	r3, [r4, #12]
 8009148:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800914c:	81a3      	strh	r3, [r4, #12]
 800914e:	2300      	movs	r3, #0
 8009150:	6063      	str	r3, [r4, #4]
 8009152:	6923      	ldr	r3, [r4, #16]
 8009154:	6023      	str	r3, [r4, #0]
 8009156:	89a3      	ldrh	r3, [r4, #12]
 8009158:	f043 0308 	orr.w	r3, r3, #8
 800915c:	81a3      	strh	r3, [r4, #12]
 800915e:	6923      	ldr	r3, [r4, #16]
 8009160:	b94b      	cbnz	r3, 8009176 <__swsetup_r+0x9a>
 8009162:	89a3      	ldrh	r3, [r4, #12]
 8009164:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009168:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800916c:	d003      	beq.n	8009176 <__swsetup_r+0x9a>
 800916e:	4621      	mov	r1, r4
 8009170:	4630      	mov	r0, r6
 8009172:	f001 f87d 	bl	800a270 <__smakebuf_r>
 8009176:	89a0      	ldrh	r0, [r4, #12]
 8009178:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800917c:	f010 0301 	ands.w	r3, r0, #1
 8009180:	d00a      	beq.n	8009198 <__swsetup_r+0xbc>
 8009182:	2300      	movs	r3, #0
 8009184:	60a3      	str	r3, [r4, #8]
 8009186:	6963      	ldr	r3, [r4, #20]
 8009188:	425b      	negs	r3, r3
 800918a:	61a3      	str	r3, [r4, #24]
 800918c:	6923      	ldr	r3, [r4, #16]
 800918e:	b943      	cbnz	r3, 80091a2 <__swsetup_r+0xc6>
 8009190:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009194:	d1ba      	bne.n	800910c <__swsetup_r+0x30>
 8009196:	bd70      	pop	{r4, r5, r6, pc}
 8009198:	0781      	lsls	r1, r0, #30
 800919a:	bf58      	it	pl
 800919c:	6963      	ldrpl	r3, [r4, #20]
 800919e:	60a3      	str	r3, [r4, #8]
 80091a0:	e7f4      	b.n	800918c <__swsetup_r+0xb0>
 80091a2:	2000      	movs	r0, #0
 80091a4:	e7f7      	b.n	8009196 <__swsetup_r+0xba>
 80091a6:	bf00      	nop
 80091a8:	20000310 	.word	0x20000310
 80091ac:	0800b778 	.word	0x0800b778
 80091b0:	0800b798 	.word	0x0800b798
 80091b4:	0800b758 	.word	0x0800b758

080091b8 <quorem>:
 80091b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091bc:	6903      	ldr	r3, [r0, #16]
 80091be:	690c      	ldr	r4, [r1, #16]
 80091c0:	42a3      	cmp	r3, r4
 80091c2:	4607      	mov	r7, r0
 80091c4:	f2c0 8081 	blt.w	80092ca <quorem+0x112>
 80091c8:	3c01      	subs	r4, #1
 80091ca:	f101 0814 	add.w	r8, r1, #20
 80091ce:	f100 0514 	add.w	r5, r0, #20
 80091d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091d6:	9301      	str	r3, [sp, #4]
 80091d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80091dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091e0:	3301      	adds	r3, #1
 80091e2:	429a      	cmp	r2, r3
 80091e4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80091e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80091ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80091f0:	d331      	bcc.n	8009256 <quorem+0x9e>
 80091f2:	f04f 0e00 	mov.w	lr, #0
 80091f6:	4640      	mov	r0, r8
 80091f8:	46ac      	mov	ip, r5
 80091fa:	46f2      	mov	sl, lr
 80091fc:	f850 2b04 	ldr.w	r2, [r0], #4
 8009200:	b293      	uxth	r3, r2
 8009202:	fb06 e303 	mla	r3, r6, r3, lr
 8009206:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800920a:	b29b      	uxth	r3, r3
 800920c:	ebaa 0303 	sub.w	r3, sl, r3
 8009210:	0c12      	lsrs	r2, r2, #16
 8009212:	f8dc a000 	ldr.w	sl, [ip]
 8009216:	fb06 e202 	mla	r2, r6, r2, lr
 800921a:	fa13 f38a 	uxtah	r3, r3, sl
 800921e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009222:	fa1f fa82 	uxth.w	sl, r2
 8009226:	f8dc 2000 	ldr.w	r2, [ip]
 800922a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800922e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009232:	b29b      	uxth	r3, r3
 8009234:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009238:	4581      	cmp	r9, r0
 800923a:	f84c 3b04 	str.w	r3, [ip], #4
 800923e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009242:	d2db      	bcs.n	80091fc <quorem+0x44>
 8009244:	f855 300b 	ldr.w	r3, [r5, fp]
 8009248:	b92b      	cbnz	r3, 8009256 <quorem+0x9e>
 800924a:	9b01      	ldr	r3, [sp, #4]
 800924c:	3b04      	subs	r3, #4
 800924e:	429d      	cmp	r5, r3
 8009250:	461a      	mov	r2, r3
 8009252:	d32e      	bcc.n	80092b2 <quorem+0xfa>
 8009254:	613c      	str	r4, [r7, #16]
 8009256:	4638      	mov	r0, r7
 8009258:	f001 fae2 	bl	800a820 <__mcmp>
 800925c:	2800      	cmp	r0, #0
 800925e:	db24      	blt.n	80092aa <quorem+0xf2>
 8009260:	3601      	adds	r6, #1
 8009262:	4628      	mov	r0, r5
 8009264:	f04f 0c00 	mov.w	ip, #0
 8009268:	f858 2b04 	ldr.w	r2, [r8], #4
 800926c:	f8d0 e000 	ldr.w	lr, [r0]
 8009270:	b293      	uxth	r3, r2
 8009272:	ebac 0303 	sub.w	r3, ip, r3
 8009276:	0c12      	lsrs	r2, r2, #16
 8009278:	fa13 f38e 	uxtah	r3, r3, lr
 800927c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009280:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009284:	b29b      	uxth	r3, r3
 8009286:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800928a:	45c1      	cmp	r9, r8
 800928c:	f840 3b04 	str.w	r3, [r0], #4
 8009290:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009294:	d2e8      	bcs.n	8009268 <quorem+0xb0>
 8009296:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800929a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800929e:	b922      	cbnz	r2, 80092aa <quorem+0xf2>
 80092a0:	3b04      	subs	r3, #4
 80092a2:	429d      	cmp	r5, r3
 80092a4:	461a      	mov	r2, r3
 80092a6:	d30a      	bcc.n	80092be <quorem+0x106>
 80092a8:	613c      	str	r4, [r7, #16]
 80092aa:	4630      	mov	r0, r6
 80092ac:	b003      	add	sp, #12
 80092ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092b2:	6812      	ldr	r2, [r2, #0]
 80092b4:	3b04      	subs	r3, #4
 80092b6:	2a00      	cmp	r2, #0
 80092b8:	d1cc      	bne.n	8009254 <quorem+0x9c>
 80092ba:	3c01      	subs	r4, #1
 80092bc:	e7c7      	b.n	800924e <quorem+0x96>
 80092be:	6812      	ldr	r2, [r2, #0]
 80092c0:	3b04      	subs	r3, #4
 80092c2:	2a00      	cmp	r2, #0
 80092c4:	d1f0      	bne.n	80092a8 <quorem+0xf0>
 80092c6:	3c01      	subs	r4, #1
 80092c8:	e7eb      	b.n	80092a2 <quorem+0xea>
 80092ca:	2000      	movs	r0, #0
 80092cc:	e7ee      	b.n	80092ac <quorem+0xf4>
	...

080092d0 <_dtoa_r>:
 80092d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092d4:	ed2d 8b02 	vpush	{d8}
 80092d8:	ec57 6b10 	vmov	r6, r7, d0
 80092dc:	b095      	sub	sp, #84	; 0x54
 80092de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80092e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80092e4:	9105      	str	r1, [sp, #20]
 80092e6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80092ea:	4604      	mov	r4, r0
 80092ec:	9209      	str	r2, [sp, #36]	; 0x24
 80092ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80092f0:	b975      	cbnz	r5, 8009310 <_dtoa_r+0x40>
 80092f2:	2010      	movs	r0, #16
 80092f4:	f7ff f8a2 	bl	800843c <malloc>
 80092f8:	4602      	mov	r2, r0
 80092fa:	6260      	str	r0, [r4, #36]	; 0x24
 80092fc:	b920      	cbnz	r0, 8009308 <_dtoa_r+0x38>
 80092fe:	4bb2      	ldr	r3, [pc, #712]	; (80095c8 <_dtoa_r+0x2f8>)
 8009300:	21ea      	movs	r1, #234	; 0xea
 8009302:	48b2      	ldr	r0, [pc, #712]	; (80095cc <_dtoa_r+0x2fc>)
 8009304:	f001 fd64 	bl	800add0 <__assert_func>
 8009308:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800930c:	6005      	str	r5, [r0, #0]
 800930e:	60c5      	str	r5, [r0, #12]
 8009310:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009312:	6819      	ldr	r1, [r3, #0]
 8009314:	b151      	cbz	r1, 800932c <_dtoa_r+0x5c>
 8009316:	685a      	ldr	r2, [r3, #4]
 8009318:	604a      	str	r2, [r1, #4]
 800931a:	2301      	movs	r3, #1
 800931c:	4093      	lsls	r3, r2
 800931e:	608b      	str	r3, [r1, #8]
 8009320:	4620      	mov	r0, r4
 8009322:	f001 f83f 	bl	800a3a4 <_Bfree>
 8009326:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009328:	2200      	movs	r2, #0
 800932a:	601a      	str	r2, [r3, #0]
 800932c:	1e3b      	subs	r3, r7, #0
 800932e:	bfb9      	ittee	lt
 8009330:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009334:	9303      	strlt	r3, [sp, #12]
 8009336:	2300      	movge	r3, #0
 8009338:	f8c8 3000 	strge.w	r3, [r8]
 800933c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009340:	4ba3      	ldr	r3, [pc, #652]	; (80095d0 <_dtoa_r+0x300>)
 8009342:	bfbc      	itt	lt
 8009344:	2201      	movlt	r2, #1
 8009346:	f8c8 2000 	strlt.w	r2, [r8]
 800934a:	ea33 0309 	bics.w	r3, r3, r9
 800934e:	d11b      	bne.n	8009388 <_dtoa_r+0xb8>
 8009350:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009352:	f242 730f 	movw	r3, #9999	; 0x270f
 8009356:	6013      	str	r3, [r2, #0]
 8009358:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800935c:	4333      	orrs	r3, r6
 800935e:	f000 857a 	beq.w	8009e56 <_dtoa_r+0xb86>
 8009362:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009364:	b963      	cbnz	r3, 8009380 <_dtoa_r+0xb0>
 8009366:	4b9b      	ldr	r3, [pc, #620]	; (80095d4 <_dtoa_r+0x304>)
 8009368:	e024      	b.n	80093b4 <_dtoa_r+0xe4>
 800936a:	4b9b      	ldr	r3, [pc, #620]	; (80095d8 <_dtoa_r+0x308>)
 800936c:	9300      	str	r3, [sp, #0]
 800936e:	3308      	adds	r3, #8
 8009370:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009372:	6013      	str	r3, [r2, #0]
 8009374:	9800      	ldr	r0, [sp, #0]
 8009376:	b015      	add	sp, #84	; 0x54
 8009378:	ecbd 8b02 	vpop	{d8}
 800937c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009380:	4b94      	ldr	r3, [pc, #592]	; (80095d4 <_dtoa_r+0x304>)
 8009382:	9300      	str	r3, [sp, #0]
 8009384:	3303      	adds	r3, #3
 8009386:	e7f3      	b.n	8009370 <_dtoa_r+0xa0>
 8009388:	ed9d 7b02 	vldr	d7, [sp, #8]
 800938c:	2200      	movs	r2, #0
 800938e:	ec51 0b17 	vmov	r0, r1, d7
 8009392:	2300      	movs	r3, #0
 8009394:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009398:	f7f7 fb9e 	bl	8000ad8 <__aeabi_dcmpeq>
 800939c:	4680      	mov	r8, r0
 800939e:	b158      	cbz	r0, 80093b8 <_dtoa_r+0xe8>
 80093a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093a2:	2301      	movs	r3, #1
 80093a4:	6013      	str	r3, [r2, #0]
 80093a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	f000 8551 	beq.w	8009e50 <_dtoa_r+0xb80>
 80093ae:	488b      	ldr	r0, [pc, #556]	; (80095dc <_dtoa_r+0x30c>)
 80093b0:	6018      	str	r0, [r3, #0]
 80093b2:	1e43      	subs	r3, r0, #1
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	e7dd      	b.n	8009374 <_dtoa_r+0xa4>
 80093b8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80093bc:	aa12      	add	r2, sp, #72	; 0x48
 80093be:	a913      	add	r1, sp, #76	; 0x4c
 80093c0:	4620      	mov	r0, r4
 80093c2:	f001 fad1 	bl	800a968 <__d2b>
 80093c6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80093ca:	4683      	mov	fp, r0
 80093cc:	2d00      	cmp	r5, #0
 80093ce:	d07c      	beq.n	80094ca <_dtoa_r+0x1fa>
 80093d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093d2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80093d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093da:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80093de:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80093e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80093e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80093ea:	4b7d      	ldr	r3, [pc, #500]	; (80095e0 <_dtoa_r+0x310>)
 80093ec:	2200      	movs	r2, #0
 80093ee:	4630      	mov	r0, r6
 80093f0:	4639      	mov	r1, r7
 80093f2:	f7f6 ff51 	bl	8000298 <__aeabi_dsub>
 80093f6:	a36e      	add	r3, pc, #440	; (adr r3, 80095b0 <_dtoa_r+0x2e0>)
 80093f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fc:	f7f7 f904 	bl	8000608 <__aeabi_dmul>
 8009400:	a36d      	add	r3, pc, #436	; (adr r3, 80095b8 <_dtoa_r+0x2e8>)
 8009402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009406:	f7f6 ff49 	bl	800029c <__adddf3>
 800940a:	4606      	mov	r6, r0
 800940c:	4628      	mov	r0, r5
 800940e:	460f      	mov	r7, r1
 8009410:	f7f7 f890 	bl	8000534 <__aeabi_i2d>
 8009414:	a36a      	add	r3, pc, #424	; (adr r3, 80095c0 <_dtoa_r+0x2f0>)
 8009416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800941a:	f7f7 f8f5 	bl	8000608 <__aeabi_dmul>
 800941e:	4602      	mov	r2, r0
 8009420:	460b      	mov	r3, r1
 8009422:	4630      	mov	r0, r6
 8009424:	4639      	mov	r1, r7
 8009426:	f7f6 ff39 	bl	800029c <__adddf3>
 800942a:	4606      	mov	r6, r0
 800942c:	460f      	mov	r7, r1
 800942e:	f7f7 fb9b 	bl	8000b68 <__aeabi_d2iz>
 8009432:	2200      	movs	r2, #0
 8009434:	4682      	mov	sl, r0
 8009436:	2300      	movs	r3, #0
 8009438:	4630      	mov	r0, r6
 800943a:	4639      	mov	r1, r7
 800943c:	f7f7 fb56 	bl	8000aec <__aeabi_dcmplt>
 8009440:	b148      	cbz	r0, 8009456 <_dtoa_r+0x186>
 8009442:	4650      	mov	r0, sl
 8009444:	f7f7 f876 	bl	8000534 <__aeabi_i2d>
 8009448:	4632      	mov	r2, r6
 800944a:	463b      	mov	r3, r7
 800944c:	f7f7 fb44 	bl	8000ad8 <__aeabi_dcmpeq>
 8009450:	b908      	cbnz	r0, 8009456 <_dtoa_r+0x186>
 8009452:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009456:	f1ba 0f16 	cmp.w	sl, #22
 800945a:	d854      	bhi.n	8009506 <_dtoa_r+0x236>
 800945c:	4b61      	ldr	r3, [pc, #388]	; (80095e4 <_dtoa_r+0x314>)
 800945e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009466:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800946a:	f7f7 fb3f 	bl	8000aec <__aeabi_dcmplt>
 800946e:	2800      	cmp	r0, #0
 8009470:	d04b      	beq.n	800950a <_dtoa_r+0x23a>
 8009472:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009476:	2300      	movs	r3, #0
 8009478:	930e      	str	r3, [sp, #56]	; 0x38
 800947a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800947c:	1b5d      	subs	r5, r3, r5
 800947e:	1e6b      	subs	r3, r5, #1
 8009480:	9304      	str	r3, [sp, #16]
 8009482:	bf43      	ittte	mi
 8009484:	2300      	movmi	r3, #0
 8009486:	f1c5 0801 	rsbmi	r8, r5, #1
 800948a:	9304      	strmi	r3, [sp, #16]
 800948c:	f04f 0800 	movpl.w	r8, #0
 8009490:	f1ba 0f00 	cmp.w	sl, #0
 8009494:	db3b      	blt.n	800950e <_dtoa_r+0x23e>
 8009496:	9b04      	ldr	r3, [sp, #16]
 8009498:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800949c:	4453      	add	r3, sl
 800949e:	9304      	str	r3, [sp, #16]
 80094a0:	2300      	movs	r3, #0
 80094a2:	9306      	str	r3, [sp, #24]
 80094a4:	9b05      	ldr	r3, [sp, #20]
 80094a6:	2b09      	cmp	r3, #9
 80094a8:	d869      	bhi.n	800957e <_dtoa_r+0x2ae>
 80094aa:	2b05      	cmp	r3, #5
 80094ac:	bfc4      	itt	gt
 80094ae:	3b04      	subgt	r3, #4
 80094b0:	9305      	strgt	r3, [sp, #20]
 80094b2:	9b05      	ldr	r3, [sp, #20]
 80094b4:	f1a3 0302 	sub.w	r3, r3, #2
 80094b8:	bfcc      	ite	gt
 80094ba:	2500      	movgt	r5, #0
 80094bc:	2501      	movle	r5, #1
 80094be:	2b03      	cmp	r3, #3
 80094c0:	d869      	bhi.n	8009596 <_dtoa_r+0x2c6>
 80094c2:	e8df f003 	tbb	[pc, r3]
 80094c6:	4e2c      	.short	0x4e2c
 80094c8:	5a4c      	.short	0x5a4c
 80094ca:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80094ce:	441d      	add	r5, r3
 80094d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80094d4:	2b20      	cmp	r3, #32
 80094d6:	bfc1      	itttt	gt
 80094d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80094dc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80094e0:	fa09 f303 	lslgt.w	r3, r9, r3
 80094e4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80094e8:	bfda      	itte	le
 80094ea:	f1c3 0320 	rsble	r3, r3, #32
 80094ee:	fa06 f003 	lslle.w	r0, r6, r3
 80094f2:	4318      	orrgt	r0, r3
 80094f4:	f7f7 f80e 	bl	8000514 <__aeabi_ui2d>
 80094f8:	2301      	movs	r3, #1
 80094fa:	4606      	mov	r6, r0
 80094fc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009500:	3d01      	subs	r5, #1
 8009502:	9310      	str	r3, [sp, #64]	; 0x40
 8009504:	e771      	b.n	80093ea <_dtoa_r+0x11a>
 8009506:	2301      	movs	r3, #1
 8009508:	e7b6      	b.n	8009478 <_dtoa_r+0x1a8>
 800950a:	900e      	str	r0, [sp, #56]	; 0x38
 800950c:	e7b5      	b.n	800947a <_dtoa_r+0x1aa>
 800950e:	f1ca 0300 	rsb	r3, sl, #0
 8009512:	9306      	str	r3, [sp, #24]
 8009514:	2300      	movs	r3, #0
 8009516:	eba8 080a 	sub.w	r8, r8, sl
 800951a:	930d      	str	r3, [sp, #52]	; 0x34
 800951c:	e7c2      	b.n	80094a4 <_dtoa_r+0x1d4>
 800951e:	2300      	movs	r3, #0
 8009520:	9308      	str	r3, [sp, #32]
 8009522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009524:	2b00      	cmp	r3, #0
 8009526:	dc39      	bgt.n	800959c <_dtoa_r+0x2cc>
 8009528:	f04f 0901 	mov.w	r9, #1
 800952c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009530:	464b      	mov	r3, r9
 8009532:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009536:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009538:	2200      	movs	r2, #0
 800953a:	6042      	str	r2, [r0, #4]
 800953c:	2204      	movs	r2, #4
 800953e:	f102 0614 	add.w	r6, r2, #20
 8009542:	429e      	cmp	r6, r3
 8009544:	6841      	ldr	r1, [r0, #4]
 8009546:	d92f      	bls.n	80095a8 <_dtoa_r+0x2d8>
 8009548:	4620      	mov	r0, r4
 800954a:	f000 feeb 	bl	800a324 <_Balloc>
 800954e:	9000      	str	r0, [sp, #0]
 8009550:	2800      	cmp	r0, #0
 8009552:	d14b      	bne.n	80095ec <_dtoa_r+0x31c>
 8009554:	4b24      	ldr	r3, [pc, #144]	; (80095e8 <_dtoa_r+0x318>)
 8009556:	4602      	mov	r2, r0
 8009558:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800955c:	e6d1      	b.n	8009302 <_dtoa_r+0x32>
 800955e:	2301      	movs	r3, #1
 8009560:	e7de      	b.n	8009520 <_dtoa_r+0x250>
 8009562:	2300      	movs	r3, #0
 8009564:	9308      	str	r3, [sp, #32]
 8009566:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009568:	eb0a 0903 	add.w	r9, sl, r3
 800956c:	f109 0301 	add.w	r3, r9, #1
 8009570:	2b01      	cmp	r3, #1
 8009572:	9301      	str	r3, [sp, #4]
 8009574:	bfb8      	it	lt
 8009576:	2301      	movlt	r3, #1
 8009578:	e7dd      	b.n	8009536 <_dtoa_r+0x266>
 800957a:	2301      	movs	r3, #1
 800957c:	e7f2      	b.n	8009564 <_dtoa_r+0x294>
 800957e:	2501      	movs	r5, #1
 8009580:	2300      	movs	r3, #0
 8009582:	9305      	str	r3, [sp, #20]
 8009584:	9508      	str	r5, [sp, #32]
 8009586:	f04f 39ff 	mov.w	r9, #4294967295
 800958a:	2200      	movs	r2, #0
 800958c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009590:	2312      	movs	r3, #18
 8009592:	9209      	str	r2, [sp, #36]	; 0x24
 8009594:	e7cf      	b.n	8009536 <_dtoa_r+0x266>
 8009596:	2301      	movs	r3, #1
 8009598:	9308      	str	r3, [sp, #32]
 800959a:	e7f4      	b.n	8009586 <_dtoa_r+0x2b6>
 800959c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80095a0:	f8cd 9004 	str.w	r9, [sp, #4]
 80095a4:	464b      	mov	r3, r9
 80095a6:	e7c6      	b.n	8009536 <_dtoa_r+0x266>
 80095a8:	3101      	adds	r1, #1
 80095aa:	6041      	str	r1, [r0, #4]
 80095ac:	0052      	lsls	r2, r2, #1
 80095ae:	e7c6      	b.n	800953e <_dtoa_r+0x26e>
 80095b0:	636f4361 	.word	0x636f4361
 80095b4:	3fd287a7 	.word	0x3fd287a7
 80095b8:	8b60c8b3 	.word	0x8b60c8b3
 80095bc:	3fc68a28 	.word	0x3fc68a28
 80095c0:	509f79fb 	.word	0x509f79fb
 80095c4:	3fd34413 	.word	0x3fd34413
 80095c8:	0800b6d1 	.word	0x0800b6d1
 80095cc:	0800b6e8 	.word	0x0800b6e8
 80095d0:	7ff00000 	.word	0x7ff00000
 80095d4:	0800b6cd 	.word	0x0800b6cd
 80095d8:	0800b6c4 	.word	0x0800b6c4
 80095dc:	0800b6a1 	.word	0x0800b6a1
 80095e0:	3ff80000 	.word	0x3ff80000
 80095e4:	0800b840 	.word	0x0800b840
 80095e8:	0800b747 	.word	0x0800b747
 80095ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095ee:	9a00      	ldr	r2, [sp, #0]
 80095f0:	601a      	str	r2, [r3, #0]
 80095f2:	9b01      	ldr	r3, [sp, #4]
 80095f4:	2b0e      	cmp	r3, #14
 80095f6:	f200 80ad 	bhi.w	8009754 <_dtoa_r+0x484>
 80095fa:	2d00      	cmp	r5, #0
 80095fc:	f000 80aa 	beq.w	8009754 <_dtoa_r+0x484>
 8009600:	f1ba 0f00 	cmp.w	sl, #0
 8009604:	dd36      	ble.n	8009674 <_dtoa_r+0x3a4>
 8009606:	4ac3      	ldr	r2, [pc, #780]	; (8009914 <_dtoa_r+0x644>)
 8009608:	f00a 030f 	and.w	r3, sl, #15
 800960c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009610:	ed93 7b00 	vldr	d7, [r3]
 8009614:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009618:	ea4f 172a 	mov.w	r7, sl, asr #4
 800961c:	eeb0 8a47 	vmov.f32	s16, s14
 8009620:	eef0 8a67 	vmov.f32	s17, s15
 8009624:	d016      	beq.n	8009654 <_dtoa_r+0x384>
 8009626:	4bbc      	ldr	r3, [pc, #752]	; (8009918 <_dtoa_r+0x648>)
 8009628:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800962c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009630:	f7f7 f914 	bl	800085c <__aeabi_ddiv>
 8009634:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009638:	f007 070f 	and.w	r7, r7, #15
 800963c:	2503      	movs	r5, #3
 800963e:	4eb6      	ldr	r6, [pc, #728]	; (8009918 <_dtoa_r+0x648>)
 8009640:	b957      	cbnz	r7, 8009658 <_dtoa_r+0x388>
 8009642:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009646:	ec53 2b18 	vmov	r2, r3, d8
 800964a:	f7f7 f907 	bl	800085c <__aeabi_ddiv>
 800964e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009652:	e029      	b.n	80096a8 <_dtoa_r+0x3d8>
 8009654:	2502      	movs	r5, #2
 8009656:	e7f2      	b.n	800963e <_dtoa_r+0x36e>
 8009658:	07f9      	lsls	r1, r7, #31
 800965a:	d508      	bpl.n	800966e <_dtoa_r+0x39e>
 800965c:	ec51 0b18 	vmov	r0, r1, d8
 8009660:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009664:	f7f6 ffd0 	bl	8000608 <__aeabi_dmul>
 8009668:	ec41 0b18 	vmov	d8, r0, r1
 800966c:	3501      	adds	r5, #1
 800966e:	107f      	asrs	r7, r7, #1
 8009670:	3608      	adds	r6, #8
 8009672:	e7e5      	b.n	8009640 <_dtoa_r+0x370>
 8009674:	f000 80a6 	beq.w	80097c4 <_dtoa_r+0x4f4>
 8009678:	f1ca 0600 	rsb	r6, sl, #0
 800967c:	4ba5      	ldr	r3, [pc, #660]	; (8009914 <_dtoa_r+0x644>)
 800967e:	4fa6      	ldr	r7, [pc, #664]	; (8009918 <_dtoa_r+0x648>)
 8009680:	f006 020f 	and.w	r2, r6, #15
 8009684:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800968c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009690:	f7f6 ffba 	bl	8000608 <__aeabi_dmul>
 8009694:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009698:	1136      	asrs	r6, r6, #4
 800969a:	2300      	movs	r3, #0
 800969c:	2502      	movs	r5, #2
 800969e:	2e00      	cmp	r6, #0
 80096a0:	f040 8085 	bne.w	80097ae <_dtoa_r+0x4de>
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d1d2      	bne.n	800964e <_dtoa_r+0x37e>
 80096a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	f000 808c 	beq.w	80097c8 <_dtoa_r+0x4f8>
 80096b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80096b4:	4b99      	ldr	r3, [pc, #612]	; (800991c <_dtoa_r+0x64c>)
 80096b6:	2200      	movs	r2, #0
 80096b8:	4630      	mov	r0, r6
 80096ba:	4639      	mov	r1, r7
 80096bc:	f7f7 fa16 	bl	8000aec <__aeabi_dcmplt>
 80096c0:	2800      	cmp	r0, #0
 80096c2:	f000 8081 	beq.w	80097c8 <_dtoa_r+0x4f8>
 80096c6:	9b01      	ldr	r3, [sp, #4]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d07d      	beq.n	80097c8 <_dtoa_r+0x4f8>
 80096cc:	f1b9 0f00 	cmp.w	r9, #0
 80096d0:	dd3c      	ble.n	800974c <_dtoa_r+0x47c>
 80096d2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80096d6:	9307      	str	r3, [sp, #28]
 80096d8:	2200      	movs	r2, #0
 80096da:	4b91      	ldr	r3, [pc, #580]	; (8009920 <_dtoa_r+0x650>)
 80096dc:	4630      	mov	r0, r6
 80096de:	4639      	mov	r1, r7
 80096e0:	f7f6 ff92 	bl	8000608 <__aeabi_dmul>
 80096e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096e8:	3501      	adds	r5, #1
 80096ea:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80096ee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80096f2:	4628      	mov	r0, r5
 80096f4:	f7f6 ff1e 	bl	8000534 <__aeabi_i2d>
 80096f8:	4632      	mov	r2, r6
 80096fa:	463b      	mov	r3, r7
 80096fc:	f7f6 ff84 	bl	8000608 <__aeabi_dmul>
 8009700:	4b88      	ldr	r3, [pc, #544]	; (8009924 <_dtoa_r+0x654>)
 8009702:	2200      	movs	r2, #0
 8009704:	f7f6 fdca 	bl	800029c <__adddf3>
 8009708:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800970c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009710:	9303      	str	r3, [sp, #12]
 8009712:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009714:	2b00      	cmp	r3, #0
 8009716:	d15c      	bne.n	80097d2 <_dtoa_r+0x502>
 8009718:	4b83      	ldr	r3, [pc, #524]	; (8009928 <_dtoa_r+0x658>)
 800971a:	2200      	movs	r2, #0
 800971c:	4630      	mov	r0, r6
 800971e:	4639      	mov	r1, r7
 8009720:	f7f6 fdba 	bl	8000298 <__aeabi_dsub>
 8009724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009728:	4606      	mov	r6, r0
 800972a:	460f      	mov	r7, r1
 800972c:	f7f7 f9fc 	bl	8000b28 <__aeabi_dcmpgt>
 8009730:	2800      	cmp	r0, #0
 8009732:	f040 8296 	bne.w	8009c62 <_dtoa_r+0x992>
 8009736:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800973a:	4630      	mov	r0, r6
 800973c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009740:	4639      	mov	r1, r7
 8009742:	f7f7 f9d3 	bl	8000aec <__aeabi_dcmplt>
 8009746:	2800      	cmp	r0, #0
 8009748:	f040 8288 	bne.w	8009c5c <_dtoa_r+0x98c>
 800974c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009750:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009754:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009756:	2b00      	cmp	r3, #0
 8009758:	f2c0 8158 	blt.w	8009a0c <_dtoa_r+0x73c>
 800975c:	f1ba 0f0e 	cmp.w	sl, #14
 8009760:	f300 8154 	bgt.w	8009a0c <_dtoa_r+0x73c>
 8009764:	4b6b      	ldr	r3, [pc, #428]	; (8009914 <_dtoa_r+0x644>)
 8009766:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800976a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800976e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009770:	2b00      	cmp	r3, #0
 8009772:	f280 80e3 	bge.w	800993c <_dtoa_r+0x66c>
 8009776:	9b01      	ldr	r3, [sp, #4]
 8009778:	2b00      	cmp	r3, #0
 800977a:	f300 80df 	bgt.w	800993c <_dtoa_r+0x66c>
 800977e:	f040 826d 	bne.w	8009c5c <_dtoa_r+0x98c>
 8009782:	4b69      	ldr	r3, [pc, #420]	; (8009928 <_dtoa_r+0x658>)
 8009784:	2200      	movs	r2, #0
 8009786:	4640      	mov	r0, r8
 8009788:	4649      	mov	r1, r9
 800978a:	f7f6 ff3d 	bl	8000608 <__aeabi_dmul>
 800978e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009792:	f7f7 f9bf 	bl	8000b14 <__aeabi_dcmpge>
 8009796:	9e01      	ldr	r6, [sp, #4]
 8009798:	4637      	mov	r7, r6
 800979a:	2800      	cmp	r0, #0
 800979c:	f040 8243 	bne.w	8009c26 <_dtoa_r+0x956>
 80097a0:	9d00      	ldr	r5, [sp, #0]
 80097a2:	2331      	movs	r3, #49	; 0x31
 80097a4:	f805 3b01 	strb.w	r3, [r5], #1
 80097a8:	f10a 0a01 	add.w	sl, sl, #1
 80097ac:	e23f      	b.n	8009c2e <_dtoa_r+0x95e>
 80097ae:	07f2      	lsls	r2, r6, #31
 80097b0:	d505      	bpl.n	80097be <_dtoa_r+0x4ee>
 80097b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80097b6:	f7f6 ff27 	bl	8000608 <__aeabi_dmul>
 80097ba:	3501      	adds	r5, #1
 80097bc:	2301      	movs	r3, #1
 80097be:	1076      	asrs	r6, r6, #1
 80097c0:	3708      	adds	r7, #8
 80097c2:	e76c      	b.n	800969e <_dtoa_r+0x3ce>
 80097c4:	2502      	movs	r5, #2
 80097c6:	e76f      	b.n	80096a8 <_dtoa_r+0x3d8>
 80097c8:	9b01      	ldr	r3, [sp, #4]
 80097ca:	f8cd a01c 	str.w	sl, [sp, #28]
 80097ce:	930c      	str	r3, [sp, #48]	; 0x30
 80097d0:	e78d      	b.n	80096ee <_dtoa_r+0x41e>
 80097d2:	9900      	ldr	r1, [sp, #0]
 80097d4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80097d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097d8:	4b4e      	ldr	r3, [pc, #312]	; (8009914 <_dtoa_r+0x644>)
 80097da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80097de:	4401      	add	r1, r0
 80097e0:	9102      	str	r1, [sp, #8]
 80097e2:	9908      	ldr	r1, [sp, #32]
 80097e4:	eeb0 8a47 	vmov.f32	s16, s14
 80097e8:	eef0 8a67 	vmov.f32	s17, s15
 80097ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80097f4:	2900      	cmp	r1, #0
 80097f6:	d045      	beq.n	8009884 <_dtoa_r+0x5b4>
 80097f8:	494c      	ldr	r1, [pc, #304]	; (800992c <_dtoa_r+0x65c>)
 80097fa:	2000      	movs	r0, #0
 80097fc:	f7f7 f82e 	bl	800085c <__aeabi_ddiv>
 8009800:	ec53 2b18 	vmov	r2, r3, d8
 8009804:	f7f6 fd48 	bl	8000298 <__aeabi_dsub>
 8009808:	9d00      	ldr	r5, [sp, #0]
 800980a:	ec41 0b18 	vmov	d8, r0, r1
 800980e:	4639      	mov	r1, r7
 8009810:	4630      	mov	r0, r6
 8009812:	f7f7 f9a9 	bl	8000b68 <__aeabi_d2iz>
 8009816:	900c      	str	r0, [sp, #48]	; 0x30
 8009818:	f7f6 fe8c 	bl	8000534 <__aeabi_i2d>
 800981c:	4602      	mov	r2, r0
 800981e:	460b      	mov	r3, r1
 8009820:	4630      	mov	r0, r6
 8009822:	4639      	mov	r1, r7
 8009824:	f7f6 fd38 	bl	8000298 <__aeabi_dsub>
 8009828:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800982a:	3330      	adds	r3, #48	; 0x30
 800982c:	f805 3b01 	strb.w	r3, [r5], #1
 8009830:	ec53 2b18 	vmov	r2, r3, d8
 8009834:	4606      	mov	r6, r0
 8009836:	460f      	mov	r7, r1
 8009838:	f7f7 f958 	bl	8000aec <__aeabi_dcmplt>
 800983c:	2800      	cmp	r0, #0
 800983e:	d165      	bne.n	800990c <_dtoa_r+0x63c>
 8009840:	4632      	mov	r2, r6
 8009842:	463b      	mov	r3, r7
 8009844:	4935      	ldr	r1, [pc, #212]	; (800991c <_dtoa_r+0x64c>)
 8009846:	2000      	movs	r0, #0
 8009848:	f7f6 fd26 	bl	8000298 <__aeabi_dsub>
 800984c:	ec53 2b18 	vmov	r2, r3, d8
 8009850:	f7f7 f94c 	bl	8000aec <__aeabi_dcmplt>
 8009854:	2800      	cmp	r0, #0
 8009856:	f040 80b9 	bne.w	80099cc <_dtoa_r+0x6fc>
 800985a:	9b02      	ldr	r3, [sp, #8]
 800985c:	429d      	cmp	r5, r3
 800985e:	f43f af75 	beq.w	800974c <_dtoa_r+0x47c>
 8009862:	4b2f      	ldr	r3, [pc, #188]	; (8009920 <_dtoa_r+0x650>)
 8009864:	ec51 0b18 	vmov	r0, r1, d8
 8009868:	2200      	movs	r2, #0
 800986a:	f7f6 fecd 	bl	8000608 <__aeabi_dmul>
 800986e:	4b2c      	ldr	r3, [pc, #176]	; (8009920 <_dtoa_r+0x650>)
 8009870:	ec41 0b18 	vmov	d8, r0, r1
 8009874:	2200      	movs	r2, #0
 8009876:	4630      	mov	r0, r6
 8009878:	4639      	mov	r1, r7
 800987a:	f7f6 fec5 	bl	8000608 <__aeabi_dmul>
 800987e:	4606      	mov	r6, r0
 8009880:	460f      	mov	r7, r1
 8009882:	e7c4      	b.n	800980e <_dtoa_r+0x53e>
 8009884:	ec51 0b17 	vmov	r0, r1, d7
 8009888:	f7f6 febe 	bl	8000608 <__aeabi_dmul>
 800988c:	9b02      	ldr	r3, [sp, #8]
 800988e:	9d00      	ldr	r5, [sp, #0]
 8009890:	930c      	str	r3, [sp, #48]	; 0x30
 8009892:	ec41 0b18 	vmov	d8, r0, r1
 8009896:	4639      	mov	r1, r7
 8009898:	4630      	mov	r0, r6
 800989a:	f7f7 f965 	bl	8000b68 <__aeabi_d2iz>
 800989e:	9011      	str	r0, [sp, #68]	; 0x44
 80098a0:	f7f6 fe48 	bl	8000534 <__aeabi_i2d>
 80098a4:	4602      	mov	r2, r0
 80098a6:	460b      	mov	r3, r1
 80098a8:	4630      	mov	r0, r6
 80098aa:	4639      	mov	r1, r7
 80098ac:	f7f6 fcf4 	bl	8000298 <__aeabi_dsub>
 80098b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80098b2:	3330      	adds	r3, #48	; 0x30
 80098b4:	f805 3b01 	strb.w	r3, [r5], #1
 80098b8:	9b02      	ldr	r3, [sp, #8]
 80098ba:	429d      	cmp	r5, r3
 80098bc:	4606      	mov	r6, r0
 80098be:	460f      	mov	r7, r1
 80098c0:	f04f 0200 	mov.w	r2, #0
 80098c4:	d134      	bne.n	8009930 <_dtoa_r+0x660>
 80098c6:	4b19      	ldr	r3, [pc, #100]	; (800992c <_dtoa_r+0x65c>)
 80098c8:	ec51 0b18 	vmov	r0, r1, d8
 80098cc:	f7f6 fce6 	bl	800029c <__adddf3>
 80098d0:	4602      	mov	r2, r0
 80098d2:	460b      	mov	r3, r1
 80098d4:	4630      	mov	r0, r6
 80098d6:	4639      	mov	r1, r7
 80098d8:	f7f7 f926 	bl	8000b28 <__aeabi_dcmpgt>
 80098dc:	2800      	cmp	r0, #0
 80098de:	d175      	bne.n	80099cc <_dtoa_r+0x6fc>
 80098e0:	ec53 2b18 	vmov	r2, r3, d8
 80098e4:	4911      	ldr	r1, [pc, #68]	; (800992c <_dtoa_r+0x65c>)
 80098e6:	2000      	movs	r0, #0
 80098e8:	f7f6 fcd6 	bl	8000298 <__aeabi_dsub>
 80098ec:	4602      	mov	r2, r0
 80098ee:	460b      	mov	r3, r1
 80098f0:	4630      	mov	r0, r6
 80098f2:	4639      	mov	r1, r7
 80098f4:	f7f7 f8fa 	bl	8000aec <__aeabi_dcmplt>
 80098f8:	2800      	cmp	r0, #0
 80098fa:	f43f af27 	beq.w	800974c <_dtoa_r+0x47c>
 80098fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009900:	1e6b      	subs	r3, r5, #1
 8009902:	930c      	str	r3, [sp, #48]	; 0x30
 8009904:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009908:	2b30      	cmp	r3, #48	; 0x30
 800990a:	d0f8      	beq.n	80098fe <_dtoa_r+0x62e>
 800990c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009910:	e04a      	b.n	80099a8 <_dtoa_r+0x6d8>
 8009912:	bf00      	nop
 8009914:	0800b840 	.word	0x0800b840
 8009918:	0800b818 	.word	0x0800b818
 800991c:	3ff00000 	.word	0x3ff00000
 8009920:	40240000 	.word	0x40240000
 8009924:	401c0000 	.word	0x401c0000
 8009928:	40140000 	.word	0x40140000
 800992c:	3fe00000 	.word	0x3fe00000
 8009930:	4baf      	ldr	r3, [pc, #700]	; (8009bf0 <_dtoa_r+0x920>)
 8009932:	f7f6 fe69 	bl	8000608 <__aeabi_dmul>
 8009936:	4606      	mov	r6, r0
 8009938:	460f      	mov	r7, r1
 800993a:	e7ac      	b.n	8009896 <_dtoa_r+0x5c6>
 800993c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009940:	9d00      	ldr	r5, [sp, #0]
 8009942:	4642      	mov	r2, r8
 8009944:	464b      	mov	r3, r9
 8009946:	4630      	mov	r0, r6
 8009948:	4639      	mov	r1, r7
 800994a:	f7f6 ff87 	bl	800085c <__aeabi_ddiv>
 800994e:	f7f7 f90b 	bl	8000b68 <__aeabi_d2iz>
 8009952:	9002      	str	r0, [sp, #8]
 8009954:	f7f6 fdee 	bl	8000534 <__aeabi_i2d>
 8009958:	4642      	mov	r2, r8
 800995a:	464b      	mov	r3, r9
 800995c:	f7f6 fe54 	bl	8000608 <__aeabi_dmul>
 8009960:	4602      	mov	r2, r0
 8009962:	460b      	mov	r3, r1
 8009964:	4630      	mov	r0, r6
 8009966:	4639      	mov	r1, r7
 8009968:	f7f6 fc96 	bl	8000298 <__aeabi_dsub>
 800996c:	9e02      	ldr	r6, [sp, #8]
 800996e:	9f01      	ldr	r7, [sp, #4]
 8009970:	3630      	adds	r6, #48	; 0x30
 8009972:	f805 6b01 	strb.w	r6, [r5], #1
 8009976:	9e00      	ldr	r6, [sp, #0]
 8009978:	1bae      	subs	r6, r5, r6
 800997a:	42b7      	cmp	r7, r6
 800997c:	4602      	mov	r2, r0
 800997e:	460b      	mov	r3, r1
 8009980:	d137      	bne.n	80099f2 <_dtoa_r+0x722>
 8009982:	f7f6 fc8b 	bl	800029c <__adddf3>
 8009986:	4642      	mov	r2, r8
 8009988:	464b      	mov	r3, r9
 800998a:	4606      	mov	r6, r0
 800998c:	460f      	mov	r7, r1
 800998e:	f7f7 f8cb 	bl	8000b28 <__aeabi_dcmpgt>
 8009992:	b9c8      	cbnz	r0, 80099c8 <_dtoa_r+0x6f8>
 8009994:	4642      	mov	r2, r8
 8009996:	464b      	mov	r3, r9
 8009998:	4630      	mov	r0, r6
 800999a:	4639      	mov	r1, r7
 800999c:	f7f7 f89c 	bl	8000ad8 <__aeabi_dcmpeq>
 80099a0:	b110      	cbz	r0, 80099a8 <_dtoa_r+0x6d8>
 80099a2:	9b02      	ldr	r3, [sp, #8]
 80099a4:	07d9      	lsls	r1, r3, #31
 80099a6:	d40f      	bmi.n	80099c8 <_dtoa_r+0x6f8>
 80099a8:	4620      	mov	r0, r4
 80099aa:	4659      	mov	r1, fp
 80099ac:	f000 fcfa 	bl	800a3a4 <_Bfree>
 80099b0:	2300      	movs	r3, #0
 80099b2:	702b      	strb	r3, [r5, #0]
 80099b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099b6:	f10a 0001 	add.w	r0, sl, #1
 80099ba:	6018      	str	r0, [r3, #0]
 80099bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80099be:	2b00      	cmp	r3, #0
 80099c0:	f43f acd8 	beq.w	8009374 <_dtoa_r+0xa4>
 80099c4:	601d      	str	r5, [r3, #0]
 80099c6:	e4d5      	b.n	8009374 <_dtoa_r+0xa4>
 80099c8:	f8cd a01c 	str.w	sl, [sp, #28]
 80099cc:	462b      	mov	r3, r5
 80099ce:	461d      	mov	r5, r3
 80099d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099d4:	2a39      	cmp	r2, #57	; 0x39
 80099d6:	d108      	bne.n	80099ea <_dtoa_r+0x71a>
 80099d8:	9a00      	ldr	r2, [sp, #0]
 80099da:	429a      	cmp	r2, r3
 80099dc:	d1f7      	bne.n	80099ce <_dtoa_r+0x6fe>
 80099de:	9a07      	ldr	r2, [sp, #28]
 80099e0:	9900      	ldr	r1, [sp, #0]
 80099e2:	3201      	adds	r2, #1
 80099e4:	9207      	str	r2, [sp, #28]
 80099e6:	2230      	movs	r2, #48	; 0x30
 80099e8:	700a      	strb	r2, [r1, #0]
 80099ea:	781a      	ldrb	r2, [r3, #0]
 80099ec:	3201      	adds	r2, #1
 80099ee:	701a      	strb	r2, [r3, #0]
 80099f0:	e78c      	b.n	800990c <_dtoa_r+0x63c>
 80099f2:	4b7f      	ldr	r3, [pc, #508]	; (8009bf0 <_dtoa_r+0x920>)
 80099f4:	2200      	movs	r2, #0
 80099f6:	f7f6 fe07 	bl	8000608 <__aeabi_dmul>
 80099fa:	2200      	movs	r2, #0
 80099fc:	2300      	movs	r3, #0
 80099fe:	4606      	mov	r6, r0
 8009a00:	460f      	mov	r7, r1
 8009a02:	f7f7 f869 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a06:	2800      	cmp	r0, #0
 8009a08:	d09b      	beq.n	8009942 <_dtoa_r+0x672>
 8009a0a:	e7cd      	b.n	80099a8 <_dtoa_r+0x6d8>
 8009a0c:	9a08      	ldr	r2, [sp, #32]
 8009a0e:	2a00      	cmp	r2, #0
 8009a10:	f000 80c4 	beq.w	8009b9c <_dtoa_r+0x8cc>
 8009a14:	9a05      	ldr	r2, [sp, #20]
 8009a16:	2a01      	cmp	r2, #1
 8009a18:	f300 80a8 	bgt.w	8009b6c <_dtoa_r+0x89c>
 8009a1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009a1e:	2a00      	cmp	r2, #0
 8009a20:	f000 80a0 	beq.w	8009b64 <_dtoa_r+0x894>
 8009a24:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009a28:	9e06      	ldr	r6, [sp, #24]
 8009a2a:	4645      	mov	r5, r8
 8009a2c:	9a04      	ldr	r2, [sp, #16]
 8009a2e:	2101      	movs	r1, #1
 8009a30:	441a      	add	r2, r3
 8009a32:	4620      	mov	r0, r4
 8009a34:	4498      	add	r8, r3
 8009a36:	9204      	str	r2, [sp, #16]
 8009a38:	f000 fd70 	bl	800a51c <__i2b>
 8009a3c:	4607      	mov	r7, r0
 8009a3e:	2d00      	cmp	r5, #0
 8009a40:	dd0b      	ble.n	8009a5a <_dtoa_r+0x78a>
 8009a42:	9b04      	ldr	r3, [sp, #16]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	dd08      	ble.n	8009a5a <_dtoa_r+0x78a>
 8009a48:	42ab      	cmp	r3, r5
 8009a4a:	9a04      	ldr	r2, [sp, #16]
 8009a4c:	bfa8      	it	ge
 8009a4e:	462b      	movge	r3, r5
 8009a50:	eba8 0803 	sub.w	r8, r8, r3
 8009a54:	1aed      	subs	r5, r5, r3
 8009a56:	1ad3      	subs	r3, r2, r3
 8009a58:	9304      	str	r3, [sp, #16]
 8009a5a:	9b06      	ldr	r3, [sp, #24]
 8009a5c:	b1fb      	cbz	r3, 8009a9e <_dtoa_r+0x7ce>
 8009a5e:	9b08      	ldr	r3, [sp, #32]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	f000 809f 	beq.w	8009ba4 <_dtoa_r+0x8d4>
 8009a66:	2e00      	cmp	r6, #0
 8009a68:	dd11      	ble.n	8009a8e <_dtoa_r+0x7be>
 8009a6a:	4639      	mov	r1, r7
 8009a6c:	4632      	mov	r2, r6
 8009a6e:	4620      	mov	r0, r4
 8009a70:	f000 fe10 	bl	800a694 <__pow5mult>
 8009a74:	465a      	mov	r2, fp
 8009a76:	4601      	mov	r1, r0
 8009a78:	4607      	mov	r7, r0
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	f000 fd64 	bl	800a548 <__multiply>
 8009a80:	4659      	mov	r1, fp
 8009a82:	9007      	str	r0, [sp, #28]
 8009a84:	4620      	mov	r0, r4
 8009a86:	f000 fc8d 	bl	800a3a4 <_Bfree>
 8009a8a:	9b07      	ldr	r3, [sp, #28]
 8009a8c:	469b      	mov	fp, r3
 8009a8e:	9b06      	ldr	r3, [sp, #24]
 8009a90:	1b9a      	subs	r2, r3, r6
 8009a92:	d004      	beq.n	8009a9e <_dtoa_r+0x7ce>
 8009a94:	4659      	mov	r1, fp
 8009a96:	4620      	mov	r0, r4
 8009a98:	f000 fdfc 	bl	800a694 <__pow5mult>
 8009a9c:	4683      	mov	fp, r0
 8009a9e:	2101      	movs	r1, #1
 8009aa0:	4620      	mov	r0, r4
 8009aa2:	f000 fd3b 	bl	800a51c <__i2b>
 8009aa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	4606      	mov	r6, r0
 8009aac:	dd7c      	ble.n	8009ba8 <_dtoa_r+0x8d8>
 8009aae:	461a      	mov	r2, r3
 8009ab0:	4601      	mov	r1, r0
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	f000 fdee 	bl	800a694 <__pow5mult>
 8009ab8:	9b05      	ldr	r3, [sp, #20]
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	4606      	mov	r6, r0
 8009abe:	dd76      	ble.n	8009bae <_dtoa_r+0x8de>
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	9306      	str	r3, [sp, #24]
 8009ac4:	6933      	ldr	r3, [r6, #16]
 8009ac6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009aca:	6918      	ldr	r0, [r3, #16]
 8009acc:	f000 fcd6 	bl	800a47c <__hi0bits>
 8009ad0:	f1c0 0020 	rsb	r0, r0, #32
 8009ad4:	9b04      	ldr	r3, [sp, #16]
 8009ad6:	4418      	add	r0, r3
 8009ad8:	f010 001f 	ands.w	r0, r0, #31
 8009adc:	f000 8086 	beq.w	8009bec <_dtoa_r+0x91c>
 8009ae0:	f1c0 0320 	rsb	r3, r0, #32
 8009ae4:	2b04      	cmp	r3, #4
 8009ae6:	dd7f      	ble.n	8009be8 <_dtoa_r+0x918>
 8009ae8:	f1c0 001c 	rsb	r0, r0, #28
 8009aec:	9b04      	ldr	r3, [sp, #16]
 8009aee:	4403      	add	r3, r0
 8009af0:	4480      	add	r8, r0
 8009af2:	4405      	add	r5, r0
 8009af4:	9304      	str	r3, [sp, #16]
 8009af6:	f1b8 0f00 	cmp.w	r8, #0
 8009afa:	dd05      	ble.n	8009b08 <_dtoa_r+0x838>
 8009afc:	4659      	mov	r1, fp
 8009afe:	4642      	mov	r2, r8
 8009b00:	4620      	mov	r0, r4
 8009b02:	f000 fe21 	bl	800a748 <__lshift>
 8009b06:	4683      	mov	fp, r0
 8009b08:	9b04      	ldr	r3, [sp, #16]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	dd05      	ble.n	8009b1a <_dtoa_r+0x84a>
 8009b0e:	4631      	mov	r1, r6
 8009b10:	461a      	mov	r2, r3
 8009b12:	4620      	mov	r0, r4
 8009b14:	f000 fe18 	bl	800a748 <__lshift>
 8009b18:	4606      	mov	r6, r0
 8009b1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d069      	beq.n	8009bf4 <_dtoa_r+0x924>
 8009b20:	4631      	mov	r1, r6
 8009b22:	4658      	mov	r0, fp
 8009b24:	f000 fe7c 	bl	800a820 <__mcmp>
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	da63      	bge.n	8009bf4 <_dtoa_r+0x924>
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	4659      	mov	r1, fp
 8009b30:	220a      	movs	r2, #10
 8009b32:	4620      	mov	r0, r4
 8009b34:	f000 fc58 	bl	800a3e8 <__multadd>
 8009b38:	9b08      	ldr	r3, [sp, #32]
 8009b3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009b3e:	4683      	mov	fp, r0
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f000 818f 	beq.w	8009e64 <_dtoa_r+0xb94>
 8009b46:	4639      	mov	r1, r7
 8009b48:	2300      	movs	r3, #0
 8009b4a:	220a      	movs	r2, #10
 8009b4c:	4620      	mov	r0, r4
 8009b4e:	f000 fc4b 	bl	800a3e8 <__multadd>
 8009b52:	f1b9 0f00 	cmp.w	r9, #0
 8009b56:	4607      	mov	r7, r0
 8009b58:	f300 808e 	bgt.w	8009c78 <_dtoa_r+0x9a8>
 8009b5c:	9b05      	ldr	r3, [sp, #20]
 8009b5e:	2b02      	cmp	r3, #2
 8009b60:	dc50      	bgt.n	8009c04 <_dtoa_r+0x934>
 8009b62:	e089      	b.n	8009c78 <_dtoa_r+0x9a8>
 8009b64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009b6a:	e75d      	b.n	8009a28 <_dtoa_r+0x758>
 8009b6c:	9b01      	ldr	r3, [sp, #4]
 8009b6e:	1e5e      	subs	r6, r3, #1
 8009b70:	9b06      	ldr	r3, [sp, #24]
 8009b72:	42b3      	cmp	r3, r6
 8009b74:	bfbf      	itttt	lt
 8009b76:	9b06      	ldrlt	r3, [sp, #24]
 8009b78:	9606      	strlt	r6, [sp, #24]
 8009b7a:	1af2      	sublt	r2, r6, r3
 8009b7c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8009b7e:	bfb6      	itet	lt
 8009b80:	189b      	addlt	r3, r3, r2
 8009b82:	1b9e      	subge	r6, r3, r6
 8009b84:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009b86:	9b01      	ldr	r3, [sp, #4]
 8009b88:	bfb8      	it	lt
 8009b8a:	2600      	movlt	r6, #0
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	bfb5      	itete	lt
 8009b90:	eba8 0503 	sublt.w	r5, r8, r3
 8009b94:	9b01      	ldrge	r3, [sp, #4]
 8009b96:	2300      	movlt	r3, #0
 8009b98:	4645      	movge	r5, r8
 8009b9a:	e747      	b.n	8009a2c <_dtoa_r+0x75c>
 8009b9c:	9e06      	ldr	r6, [sp, #24]
 8009b9e:	9f08      	ldr	r7, [sp, #32]
 8009ba0:	4645      	mov	r5, r8
 8009ba2:	e74c      	b.n	8009a3e <_dtoa_r+0x76e>
 8009ba4:	9a06      	ldr	r2, [sp, #24]
 8009ba6:	e775      	b.n	8009a94 <_dtoa_r+0x7c4>
 8009ba8:	9b05      	ldr	r3, [sp, #20]
 8009baa:	2b01      	cmp	r3, #1
 8009bac:	dc18      	bgt.n	8009be0 <_dtoa_r+0x910>
 8009bae:	9b02      	ldr	r3, [sp, #8]
 8009bb0:	b9b3      	cbnz	r3, 8009be0 <_dtoa_r+0x910>
 8009bb2:	9b03      	ldr	r3, [sp, #12]
 8009bb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bb8:	b9a3      	cbnz	r3, 8009be4 <_dtoa_r+0x914>
 8009bba:	9b03      	ldr	r3, [sp, #12]
 8009bbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009bc0:	0d1b      	lsrs	r3, r3, #20
 8009bc2:	051b      	lsls	r3, r3, #20
 8009bc4:	b12b      	cbz	r3, 8009bd2 <_dtoa_r+0x902>
 8009bc6:	9b04      	ldr	r3, [sp, #16]
 8009bc8:	3301      	adds	r3, #1
 8009bca:	9304      	str	r3, [sp, #16]
 8009bcc:	f108 0801 	add.w	r8, r8, #1
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	9306      	str	r3, [sp, #24]
 8009bd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	f47f af74 	bne.w	8009ac4 <_dtoa_r+0x7f4>
 8009bdc:	2001      	movs	r0, #1
 8009bde:	e779      	b.n	8009ad4 <_dtoa_r+0x804>
 8009be0:	2300      	movs	r3, #0
 8009be2:	e7f6      	b.n	8009bd2 <_dtoa_r+0x902>
 8009be4:	9b02      	ldr	r3, [sp, #8]
 8009be6:	e7f4      	b.n	8009bd2 <_dtoa_r+0x902>
 8009be8:	d085      	beq.n	8009af6 <_dtoa_r+0x826>
 8009bea:	4618      	mov	r0, r3
 8009bec:	301c      	adds	r0, #28
 8009bee:	e77d      	b.n	8009aec <_dtoa_r+0x81c>
 8009bf0:	40240000 	.word	0x40240000
 8009bf4:	9b01      	ldr	r3, [sp, #4]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	dc38      	bgt.n	8009c6c <_dtoa_r+0x99c>
 8009bfa:	9b05      	ldr	r3, [sp, #20]
 8009bfc:	2b02      	cmp	r3, #2
 8009bfe:	dd35      	ble.n	8009c6c <_dtoa_r+0x99c>
 8009c00:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009c04:	f1b9 0f00 	cmp.w	r9, #0
 8009c08:	d10d      	bne.n	8009c26 <_dtoa_r+0x956>
 8009c0a:	4631      	mov	r1, r6
 8009c0c:	464b      	mov	r3, r9
 8009c0e:	2205      	movs	r2, #5
 8009c10:	4620      	mov	r0, r4
 8009c12:	f000 fbe9 	bl	800a3e8 <__multadd>
 8009c16:	4601      	mov	r1, r0
 8009c18:	4606      	mov	r6, r0
 8009c1a:	4658      	mov	r0, fp
 8009c1c:	f000 fe00 	bl	800a820 <__mcmp>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	f73f adbd 	bgt.w	80097a0 <_dtoa_r+0x4d0>
 8009c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c28:	9d00      	ldr	r5, [sp, #0]
 8009c2a:	ea6f 0a03 	mvn.w	sl, r3
 8009c2e:	f04f 0800 	mov.w	r8, #0
 8009c32:	4631      	mov	r1, r6
 8009c34:	4620      	mov	r0, r4
 8009c36:	f000 fbb5 	bl	800a3a4 <_Bfree>
 8009c3a:	2f00      	cmp	r7, #0
 8009c3c:	f43f aeb4 	beq.w	80099a8 <_dtoa_r+0x6d8>
 8009c40:	f1b8 0f00 	cmp.w	r8, #0
 8009c44:	d005      	beq.n	8009c52 <_dtoa_r+0x982>
 8009c46:	45b8      	cmp	r8, r7
 8009c48:	d003      	beq.n	8009c52 <_dtoa_r+0x982>
 8009c4a:	4641      	mov	r1, r8
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	f000 fba9 	bl	800a3a4 <_Bfree>
 8009c52:	4639      	mov	r1, r7
 8009c54:	4620      	mov	r0, r4
 8009c56:	f000 fba5 	bl	800a3a4 <_Bfree>
 8009c5a:	e6a5      	b.n	80099a8 <_dtoa_r+0x6d8>
 8009c5c:	2600      	movs	r6, #0
 8009c5e:	4637      	mov	r7, r6
 8009c60:	e7e1      	b.n	8009c26 <_dtoa_r+0x956>
 8009c62:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009c64:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009c68:	4637      	mov	r7, r6
 8009c6a:	e599      	b.n	80097a0 <_dtoa_r+0x4d0>
 8009c6c:	9b08      	ldr	r3, [sp, #32]
 8009c6e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	f000 80fd 	beq.w	8009e72 <_dtoa_r+0xba2>
 8009c78:	2d00      	cmp	r5, #0
 8009c7a:	dd05      	ble.n	8009c88 <_dtoa_r+0x9b8>
 8009c7c:	4639      	mov	r1, r7
 8009c7e:	462a      	mov	r2, r5
 8009c80:	4620      	mov	r0, r4
 8009c82:	f000 fd61 	bl	800a748 <__lshift>
 8009c86:	4607      	mov	r7, r0
 8009c88:	9b06      	ldr	r3, [sp, #24]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d05c      	beq.n	8009d48 <_dtoa_r+0xa78>
 8009c8e:	6879      	ldr	r1, [r7, #4]
 8009c90:	4620      	mov	r0, r4
 8009c92:	f000 fb47 	bl	800a324 <_Balloc>
 8009c96:	4605      	mov	r5, r0
 8009c98:	b928      	cbnz	r0, 8009ca6 <_dtoa_r+0x9d6>
 8009c9a:	4b80      	ldr	r3, [pc, #512]	; (8009e9c <_dtoa_r+0xbcc>)
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009ca2:	f7ff bb2e 	b.w	8009302 <_dtoa_r+0x32>
 8009ca6:	693a      	ldr	r2, [r7, #16]
 8009ca8:	3202      	adds	r2, #2
 8009caa:	0092      	lsls	r2, r2, #2
 8009cac:	f107 010c 	add.w	r1, r7, #12
 8009cb0:	300c      	adds	r0, #12
 8009cb2:	f000 fb1d 	bl	800a2f0 <memcpy>
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	4629      	mov	r1, r5
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f000 fd44 	bl	800a748 <__lshift>
 8009cc0:	9b00      	ldr	r3, [sp, #0]
 8009cc2:	3301      	adds	r3, #1
 8009cc4:	9301      	str	r3, [sp, #4]
 8009cc6:	9b00      	ldr	r3, [sp, #0]
 8009cc8:	444b      	add	r3, r9
 8009cca:	9307      	str	r3, [sp, #28]
 8009ccc:	9b02      	ldr	r3, [sp, #8]
 8009cce:	f003 0301 	and.w	r3, r3, #1
 8009cd2:	46b8      	mov	r8, r7
 8009cd4:	9306      	str	r3, [sp, #24]
 8009cd6:	4607      	mov	r7, r0
 8009cd8:	9b01      	ldr	r3, [sp, #4]
 8009cda:	4631      	mov	r1, r6
 8009cdc:	3b01      	subs	r3, #1
 8009cde:	4658      	mov	r0, fp
 8009ce0:	9302      	str	r3, [sp, #8]
 8009ce2:	f7ff fa69 	bl	80091b8 <quorem>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	3330      	adds	r3, #48	; 0x30
 8009cea:	9004      	str	r0, [sp, #16]
 8009cec:	4641      	mov	r1, r8
 8009cee:	4658      	mov	r0, fp
 8009cf0:	9308      	str	r3, [sp, #32]
 8009cf2:	f000 fd95 	bl	800a820 <__mcmp>
 8009cf6:	463a      	mov	r2, r7
 8009cf8:	4681      	mov	r9, r0
 8009cfa:	4631      	mov	r1, r6
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	f000 fdab 	bl	800a858 <__mdiff>
 8009d02:	68c2      	ldr	r2, [r0, #12]
 8009d04:	9b08      	ldr	r3, [sp, #32]
 8009d06:	4605      	mov	r5, r0
 8009d08:	bb02      	cbnz	r2, 8009d4c <_dtoa_r+0xa7c>
 8009d0a:	4601      	mov	r1, r0
 8009d0c:	4658      	mov	r0, fp
 8009d0e:	f000 fd87 	bl	800a820 <__mcmp>
 8009d12:	9b08      	ldr	r3, [sp, #32]
 8009d14:	4602      	mov	r2, r0
 8009d16:	4629      	mov	r1, r5
 8009d18:	4620      	mov	r0, r4
 8009d1a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8009d1e:	f000 fb41 	bl	800a3a4 <_Bfree>
 8009d22:	9b05      	ldr	r3, [sp, #20]
 8009d24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d26:	9d01      	ldr	r5, [sp, #4]
 8009d28:	ea43 0102 	orr.w	r1, r3, r2
 8009d2c:	9b06      	ldr	r3, [sp, #24]
 8009d2e:	430b      	orrs	r3, r1
 8009d30:	9b08      	ldr	r3, [sp, #32]
 8009d32:	d10d      	bne.n	8009d50 <_dtoa_r+0xa80>
 8009d34:	2b39      	cmp	r3, #57	; 0x39
 8009d36:	d029      	beq.n	8009d8c <_dtoa_r+0xabc>
 8009d38:	f1b9 0f00 	cmp.w	r9, #0
 8009d3c:	dd01      	ble.n	8009d42 <_dtoa_r+0xa72>
 8009d3e:	9b04      	ldr	r3, [sp, #16]
 8009d40:	3331      	adds	r3, #49	; 0x31
 8009d42:	9a02      	ldr	r2, [sp, #8]
 8009d44:	7013      	strb	r3, [r2, #0]
 8009d46:	e774      	b.n	8009c32 <_dtoa_r+0x962>
 8009d48:	4638      	mov	r0, r7
 8009d4a:	e7b9      	b.n	8009cc0 <_dtoa_r+0x9f0>
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	e7e2      	b.n	8009d16 <_dtoa_r+0xa46>
 8009d50:	f1b9 0f00 	cmp.w	r9, #0
 8009d54:	db06      	blt.n	8009d64 <_dtoa_r+0xa94>
 8009d56:	9905      	ldr	r1, [sp, #20]
 8009d58:	ea41 0909 	orr.w	r9, r1, r9
 8009d5c:	9906      	ldr	r1, [sp, #24]
 8009d5e:	ea59 0101 	orrs.w	r1, r9, r1
 8009d62:	d120      	bne.n	8009da6 <_dtoa_r+0xad6>
 8009d64:	2a00      	cmp	r2, #0
 8009d66:	ddec      	ble.n	8009d42 <_dtoa_r+0xa72>
 8009d68:	4659      	mov	r1, fp
 8009d6a:	2201      	movs	r2, #1
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	9301      	str	r3, [sp, #4]
 8009d70:	f000 fcea 	bl	800a748 <__lshift>
 8009d74:	4631      	mov	r1, r6
 8009d76:	4683      	mov	fp, r0
 8009d78:	f000 fd52 	bl	800a820 <__mcmp>
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	9b01      	ldr	r3, [sp, #4]
 8009d80:	dc02      	bgt.n	8009d88 <_dtoa_r+0xab8>
 8009d82:	d1de      	bne.n	8009d42 <_dtoa_r+0xa72>
 8009d84:	07da      	lsls	r2, r3, #31
 8009d86:	d5dc      	bpl.n	8009d42 <_dtoa_r+0xa72>
 8009d88:	2b39      	cmp	r3, #57	; 0x39
 8009d8a:	d1d8      	bne.n	8009d3e <_dtoa_r+0xa6e>
 8009d8c:	9a02      	ldr	r2, [sp, #8]
 8009d8e:	2339      	movs	r3, #57	; 0x39
 8009d90:	7013      	strb	r3, [r2, #0]
 8009d92:	462b      	mov	r3, r5
 8009d94:	461d      	mov	r5, r3
 8009d96:	3b01      	subs	r3, #1
 8009d98:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009d9c:	2a39      	cmp	r2, #57	; 0x39
 8009d9e:	d050      	beq.n	8009e42 <_dtoa_r+0xb72>
 8009da0:	3201      	adds	r2, #1
 8009da2:	701a      	strb	r2, [r3, #0]
 8009da4:	e745      	b.n	8009c32 <_dtoa_r+0x962>
 8009da6:	2a00      	cmp	r2, #0
 8009da8:	dd03      	ble.n	8009db2 <_dtoa_r+0xae2>
 8009daa:	2b39      	cmp	r3, #57	; 0x39
 8009dac:	d0ee      	beq.n	8009d8c <_dtoa_r+0xabc>
 8009dae:	3301      	adds	r3, #1
 8009db0:	e7c7      	b.n	8009d42 <_dtoa_r+0xa72>
 8009db2:	9a01      	ldr	r2, [sp, #4]
 8009db4:	9907      	ldr	r1, [sp, #28]
 8009db6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009dba:	428a      	cmp	r2, r1
 8009dbc:	d02a      	beq.n	8009e14 <_dtoa_r+0xb44>
 8009dbe:	4659      	mov	r1, fp
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	220a      	movs	r2, #10
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	f000 fb0f 	bl	800a3e8 <__multadd>
 8009dca:	45b8      	cmp	r8, r7
 8009dcc:	4683      	mov	fp, r0
 8009dce:	f04f 0300 	mov.w	r3, #0
 8009dd2:	f04f 020a 	mov.w	r2, #10
 8009dd6:	4641      	mov	r1, r8
 8009dd8:	4620      	mov	r0, r4
 8009dda:	d107      	bne.n	8009dec <_dtoa_r+0xb1c>
 8009ddc:	f000 fb04 	bl	800a3e8 <__multadd>
 8009de0:	4680      	mov	r8, r0
 8009de2:	4607      	mov	r7, r0
 8009de4:	9b01      	ldr	r3, [sp, #4]
 8009de6:	3301      	adds	r3, #1
 8009de8:	9301      	str	r3, [sp, #4]
 8009dea:	e775      	b.n	8009cd8 <_dtoa_r+0xa08>
 8009dec:	f000 fafc 	bl	800a3e8 <__multadd>
 8009df0:	4639      	mov	r1, r7
 8009df2:	4680      	mov	r8, r0
 8009df4:	2300      	movs	r3, #0
 8009df6:	220a      	movs	r2, #10
 8009df8:	4620      	mov	r0, r4
 8009dfa:	f000 faf5 	bl	800a3e8 <__multadd>
 8009dfe:	4607      	mov	r7, r0
 8009e00:	e7f0      	b.n	8009de4 <_dtoa_r+0xb14>
 8009e02:	f1b9 0f00 	cmp.w	r9, #0
 8009e06:	9a00      	ldr	r2, [sp, #0]
 8009e08:	bfcc      	ite	gt
 8009e0a:	464d      	movgt	r5, r9
 8009e0c:	2501      	movle	r5, #1
 8009e0e:	4415      	add	r5, r2
 8009e10:	f04f 0800 	mov.w	r8, #0
 8009e14:	4659      	mov	r1, fp
 8009e16:	2201      	movs	r2, #1
 8009e18:	4620      	mov	r0, r4
 8009e1a:	9301      	str	r3, [sp, #4]
 8009e1c:	f000 fc94 	bl	800a748 <__lshift>
 8009e20:	4631      	mov	r1, r6
 8009e22:	4683      	mov	fp, r0
 8009e24:	f000 fcfc 	bl	800a820 <__mcmp>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	dcb2      	bgt.n	8009d92 <_dtoa_r+0xac2>
 8009e2c:	d102      	bne.n	8009e34 <_dtoa_r+0xb64>
 8009e2e:	9b01      	ldr	r3, [sp, #4]
 8009e30:	07db      	lsls	r3, r3, #31
 8009e32:	d4ae      	bmi.n	8009d92 <_dtoa_r+0xac2>
 8009e34:	462b      	mov	r3, r5
 8009e36:	461d      	mov	r5, r3
 8009e38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e3c:	2a30      	cmp	r2, #48	; 0x30
 8009e3e:	d0fa      	beq.n	8009e36 <_dtoa_r+0xb66>
 8009e40:	e6f7      	b.n	8009c32 <_dtoa_r+0x962>
 8009e42:	9a00      	ldr	r2, [sp, #0]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d1a5      	bne.n	8009d94 <_dtoa_r+0xac4>
 8009e48:	f10a 0a01 	add.w	sl, sl, #1
 8009e4c:	2331      	movs	r3, #49	; 0x31
 8009e4e:	e779      	b.n	8009d44 <_dtoa_r+0xa74>
 8009e50:	4b13      	ldr	r3, [pc, #76]	; (8009ea0 <_dtoa_r+0xbd0>)
 8009e52:	f7ff baaf 	b.w	80093b4 <_dtoa_r+0xe4>
 8009e56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	f47f aa86 	bne.w	800936a <_dtoa_r+0x9a>
 8009e5e:	4b11      	ldr	r3, [pc, #68]	; (8009ea4 <_dtoa_r+0xbd4>)
 8009e60:	f7ff baa8 	b.w	80093b4 <_dtoa_r+0xe4>
 8009e64:	f1b9 0f00 	cmp.w	r9, #0
 8009e68:	dc03      	bgt.n	8009e72 <_dtoa_r+0xba2>
 8009e6a:	9b05      	ldr	r3, [sp, #20]
 8009e6c:	2b02      	cmp	r3, #2
 8009e6e:	f73f aec9 	bgt.w	8009c04 <_dtoa_r+0x934>
 8009e72:	9d00      	ldr	r5, [sp, #0]
 8009e74:	4631      	mov	r1, r6
 8009e76:	4658      	mov	r0, fp
 8009e78:	f7ff f99e 	bl	80091b8 <quorem>
 8009e7c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009e80:	f805 3b01 	strb.w	r3, [r5], #1
 8009e84:	9a00      	ldr	r2, [sp, #0]
 8009e86:	1aaa      	subs	r2, r5, r2
 8009e88:	4591      	cmp	r9, r2
 8009e8a:	ddba      	ble.n	8009e02 <_dtoa_r+0xb32>
 8009e8c:	4659      	mov	r1, fp
 8009e8e:	2300      	movs	r3, #0
 8009e90:	220a      	movs	r2, #10
 8009e92:	4620      	mov	r0, r4
 8009e94:	f000 faa8 	bl	800a3e8 <__multadd>
 8009e98:	4683      	mov	fp, r0
 8009e9a:	e7eb      	b.n	8009e74 <_dtoa_r+0xba4>
 8009e9c:	0800b747 	.word	0x0800b747
 8009ea0:	0800b6a0 	.word	0x0800b6a0
 8009ea4:	0800b6c4 	.word	0x0800b6c4

08009ea8 <__sflush_r>:
 8009ea8:	898a      	ldrh	r2, [r1, #12]
 8009eaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eae:	4605      	mov	r5, r0
 8009eb0:	0710      	lsls	r0, r2, #28
 8009eb2:	460c      	mov	r4, r1
 8009eb4:	d458      	bmi.n	8009f68 <__sflush_r+0xc0>
 8009eb6:	684b      	ldr	r3, [r1, #4]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	dc05      	bgt.n	8009ec8 <__sflush_r+0x20>
 8009ebc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	dc02      	bgt.n	8009ec8 <__sflush_r+0x20>
 8009ec2:	2000      	movs	r0, #0
 8009ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ec8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009eca:	2e00      	cmp	r6, #0
 8009ecc:	d0f9      	beq.n	8009ec2 <__sflush_r+0x1a>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ed4:	682f      	ldr	r7, [r5, #0]
 8009ed6:	602b      	str	r3, [r5, #0]
 8009ed8:	d032      	beq.n	8009f40 <__sflush_r+0x98>
 8009eda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009edc:	89a3      	ldrh	r3, [r4, #12]
 8009ede:	075a      	lsls	r2, r3, #29
 8009ee0:	d505      	bpl.n	8009eee <__sflush_r+0x46>
 8009ee2:	6863      	ldr	r3, [r4, #4]
 8009ee4:	1ac0      	subs	r0, r0, r3
 8009ee6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ee8:	b10b      	cbz	r3, 8009eee <__sflush_r+0x46>
 8009eea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009eec:	1ac0      	subs	r0, r0, r3
 8009eee:	2300      	movs	r3, #0
 8009ef0:	4602      	mov	r2, r0
 8009ef2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ef4:	6a21      	ldr	r1, [r4, #32]
 8009ef6:	4628      	mov	r0, r5
 8009ef8:	47b0      	blx	r6
 8009efa:	1c43      	adds	r3, r0, #1
 8009efc:	89a3      	ldrh	r3, [r4, #12]
 8009efe:	d106      	bne.n	8009f0e <__sflush_r+0x66>
 8009f00:	6829      	ldr	r1, [r5, #0]
 8009f02:	291d      	cmp	r1, #29
 8009f04:	d82c      	bhi.n	8009f60 <__sflush_r+0xb8>
 8009f06:	4a2a      	ldr	r2, [pc, #168]	; (8009fb0 <__sflush_r+0x108>)
 8009f08:	40ca      	lsrs	r2, r1
 8009f0a:	07d6      	lsls	r6, r2, #31
 8009f0c:	d528      	bpl.n	8009f60 <__sflush_r+0xb8>
 8009f0e:	2200      	movs	r2, #0
 8009f10:	6062      	str	r2, [r4, #4]
 8009f12:	04d9      	lsls	r1, r3, #19
 8009f14:	6922      	ldr	r2, [r4, #16]
 8009f16:	6022      	str	r2, [r4, #0]
 8009f18:	d504      	bpl.n	8009f24 <__sflush_r+0x7c>
 8009f1a:	1c42      	adds	r2, r0, #1
 8009f1c:	d101      	bne.n	8009f22 <__sflush_r+0x7a>
 8009f1e:	682b      	ldr	r3, [r5, #0]
 8009f20:	b903      	cbnz	r3, 8009f24 <__sflush_r+0x7c>
 8009f22:	6560      	str	r0, [r4, #84]	; 0x54
 8009f24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f26:	602f      	str	r7, [r5, #0]
 8009f28:	2900      	cmp	r1, #0
 8009f2a:	d0ca      	beq.n	8009ec2 <__sflush_r+0x1a>
 8009f2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f30:	4299      	cmp	r1, r3
 8009f32:	d002      	beq.n	8009f3a <__sflush_r+0x92>
 8009f34:	4628      	mov	r0, r5
 8009f36:	f7fe faa9 	bl	800848c <_free_r>
 8009f3a:	2000      	movs	r0, #0
 8009f3c:	6360      	str	r0, [r4, #52]	; 0x34
 8009f3e:	e7c1      	b.n	8009ec4 <__sflush_r+0x1c>
 8009f40:	6a21      	ldr	r1, [r4, #32]
 8009f42:	2301      	movs	r3, #1
 8009f44:	4628      	mov	r0, r5
 8009f46:	47b0      	blx	r6
 8009f48:	1c41      	adds	r1, r0, #1
 8009f4a:	d1c7      	bne.n	8009edc <__sflush_r+0x34>
 8009f4c:	682b      	ldr	r3, [r5, #0]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d0c4      	beq.n	8009edc <__sflush_r+0x34>
 8009f52:	2b1d      	cmp	r3, #29
 8009f54:	d001      	beq.n	8009f5a <__sflush_r+0xb2>
 8009f56:	2b16      	cmp	r3, #22
 8009f58:	d101      	bne.n	8009f5e <__sflush_r+0xb6>
 8009f5a:	602f      	str	r7, [r5, #0]
 8009f5c:	e7b1      	b.n	8009ec2 <__sflush_r+0x1a>
 8009f5e:	89a3      	ldrh	r3, [r4, #12]
 8009f60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f64:	81a3      	strh	r3, [r4, #12]
 8009f66:	e7ad      	b.n	8009ec4 <__sflush_r+0x1c>
 8009f68:	690f      	ldr	r7, [r1, #16]
 8009f6a:	2f00      	cmp	r7, #0
 8009f6c:	d0a9      	beq.n	8009ec2 <__sflush_r+0x1a>
 8009f6e:	0793      	lsls	r3, r2, #30
 8009f70:	680e      	ldr	r6, [r1, #0]
 8009f72:	bf08      	it	eq
 8009f74:	694b      	ldreq	r3, [r1, #20]
 8009f76:	600f      	str	r7, [r1, #0]
 8009f78:	bf18      	it	ne
 8009f7a:	2300      	movne	r3, #0
 8009f7c:	eba6 0807 	sub.w	r8, r6, r7
 8009f80:	608b      	str	r3, [r1, #8]
 8009f82:	f1b8 0f00 	cmp.w	r8, #0
 8009f86:	dd9c      	ble.n	8009ec2 <__sflush_r+0x1a>
 8009f88:	6a21      	ldr	r1, [r4, #32]
 8009f8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009f8c:	4643      	mov	r3, r8
 8009f8e:	463a      	mov	r2, r7
 8009f90:	4628      	mov	r0, r5
 8009f92:	47b0      	blx	r6
 8009f94:	2800      	cmp	r0, #0
 8009f96:	dc06      	bgt.n	8009fa6 <__sflush_r+0xfe>
 8009f98:	89a3      	ldrh	r3, [r4, #12]
 8009f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f9e:	81a3      	strh	r3, [r4, #12]
 8009fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa4:	e78e      	b.n	8009ec4 <__sflush_r+0x1c>
 8009fa6:	4407      	add	r7, r0
 8009fa8:	eba8 0800 	sub.w	r8, r8, r0
 8009fac:	e7e9      	b.n	8009f82 <__sflush_r+0xda>
 8009fae:	bf00      	nop
 8009fb0:	20400001 	.word	0x20400001

08009fb4 <_fflush_r>:
 8009fb4:	b538      	push	{r3, r4, r5, lr}
 8009fb6:	690b      	ldr	r3, [r1, #16]
 8009fb8:	4605      	mov	r5, r0
 8009fba:	460c      	mov	r4, r1
 8009fbc:	b913      	cbnz	r3, 8009fc4 <_fflush_r+0x10>
 8009fbe:	2500      	movs	r5, #0
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	bd38      	pop	{r3, r4, r5, pc}
 8009fc4:	b118      	cbz	r0, 8009fce <_fflush_r+0x1a>
 8009fc6:	6983      	ldr	r3, [r0, #24]
 8009fc8:	b90b      	cbnz	r3, 8009fce <_fflush_r+0x1a>
 8009fca:	f000 f887 	bl	800a0dc <__sinit>
 8009fce:	4b14      	ldr	r3, [pc, #80]	; (800a020 <_fflush_r+0x6c>)
 8009fd0:	429c      	cmp	r4, r3
 8009fd2:	d11b      	bne.n	800a00c <_fflush_r+0x58>
 8009fd4:	686c      	ldr	r4, [r5, #4]
 8009fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d0ef      	beq.n	8009fbe <_fflush_r+0xa>
 8009fde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009fe0:	07d0      	lsls	r0, r2, #31
 8009fe2:	d404      	bmi.n	8009fee <_fflush_r+0x3a>
 8009fe4:	0599      	lsls	r1, r3, #22
 8009fe6:	d402      	bmi.n	8009fee <_fflush_r+0x3a>
 8009fe8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fea:	f000 f91a 	bl	800a222 <__retarget_lock_acquire_recursive>
 8009fee:	4628      	mov	r0, r5
 8009ff0:	4621      	mov	r1, r4
 8009ff2:	f7ff ff59 	bl	8009ea8 <__sflush_r>
 8009ff6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ff8:	07da      	lsls	r2, r3, #31
 8009ffa:	4605      	mov	r5, r0
 8009ffc:	d4e0      	bmi.n	8009fc0 <_fflush_r+0xc>
 8009ffe:	89a3      	ldrh	r3, [r4, #12]
 800a000:	059b      	lsls	r3, r3, #22
 800a002:	d4dd      	bmi.n	8009fc0 <_fflush_r+0xc>
 800a004:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a006:	f000 f90d 	bl	800a224 <__retarget_lock_release_recursive>
 800a00a:	e7d9      	b.n	8009fc0 <_fflush_r+0xc>
 800a00c:	4b05      	ldr	r3, [pc, #20]	; (800a024 <_fflush_r+0x70>)
 800a00e:	429c      	cmp	r4, r3
 800a010:	d101      	bne.n	800a016 <_fflush_r+0x62>
 800a012:	68ac      	ldr	r4, [r5, #8]
 800a014:	e7df      	b.n	8009fd6 <_fflush_r+0x22>
 800a016:	4b04      	ldr	r3, [pc, #16]	; (800a028 <_fflush_r+0x74>)
 800a018:	429c      	cmp	r4, r3
 800a01a:	bf08      	it	eq
 800a01c:	68ec      	ldreq	r4, [r5, #12]
 800a01e:	e7da      	b.n	8009fd6 <_fflush_r+0x22>
 800a020:	0800b778 	.word	0x0800b778
 800a024:	0800b798 	.word	0x0800b798
 800a028:	0800b758 	.word	0x0800b758

0800a02c <std>:
 800a02c:	2300      	movs	r3, #0
 800a02e:	b510      	push	{r4, lr}
 800a030:	4604      	mov	r4, r0
 800a032:	e9c0 3300 	strd	r3, r3, [r0]
 800a036:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a03a:	6083      	str	r3, [r0, #8]
 800a03c:	8181      	strh	r1, [r0, #12]
 800a03e:	6643      	str	r3, [r0, #100]	; 0x64
 800a040:	81c2      	strh	r2, [r0, #14]
 800a042:	6183      	str	r3, [r0, #24]
 800a044:	4619      	mov	r1, r3
 800a046:	2208      	movs	r2, #8
 800a048:	305c      	adds	r0, #92	; 0x5c
 800a04a:	f7fe fa07 	bl	800845c <memset>
 800a04e:	4b05      	ldr	r3, [pc, #20]	; (800a064 <std+0x38>)
 800a050:	6263      	str	r3, [r4, #36]	; 0x24
 800a052:	4b05      	ldr	r3, [pc, #20]	; (800a068 <std+0x3c>)
 800a054:	62a3      	str	r3, [r4, #40]	; 0x28
 800a056:	4b05      	ldr	r3, [pc, #20]	; (800a06c <std+0x40>)
 800a058:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a05a:	4b05      	ldr	r3, [pc, #20]	; (800a070 <std+0x44>)
 800a05c:	6224      	str	r4, [r4, #32]
 800a05e:	6323      	str	r3, [r4, #48]	; 0x30
 800a060:	bd10      	pop	{r4, pc}
 800a062:	bf00      	nop
 800a064:	0800ad25 	.word	0x0800ad25
 800a068:	0800ad47 	.word	0x0800ad47
 800a06c:	0800ad7f 	.word	0x0800ad7f
 800a070:	0800ada3 	.word	0x0800ada3

0800a074 <_cleanup_r>:
 800a074:	4901      	ldr	r1, [pc, #4]	; (800a07c <_cleanup_r+0x8>)
 800a076:	f000 b8af 	b.w	800a1d8 <_fwalk_reent>
 800a07a:	bf00      	nop
 800a07c:	08009fb5 	.word	0x08009fb5

0800a080 <__sfmoreglue>:
 800a080:	b570      	push	{r4, r5, r6, lr}
 800a082:	1e4a      	subs	r2, r1, #1
 800a084:	2568      	movs	r5, #104	; 0x68
 800a086:	4355      	muls	r5, r2
 800a088:	460e      	mov	r6, r1
 800a08a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a08e:	f7fe fa4d 	bl	800852c <_malloc_r>
 800a092:	4604      	mov	r4, r0
 800a094:	b140      	cbz	r0, 800a0a8 <__sfmoreglue+0x28>
 800a096:	2100      	movs	r1, #0
 800a098:	e9c0 1600 	strd	r1, r6, [r0]
 800a09c:	300c      	adds	r0, #12
 800a09e:	60a0      	str	r0, [r4, #8]
 800a0a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a0a4:	f7fe f9da 	bl	800845c <memset>
 800a0a8:	4620      	mov	r0, r4
 800a0aa:	bd70      	pop	{r4, r5, r6, pc}

0800a0ac <__sfp_lock_acquire>:
 800a0ac:	4801      	ldr	r0, [pc, #4]	; (800a0b4 <__sfp_lock_acquire+0x8>)
 800a0ae:	f000 b8b8 	b.w	800a222 <__retarget_lock_acquire_recursive>
 800a0b2:	bf00      	nop
 800a0b4:	20000758 	.word	0x20000758

0800a0b8 <__sfp_lock_release>:
 800a0b8:	4801      	ldr	r0, [pc, #4]	; (800a0c0 <__sfp_lock_release+0x8>)
 800a0ba:	f000 b8b3 	b.w	800a224 <__retarget_lock_release_recursive>
 800a0be:	bf00      	nop
 800a0c0:	20000758 	.word	0x20000758

0800a0c4 <__sinit_lock_acquire>:
 800a0c4:	4801      	ldr	r0, [pc, #4]	; (800a0cc <__sinit_lock_acquire+0x8>)
 800a0c6:	f000 b8ac 	b.w	800a222 <__retarget_lock_acquire_recursive>
 800a0ca:	bf00      	nop
 800a0cc:	20000753 	.word	0x20000753

0800a0d0 <__sinit_lock_release>:
 800a0d0:	4801      	ldr	r0, [pc, #4]	; (800a0d8 <__sinit_lock_release+0x8>)
 800a0d2:	f000 b8a7 	b.w	800a224 <__retarget_lock_release_recursive>
 800a0d6:	bf00      	nop
 800a0d8:	20000753 	.word	0x20000753

0800a0dc <__sinit>:
 800a0dc:	b510      	push	{r4, lr}
 800a0de:	4604      	mov	r4, r0
 800a0e0:	f7ff fff0 	bl	800a0c4 <__sinit_lock_acquire>
 800a0e4:	69a3      	ldr	r3, [r4, #24]
 800a0e6:	b11b      	cbz	r3, 800a0f0 <__sinit+0x14>
 800a0e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0ec:	f7ff bff0 	b.w	800a0d0 <__sinit_lock_release>
 800a0f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a0f4:	6523      	str	r3, [r4, #80]	; 0x50
 800a0f6:	4b13      	ldr	r3, [pc, #76]	; (800a144 <__sinit+0x68>)
 800a0f8:	4a13      	ldr	r2, [pc, #76]	; (800a148 <__sinit+0x6c>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	62a2      	str	r2, [r4, #40]	; 0x28
 800a0fe:	42a3      	cmp	r3, r4
 800a100:	bf04      	itt	eq
 800a102:	2301      	moveq	r3, #1
 800a104:	61a3      	streq	r3, [r4, #24]
 800a106:	4620      	mov	r0, r4
 800a108:	f000 f820 	bl	800a14c <__sfp>
 800a10c:	6060      	str	r0, [r4, #4]
 800a10e:	4620      	mov	r0, r4
 800a110:	f000 f81c 	bl	800a14c <__sfp>
 800a114:	60a0      	str	r0, [r4, #8]
 800a116:	4620      	mov	r0, r4
 800a118:	f000 f818 	bl	800a14c <__sfp>
 800a11c:	2200      	movs	r2, #0
 800a11e:	60e0      	str	r0, [r4, #12]
 800a120:	2104      	movs	r1, #4
 800a122:	6860      	ldr	r0, [r4, #4]
 800a124:	f7ff ff82 	bl	800a02c <std>
 800a128:	68a0      	ldr	r0, [r4, #8]
 800a12a:	2201      	movs	r2, #1
 800a12c:	2109      	movs	r1, #9
 800a12e:	f7ff ff7d 	bl	800a02c <std>
 800a132:	68e0      	ldr	r0, [r4, #12]
 800a134:	2202      	movs	r2, #2
 800a136:	2112      	movs	r1, #18
 800a138:	f7ff ff78 	bl	800a02c <std>
 800a13c:	2301      	movs	r3, #1
 800a13e:	61a3      	str	r3, [r4, #24]
 800a140:	e7d2      	b.n	800a0e8 <__sinit+0xc>
 800a142:	bf00      	nop
 800a144:	0800b68c 	.word	0x0800b68c
 800a148:	0800a075 	.word	0x0800a075

0800a14c <__sfp>:
 800a14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a14e:	4607      	mov	r7, r0
 800a150:	f7ff ffac 	bl	800a0ac <__sfp_lock_acquire>
 800a154:	4b1e      	ldr	r3, [pc, #120]	; (800a1d0 <__sfp+0x84>)
 800a156:	681e      	ldr	r6, [r3, #0]
 800a158:	69b3      	ldr	r3, [r6, #24]
 800a15a:	b913      	cbnz	r3, 800a162 <__sfp+0x16>
 800a15c:	4630      	mov	r0, r6
 800a15e:	f7ff ffbd 	bl	800a0dc <__sinit>
 800a162:	3648      	adds	r6, #72	; 0x48
 800a164:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a168:	3b01      	subs	r3, #1
 800a16a:	d503      	bpl.n	800a174 <__sfp+0x28>
 800a16c:	6833      	ldr	r3, [r6, #0]
 800a16e:	b30b      	cbz	r3, 800a1b4 <__sfp+0x68>
 800a170:	6836      	ldr	r6, [r6, #0]
 800a172:	e7f7      	b.n	800a164 <__sfp+0x18>
 800a174:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a178:	b9d5      	cbnz	r5, 800a1b0 <__sfp+0x64>
 800a17a:	4b16      	ldr	r3, [pc, #88]	; (800a1d4 <__sfp+0x88>)
 800a17c:	60e3      	str	r3, [r4, #12]
 800a17e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a182:	6665      	str	r5, [r4, #100]	; 0x64
 800a184:	f000 f84c 	bl	800a220 <__retarget_lock_init_recursive>
 800a188:	f7ff ff96 	bl	800a0b8 <__sfp_lock_release>
 800a18c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a190:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a194:	6025      	str	r5, [r4, #0]
 800a196:	61a5      	str	r5, [r4, #24]
 800a198:	2208      	movs	r2, #8
 800a19a:	4629      	mov	r1, r5
 800a19c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a1a0:	f7fe f95c 	bl	800845c <memset>
 800a1a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a1a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a1ac:	4620      	mov	r0, r4
 800a1ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1b0:	3468      	adds	r4, #104	; 0x68
 800a1b2:	e7d9      	b.n	800a168 <__sfp+0x1c>
 800a1b4:	2104      	movs	r1, #4
 800a1b6:	4638      	mov	r0, r7
 800a1b8:	f7ff ff62 	bl	800a080 <__sfmoreglue>
 800a1bc:	4604      	mov	r4, r0
 800a1be:	6030      	str	r0, [r6, #0]
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	d1d5      	bne.n	800a170 <__sfp+0x24>
 800a1c4:	f7ff ff78 	bl	800a0b8 <__sfp_lock_release>
 800a1c8:	230c      	movs	r3, #12
 800a1ca:	603b      	str	r3, [r7, #0]
 800a1cc:	e7ee      	b.n	800a1ac <__sfp+0x60>
 800a1ce:	bf00      	nop
 800a1d0:	0800b68c 	.word	0x0800b68c
 800a1d4:	ffff0001 	.word	0xffff0001

0800a1d8 <_fwalk_reent>:
 800a1d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1dc:	4606      	mov	r6, r0
 800a1de:	4688      	mov	r8, r1
 800a1e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a1e4:	2700      	movs	r7, #0
 800a1e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a1ea:	f1b9 0901 	subs.w	r9, r9, #1
 800a1ee:	d505      	bpl.n	800a1fc <_fwalk_reent+0x24>
 800a1f0:	6824      	ldr	r4, [r4, #0]
 800a1f2:	2c00      	cmp	r4, #0
 800a1f4:	d1f7      	bne.n	800a1e6 <_fwalk_reent+0xe>
 800a1f6:	4638      	mov	r0, r7
 800a1f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1fc:	89ab      	ldrh	r3, [r5, #12]
 800a1fe:	2b01      	cmp	r3, #1
 800a200:	d907      	bls.n	800a212 <_fwalk_reent+0x3a>
 800a202:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a206:	3301      	adds	r3, #1
 800a208:	d003      	beq.n	800a212 <_fwalk_reent+0x3a>
 800a20a:	4629      	mov	r1, r5
 800a20c:	4630      	mov	r0, r6
 800a20e:	47c0      	blx	r8
 800a210:	4307      	orrs	r7, r0
 800a212:	3568      	adds	r5, #104	; 0x68
 800a214:	e7e9      	b.n	800a1ea <_fwalk_reent+0x12>
	...

0800a218 <_localeconv_r>:
 800a218:	4800      	ldr	r0, [pc, #0]	; (800a21c <_localeconv_r+0x4>)
 800a21a:	4770      	bx	lr
 800a21c:	20000464 	.word	0x20000464

0800a220 <__retarget_lock_init_recursive>:
 800a220:	4770      	bx	lr

0800a222 <__retarget_lock_acquire_recursive>:
 800a222:	4770      	bx	lr

0800a224 <__retarget_lock_release_recursive>:
 800a224:	4770      	bx	lr

0800a226 <__swhatbuf_r>:
 800a226:	b570      	push	{r4, r5, r6, lr}
 800a228:	460e      	mov	r6, r1
 800a22a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a22e:	2900      	cmp	r1, #0
 800a230:	b096      	sub	sp, #88	; 0x58
 800a232:	4614      	mov	r4, r2
 800a234:	461d      	mov	r5, r3
 800a236:	da07      	bge.n	800a248 <__swhatbuf_r+0x22>
 800a238:	2300      	movs	r3, #0
 800a23a:	602b      	str	r3, [r5, #0]
 800a23c:	89b3      	ldrh	r3, [r6, #12]
 800a23e:	061a      	lsls	r2, r3, #24
 800a240:	d410      	bmi.n	800a264 <__swhatbuf_r+0x3e>
 800a242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a246:	e00e      	b.n	800a266 <__swhatbuf_r+0x40>
 800a248:	466a      	mov	r2, sp
 800a24a:	f000 fe01 	bl	800ae50 <_fstat_r>
 800a24e:	2800      	cmp	r0, #0
 800a250:	dbf2      	blt.n	800a238 <__swhatbuf_r+0x12>
 800a252:	9a01      	ldr	r2, [sp, #4]
 800a254:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a258:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a25c:	425a      	negs	r2, r3
 800a25e:	415a      	adcs	r2, r3
 800a260:	602a      	str	r2, [r5, #0]
 800a262:	e7ee      	b.n	800a242 <__swhatbuf_r+0x1c>
 800a264:	2340      	movs	r3, #64	; 0x40
 800a266:	2000      	movs	r0, #0
 800a268:	6023      	str	r3, [r4, #0]
 800a26a:	b016      	add	sp, #88	; 0x58
 800a26c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a270 <__smakebuf_r>:
 800a270:	898b      	ldrh	r3, [r1, #12]
 800a272:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a274:	079d      	lsls	r5, r3, #30
 800a276:	4606      	mov	r6, r0
 800a278:	460c      	mov	r4, r1
 800a27a:	d507      	bpl.n	800a28c <__smakebuf_r+0x1c>
 800a27c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a280:	6023      	str	r3, [r4, #0]
 800a282:	6123      	str	r3, [r4, #16]
 800a284:	2301      	movs	r3, #1
 800a286:	6163      	str	r3, [r4, #20]
 800a288:	b002      	add	sp, #8
 800a28a:	bd70      	pop	{r4, r5, r6, pc}
 800a28c:	ab01      	add	r3, sp, #4
 800a28e:	466a      	mov	r2, sp
 800a290:	f7ff ffc9 	bl	800a226 <__swhatbuf_r>
 800a294:	9900      	ldr	r1, [sp, #0]
 800a296:	4605      	mov	r5, r0
 800a298:	4630      	mov	r0, r6
 800a29a:	f7fe f947 	bl	800852c <_malloc_r>
 800a29e:	b948      	cbnz	r0, 800a2b4 <__smakebuf_r+0x44>
 800a2a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2a4:	059a      	lsls	r2, r3, #22
 800a2a6:	d4ef      	bmi.n	800a288 <__smakebuf_r+0x18>
 800a2a8:	f023 0303 	bic.w	r3, r3, #3
 800a2ac:	f043 0302 	orr.w	r3, r3, #2
 800a2b0:	81a3      	strh	r3, [r4, #12]
 800a2b2:	e7e3      	b.n	800a27c <__smakebuf_r+0xc>
 800a2b4:	4b0d      	ldr	r3, [pc, #52]	; (800a2ec <__smakebuf_r+0x7c>)
 800a2b6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a2b8:	89a3      	ldrh	r3, [r4, #12]
 800a2ba:	6020      	str	r0, [r4, #0]
 800a2bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2c0:	81a3      	strh	r3, [r4, #12]
 800a2c2:	9b00      	ldr	r3, [sp, #0]
 800a2c4:	6163      	str	r3, [r4, #20]
 800a2c6:	9b01      	ldr	r3, [sp, #4]
 800a2c8:	6120      	str	r0, [r4, #16]
 800a2ca:	b15b      	cbz	r3, 800a2e4 <__smakebuf_r+0x74>
 800a2cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2d0:	4630      	mov	r0, r6
 800a2d2:	f000 fdcf 	bl	800ae74 <_isatty_r>
 800a2d6:	b128      	cbz	r0, 800a2e4 <__smakebuf_r+0x74>
 800a2d8:	89a3      	ldrh	r3, [r4, #12]
 800a2da:	f023 0303 	bic.w	r3, r3, #3
 800a2de:	f043 0301 	orr.w	r3, r3, #1
 800a2e2:	81a3      	strh	r3, [r4, #12]
 800a2e4:	89a0      	ldrh	r0, [r4, #12]
 800a2e6:	4305      	orrs	r5, r0
 800a2e8:	81a5      	strh	r5, [r4, #12]
 800a2ea:	e7cd      	b.n	800a288 <__smakebuf_r+0x18>
 800a2ec:	0800a075 	.word	0x0800a075

0800a2f0 <memcpy>:
 800a2f0:	440a      	add	r2, r1
 800a2f2:	4291      	cmp	r1, r2
 800a2f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2f8:	d100      	bne.n	800a2fc <memcpy+0xc>
 800a2fa:	4770      	bx	lr
 800a2fc:	b510      	push	{r4, lr}
 800a2fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a302:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a306:	4291      	cmp	r1, r2
 800a308:	d1f9      	bne.n	800a2fe <memcpy+0xe>
 800a30a:	bd10      	pop	{r4, pc}

0800a30c <__malloc_lock>:
 800a30c:	4801      	ldr	r0, [pc, #4]	; (800a314 <__malloc_lock+0x8>)
 800a30e:	f7ff bf88 	b.w	800a222 <__retarget_lock_acquire_recursive>
 800a312:	bf00      	nop
 800a314:	20000754 	.word	0x20000754

0800a318 <__malloc_unlock>:
 800a318:	4801      	ldr	r0, [pc, #4]	; (800a320 <__malloc_unlock+0x8>)
 800a31a:	f7ff bf83 	b.w	800a224 <__retarget_lock_release_recursive>
 800a31e:	bf00      	nop
 800a320:	20000754 	.word	0x20000754

0800a324 <_Balloc>:
 800a324:	b570      	push	{r4, r5, r6, lr}
 800a326:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a328:	4604      	mov	r4, r0
 800a32a:	460d      	mov	r5, r1
 800a32c:	b976      	cbnz	r6, 800a34c <_Balloc+0x28>
 800a32e:	2010      	movs	r0, #16
 800a330:	f7fe f884 	bl	800843c <malloc>
 800a334:	4602      	mov	r2, r0
 800a336:	6260      	str	r0, [r4, #36]	; 0x24
 800a338:	b920      	cbnz	r0, 800a344 <_Balloc+0x20>
 800a33a:	4b18      	ldr	r3, [pc, #96]	; (800a39c <_Balloc+0x78>)
 800a33c:	4818      	ldr	r0, [pc, #96]	; (800a3a0 <_Balloc+0x7c>)
 800a33e:	2166      	movs	r1, #102	; 0x66
 800a340:	f000 fd46 	bl	800add0 <__assert_func>
 800a344:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a348:	6006      	str	r6, [r0, #0]
 800a34a:	60c6      	str	r6, [r0, #12]
 800a34c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a34e:	68f3      	ldr	r3, [r6, #12]
 800a350:	b183      	cbz	r3, 800a374 <_Balloc+0x50>
 800a352:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a354:	68db      	ldr	r3, [r3, #12]
 800a356:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a35a:	b9b8      	cbnz	r0, 800a38c <_Balloc+0x68>
 800a35c:	2101      	movs	r1, #1
 800a35e:	fa01 f605 	lsl.w	r6, r1, r5
 800a362:	1d72      	adds	r2, r6, #5
 800a364:	0092      	lsls	r2, r2, #2
 800a366:	4620      	mov	r0, r4
 800a368:	f7fe f880 	bl	800846c <_calloc_r>
 800a36c:	b160      	cbz	r0, 800a388 <_Balloc+0x64>
 800a36e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a372:	e00e      	b.n	800a392 <_Balloc+0x6e>
 800a374:	2221      	movs	r2, #33	; 0x21
 800a376:	2104      	movs	r1, #4
 800a378:	4620      	mov	r0, r4
 800a37a:	f7fe f877 	bl	800846c <_calloc_r>
 800a37e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a380:	60f0      	str	r0, [r6, #12]
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d1e4      	bne.n	800a352 <_Balloc+0x2e>
 800a388:	2000      	movs	r0, #0
 800a38a:	bd70      	pop	{r4, r5, r6, pc}
 800a38c:	6802      	ldr	r2, [r0, #0]
 800a38e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a392:	2300      	movs	r3, #0
 800a394:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a398:	e7f7      	b.n	800a38a <_Balloc+0x66>
 800a39a:	bf00      	nop
 800a39c:	0800b6d1 	.word	0x0800b6d1
 800a3a0:	0800b7b8 	.word	0x0800b7b8

0800a3a4 <_Bfree>:
 800a3a4:	b570      	push	{r4, r5, r6, lr}
 800a3a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a3a8:	4605      	mov	r5, r0
 800a3aa:	460c      	mov	r4, r1
 800a3ac:	b976      	cbnz	r6, 800a3cc <_Bfree+0x28>
 800a3ae:	2010      	movs	r0, #16
 800a3b0:	f7fe f844 	bl	800843c <malloc>
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	6268      	str	r0, [r5, #36]	; 0x24
 800a3b8:	b920      	cbnz	r0, 800a3c4 <_Bfree+0x20>
 800a3ba:	4b09      	ldr	r3, [pc, #36]	; (800a3e0 <_Bfree+0x3c>)
 800a3bc:	4809      	ldr	r0, [pc, #36]	; (800a3e4 <_Bfree+0x40>)
 800a3be:	218a      	movs	r1, #138	; 0x8a
 800a3c0:	f000 fd06 	bl	800add0 <__assert_func>
 800a3c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3c8:	6006      	str	r6, [r0, #0]
 800a3ca:	60c6      	str	r6, [r0, #12]
 800a3cc:	b13c      	cbz	r4, 800a3de <_Bfree+0x3a>
 800a3ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a3d0:	6862      	ldr	r2, [r4, #4]
 800a3d2:	68db      	ldr	r3, [r3, #12]
 800a3d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3d8:	6021      	str	r1, [r4, #0]
 800a3da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a3de:	bd70      	pop	{r4, r5, r6, pc}
 800a3e0:	0800b6d1 	.word	0x0800b6d1
 800a3e4:	0800b7b8 	.word	0x0800b7b8

0800a3e8 <__multadd>:
 800a3e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ec:	690e      	ldr	r6, [r1, #16]
 800a3ee:	4607      	mov	r7, r0
 800a3f0:	4698      	mov	r8, r3
 800a3f2:	460c      	mov	r4, r1
 800a3f4:	f101 0014 	add.w	r0, r1, #20
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	6805      	ldr	r5, [r0, #0]
 800a3fc:	b2a9      	uxth	r1, r5
 800a3fe:	fb02 8101 	mla	r1, r2, r1, r8
 800a402:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a406:	0c2d      	lsrs	r5, r5, #16
 800a408:	fb02 c505 	mla	r5, r2, r5, ip
 800a40c:	b289      	uxth	r1, r1
 800a40e:	3301      	adds	r3, #1
 800a410:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a414:	429e      	cmp	r6, r3
 800a416:	f840 1b04 	str.w	r1, [r0], #4
 800a41a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a41e:	dcec      	bgt.n	800a3fa <__multadd+0x12>
 800a420:	f1b8 0f00 	cmp.w	r8, #0
 800a424:	d022      	beq.n	800a46c <__multadd+0x84>
 800a426:	68a3      	ldr	r3, [r4, #8]
 800a428:	42b3      	cmp	r3, r6
 800a42a:	dc19      	bgt.n	800a460 <__multadd+0x78>
 800a42c:	6861      	ldr	r1, [r4, #4]
 800a42e:	4638      	mov	r0, r7
 800a430:	3101      	adds	r1, #1
 800a432:	f7ff ff77 	bl	800a324 <_Balloc>
 800a436:	4605      	mov	r5, r0
 800a438:	b928      	cbnz	r0, 800a446 <__multadd+0x5e>
 800a43a:	4602      	mov	r2, r0
 800a43c:	4b0d      	ldr	r3, [pc, #52]	; (800a474 <__multadd+0x8c>)
 800a43e:	480e      	ldr	r0, [pc, #56]	; (800a478 <__multadd+0x90>)
 800a440:	21b5      	movs	r1, #181	; 0xb5
 800a442:	f000 fcc5 	bl	800add0 <__assert_func>
 800a446:	6922      	ldr	r2, [r4, #16]
 800a448:	3202      	adds	r2, #2
 800a44a:	f104 010c 	add.w	r1, r4, #12
 800a44e:	0092      	lsls	r2, r2, #2
 800a450:	300c      	adds	r0, #12
 800a452:	f7ff ff4d 	bl	800a2f0 <memcpy>
 800a456:	4621      	mov	r1, r4
 800a458:	4638      	mov	r0, r7
 800a45a:	f7ff ffa3 	bl	800a3a4 <_Bfree>
 800a45e:	462c      	mov	r4, r5
 800a460:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a464:	3601      	adds	r6, #1
 800a466:	f8c3 8014 	str.w	r8, [r3, #20]
 800a46a:	6126      	str	r6, [r4, #16]
 800a46c:	4620      	mov	r0, r4
 800a46e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a472:	bf00      	nop
 800a474:	0800b747 	.word	0x0800b747
 800a478:	0800b7b8 	.word	0x0800b7b8

0800a47c <__hi0bits>:
 800a47c:	0c03      	lsrs	r3, r0, #16
 800a47e:	041b      	lsls	r3, r3, #16
 800a480:	b9d3      	cbnz	r3, 800a4b8 <__hi0bits+0x3c>
 800a482:	0400      	lsls	r0, r0, #16
 800a484:	2310      	movs	r3, #16
 800a486:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a48a:	bf04      	itt	eq
 800a48c:	0200      	lsleq	r0, r0, #8
 800a48e:	3308      	addeq	r3, #8
 800a490:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a494:	bf04      	itt	eq
 800a496:	0100      	lsleq	r0, r0, #4
 800a498:	3304      	addeq	r3, #4
 800a49a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a49e:	bf04      	itt	eq
 800a4a0:	0080      	lsleq	r0, r0, #2
 800a4a2:	3302      	addeq	r3, #2
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	db05      	blt.n	800a4b4 <__hi0bits+0x38>
 800a4a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a4ac:	f103 0301 	add.w	r3, r3, #1
 800a4b0:	bf08      	it	eq
 800a4b2:	2320      	moveq	r3, #32
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	4770      	bx	lr
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	e7e4      	b.n	800a486 <__hi0bits+0xa>

0800a4bc <__lo0bits>:
 800a4bc:	6803      	ldr	r3, [r0, #0]
 800a4be:	f013 0207 	ands.w	r2, r3, #7
 800a4c2:	4601      	mov	r1, r0
 800a4c4:	d00b      	beq.n	800a4de <__lo0bits+0x22>
 800a4c6:	07da      	lsls	r2, r3, #31
 800a4c8:	d424      	bmi.n	800a514 <__lo0bits+0x58>
 800a4ca:	0798      	lsls	r0, r3, #30
 800a4cc:	bf49      	itett	mi
 800a4ce:	085b      	lsrmi	r3, r3, #1
 800a4d0:	089b      	lsrpl	r3, r3, #2
 800a4d2:	2001      	movmi	r0, #1
 800a4d4:	600b      	strmi	r3, [r1, #0]
 800a4d6:	bf5c      	itt	pl
 800a4d8:	600b      	strpl	r3, [r1, #0]
 800a4da:	2002      	movpl	r0, #2
 800a4dc:	4770      	bx	lr
 800a4de:	b298      	uxth	r0, r3
 800a4e0:	b9b0      	cbnz	r0, 800a510 <__lo0bits+0x54>
 800a4e2:	0c1b      	lsrs	r3, r3, #16
 800a4e4:	2010      	movs	r0, #16
 800a4e6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a4ea:	bf04      	itt	eq
 800a4ec:	0a1b      	lsreq	r3, r3, #8
 800a4ee:	3008      	addeq	r0, #8
 800a4f0:	071a      	lsls	r2, r3, #28
 800a4f2:	bf04      	itt	eq
 800a4f4:	091b      	lsreq	r3, r3, #4
 800a4f6:	3004      	addeq	r0, #4
 800a4f8:	079a      	lsls	r2, r3, #30
 800a4fa:	bf04      	itt	eq
 800a4fc:	089b      	lsreq	r3, r3, #2
 800a4fe:	3002      	addeq	r0, #2
 800a500:	07da      	lsls	r2, r3, #31
 800a502:	d403      	bmi.n	800a50c <__lo0bits+0x50>
 800a504:	085b      	lsrs	r3, r3, #1
 800a506:	f100 0001 	add.w	r0, r0, #1
 800a50a:	d005      	beq.n	800a518 <__lo0bits+0x5c>
 800a50c:	600b      	str	r3, [r1, #0]
 800a50e:	4770      	bx	lr
 800a510:	4610      	mov	r0, r2
 800a512:	e7e8      	b.n	800a4e6 <__lo0bits+0x2a>
 800a514:	2000      	movs	r0, #0
 800a516:	4770      	bx	lr
 800a518:	2020      	movs	r0, #32
 800a51a:	4770      	bx	lr

0800a51c <__i2b>:
 800a51c:	b510      	push	{r4, lr}
 800a51e:	460c      	mov	r4, r1
 800a520:	2101      	movs	r1, #1
 800a522:	f7ff feff 	bl	800a324 <_Balloc>
 800a526:	4602      	mov	r2, r0
 800a528:	b928      	cbnz	r0, 800a536 <__i2b+0x1a>
 800a52a:	4b05      	ldr	r3, [pc, #20]	; (800a540 <__i2b+0x24>)
 800a52c:	4805      	ldr	r0, [pc, #20]	; (800a544 <__i2b+0x28>)
 800a52e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a532:	f000 fc4d 	bl	800add0 <__assert_func>
 800a536:	2301      	movs	r3, #1
 800a538:	6144      	str	r4, [r0, #20]
 800a53a:	6103      	str	r3, [r0, #16]
 800a53c:	bd10      	pop	{r4, pc}
 800a53e:	bf00      	nop
 800a540:	0800b747 	.word	0x0800b747
 800a544:	0800b7b8 	.word	0x0800b7b8

0800a548 <__multiply>:
 800a548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a54c:	4614      	mov	r4, r2
 800a54e:	690a      	ldr	r2, [r1, #16]
 800a550:	6923      	ldr	r3, [r4, #16]
 800a552:	429a      	cmp	r2, r3
 800a554:	bfb8      	it	lt
 800a556:	460b      	movlt	r3, r1
 800a558:	460d      	mov	r5, r1
 800a55a:	bfbc      	itt	lt
 800a55c:	4625      	movlt	r5, r4
 800a55e:	461c      	movlt	r4, r3
 800a560:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a564:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a568:	68ab      	ldr	r3, [r5, #8]
 800a56a:	6869      	ldr	r1, [r5, #4]
 800a56c:	eb0a 0709 	add.w	r7, sl, r9
 800a570:	42bb      	cmp	r3, r7
 800a572:	b085      	sub	sp, #20
 800a574:	bfb8      	it	lt
 800a576:	3101      	addlt	r1, #1
 800a578:	f7ff fed4 	bl	800a324 <_Balloc>
 800a57c:	b930      	cbnz	r0, 800a58c <__multiply+0x44>
 800a57e:	4602      	mov	r2, r0
 800a580:	4b42      	ldr	r3, [pc, #264]	; (800a68c <__multiply+0x144>)
 800a582:	4843      	ldr	r0, [pc, #268]	; (800a690 <__multiply+0x148>)
 800a584:	f240 115d 	movw	r1, #349	; 0x15d
 800a588:	f000 fc22 	bl	800add0 <__assert_func>
 800a58c:	f100 0614 	add.w	r6, r0, #20
 800a590:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a594:	4633      	mov	r3, r6
 800a596:	2200      	movs	r2, #0
 800a598:	4543      	cmp	r3, r8
 800a59a:	d31e      	bcc.n	800a5da <__multiply+0x92>
 800a59c:	f105 0c14 	add.w	ip, r5, #20
 800a5a0:	f104 0314 	add.w	r3, r4, #20
 800a5a4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a5a8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a5ac:	9202      	str	r2, [sp, #8]
 800a5ae:	ebac 0205 	sub.w	r2, ip, r5
 800a5b2:	3a15      	subs	r2, #21
 800a5b4:	f022 0203 	bic.w	r2, r2, #3
 800a5b8:	3204      	adds	r2, #4
 800a5ba:	f105 0115 	add.w	r1, r5, #21
 800a5be:	458c      	cmp	ip, r1
 800a5c0:	bf38      	it	cc
 800a5c2:	2204      	movcc	r2, #4
 800a5c4:	9201      	str	r2, [sp, #4]
 800a5c6:	9a02      	ldr	r2, [sp, #8]
 800a5c8:	9303      	str	r3, [sp, #12]
 800a5ca:	429a      	cmp	r2, r3
 800a5cc:	d808      	bhi.n	800a5e0 <__multiply+0x98>
 800a5ce:	2f00      	cmp	r7, #0
 800a5d0:	dc55      	bgt.n	800a67e <__multiply+0x136>
 800a5d2:	6107      	str	r7, [r0, #16]
 800a5d4:	b005      	add	sp, #20
 800a5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5da:	f843 2b04 	str.w	r2, [r3], #4
 800a5de:	e7db      	b.n	800a598 <__multiply+0x50>
 800a5e0:	f8b3 a000 	ldrh.w	sl, [r3]
 800a5e4:	f1ba 0f00 	cmp.w	sl, #0
 800a5e8:	d020      	beq.n	800a62c <__multiply+0xe4>
 800a5ea:	f105 0e14 	add.w	lr, r5, #20
 800a5ee:	46b1      	mov	r9, r6
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a5f6:	f8d9 b000 	ldr.w	fp, [r9]
 800a5fa:	b2a1      	uxth	r1, r4
 800a5fc:	fa1f fb8b 	uxth.w	fp, fp
 800a600:	fb0a b101 	mla	r1, sl, r1, fp
 800a604:	4411      	add	r1, r2
 800a606:	f8d9 2000 	ldr.w	r2, [r9]
 800a60a:	0c24      	lsrs	r4, r4, #16
 800a60c:	0c12      	lsrs	r2, r2, #16
 800a60e:	fb0a 2404 	mla	r4, sl, r4, r2
 800a612:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a616:	b289      	uxth	r1, r1
 800a618:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a61c:	45f4      	cmp	ip, lr
 800a61e:	f849 1b04 	str.w	r1, [r9], #4
 800a622:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a626:	d8e4      	bhi.n	800a5f2 <__multiply+0xaa>
 800a628:	9901      	ldr	r1, [sp, #4]
 800a62a:	5072      	str	r2, [r6, r1]
 800a62c:	9a03      	ldr	r2, [sp, #12]
 800a62e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a632:	3304      	adds	r3, #4
 800a634:	f1b9 0f00 	cmp.w	r9, #0
 800a638:	d01f      	beq.n	800a67a <__multiply+0x132>
 800a63a:	6834      	ldr	r4, [r6, #0]
 800a63c:	f105 0114 	add.w	r1, r5, #20
 800a640:	46b6      	mov	lr, r6
 800a642:	f04f 0a00 	mov.w	sl, #0
 800a646:	880a      	ldrh	r2, [r1, #0]
 800a648:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a64c:	fb09 b202 	mla	r2, r9, r2, fp
 800a650:	4492      	add	sl, r2
 800a652:	b2a4      	uxth	r4, r4
 800a654:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a658:	f84e 4b04 	str.w	r4, [lr], #4
 800a65c:	f851 4b04 	ldr.w	r4, [r1], #4
 800a660:	f8be 2000 	ldrh.w	r2, [lr]
 800a664:	0c24      	lsrs	r4, r4, #16
 800a666:	fb09 2404 	mla	r4, r9, r4, r2
 800a66a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a66e:	458c      	cmp	ip, r1
 800a670:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a674:	d8e7      	bhi.n	800a646 <__multiply+0xfe>
 800a676:	9a01      	ldr	r2, [sp, #4]
 800a678:	50b4      	str	r4, [r6, r2]
 800a67a:	3604      	adds	r6, #4
 800a67c:	e7a3      	b.n	800a5c6 <__multiply+0x7e>
 800a67e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a682:	2b00      	cmp	r3, #0
 800a684:	d1a5      	bne.n	800a5d2 <__multiply+0x8a>
 800a686:	3f01      	subs	r7, #1
 800a688:	e7a1      	b.n	800a5ce <__multiply+0x86>
 800a68a:	bf00      	nop
 800a68c:	0800b747 	.word	0x0800b747
 800a690:	0800b7b8 	.word	0x0800b7b8

0800a694 <__pow5mult>:
 800a694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a698:	4615      	mov	r5, r2
 800a69a:	f012 0203 	ands.w	r2, r2, #3
 800a69e:	4606      	mov	r6, r0
 800a6a0:	460f      	mov	r7, r1
 800a6a2:	d007      	beq.n	800a6b4 <__pow5mult+0x20>
 800a6a4:	4c25      	ldr	r4, [pc, #148]	; (800a73c <__pow5mult+0xa8>)
 800a6a6:	3a01      	subs	r2, #1
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6ae:	f7ff fe9b 	bl	800a3e8 <__multadd>
 800a6b2:	4607      	mov	r7, r0
 800a6b4:	10ad      	asrs	r5, r5, #2
 800a6b6:	d03d      	beq.n	800a734 <__pow5mult+0xa0>
 800a6b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a6ba:	b97c      	cbnz	r4, 800a6dc <__pow5mult+0x48>
 800a6bc:	2010      	movs	r0, #16
 800a6be:	f7fd febd 	bl	800843c <malloc>
 800a6c2:	4602      	mov	r2, r0
 800a6c4:	6270      	str	r0, [r6, #36]	; 0x24
 800a6c6:	b928      	cbnz	r0, 800a6d4 <__pow5mult+0x40>
 800a6c8:	4b1d      	ldr	r3, [pc, #116]	; (800a740 <__pow5mult+0xac>)
 800a6ca:	481e      	ldr	r0, [pc, #120]	; (800a744 <__pow5mult+0xb0>)
 800a6cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a6d0:	f000 fb7e 	bl	800add0 <__assert_func>
 800a6d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6d8:	6004      	str	r4, [r0, #0]
 800a6da:	60c4      	str	r4, [r0, #12]
 800a6dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a6e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6e4:	b94c      	cbnz	r4, 800a6fa <__pow5mult+0x66>
 800a6e6:	f240 2171 	movw	r1, #625	; 0x271
 800a6ea:	4630      	mov	r0, r6
 800a6ec:	f7ff ff16 	bl	800a51c <__i2b>
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	6003      	str	r3, [r0, #0]
 800a6fa:	f04f 0900 	mov.w	r9, #0
 800a6fe:	07eb      	lsls	r3, r5, #31
 800a700:	d50a      	bpl.n	800a718 <__pow5mult+0x84>
 800a702:	4639      	mov	r1, r7
 800a704:	4622      	mov	r2, r4
 800a706:	4630      	mov	r0, r6
 800a708:	f7ff ff1e 	bl	800a548 <__multiply>
 800a70c:	4639      	mov	r1, r7
 800a70e:	4680      	mov	r8, r0
 800a710:	4630      	mov	r0, r6
 800a712:	f7ff fe47 	bl	800a3a4 <_Bfree>
 800a716:	4647      	mov	r7, r8
 800a718:	106d      	asrs	r5, r5, #1
 800a71a:	d00b      	beq.n	800a734 <__pow5mult+0xa0>
 800a71c:	6820      	ldr	r0, [r4, #0]
 800a71e:	b938      	cbnz	r0, 800a730 <__pow5mult+0x9c>
 800a720:	4622      	mov	r2, r4
 800a722:	4621      	mov	r1, r4
 800a724:	4630      	mov	r0, r6
 800a726:	f7ff ff0f 	bl	800a548 <__multiply>
 800a72a:	6020      	str	r0, [r4, #0]
 800a72c:	f8c0 9000 	str.w	r9, [r0]
 800a730:	4604      	mov	r4, r0
 800a732:	e7e4      	b.n	800a6fe <__pow5mult+0x6a>
 800a734:	4638      	mov	r0, r7
 800a736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a73a:	bf00      	nop
 800a73c:	0800b908 	.word	0x0800b908
 800a740:	0800b6d1 	.word	0x0800b6d1
 800a744:	0800b7b8 	.word	0x0800b7b8

0800a748 <__lshift>:
 800a748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a74c:	460c      	mov	r4, r1
 800a74e:	6849      	ldr	r1, [r1, #4]
 800a750:	6923      	ldr	r3, [r4, #16]
 800a752:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a756:	68a3      	ldr	r3, [r4, #8]
 800a758:	4607      	mov	r7, r0
 800a75a:	4691      	mov	r9, r2
 800a75c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a760:	f108 0601 	add.w	r6, r8, #1
 800a764:	42b3      	cmp	r3, r6
 800a766:	db0b      	blt.n	800a780 <__lshift+0x38>
 800a768:	4638      	mov	r0, r7
 800a76a:	f7ff fddb 	bl	800a324 <_Balloc>
 800a76e:	4605      	mov	r5, r0
 800a770:	b948      	cbnz	r0, 800a786 <__lshift+0x3e>
 800a772:	4602      	mov	r2, r0
 800a774:	4b28      	ldr	r3, [pc, #160]	; (800a818 <__lshift+0xd0>)
 800a776:	4829      	ldr	r0, [pc, #164]	; (800a81c <__lshift+0xd4>)
 800a778:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a77c:	f000 fb28 	bl	800add0 <__assert_func>
 800a780:	3101      	adds	r1, #1
 800a782:	005b      	lsls	r3, r3, #1
 800a784:	e7ee      	b.n	800a764 <__lshift+0x1c>
 800a786:	2300      	movs	r3, #0
 800a788:	f100 0114 	add.w	r1, r0, #20
 800a78c:	f100 0210 	add.w	r2, r0, #16
 800a790:	4618      	mov	r0, r3
 800a792:	4553      	cmp	r3, sl
 800a794:	db33      	blt.n	800a7fe <__lshift+0xb6>
 800a796:	6920      	ldr	r0, [r4, #16]
 800a798:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a79c:	f104 0314 	add.w	r3, r4, #20
 800a7a0:	f019 091f 	ands.w	r9, r9, #31
 800a7a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a7a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a7ac:	d02b      	beq.n	800a806 <__lshift+0xbe>
 800a7ae:	f1c9 0e20 	rsb	lr, r9, #32
 800a7b2:	468a      	mov	sl, r1
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	6818      	ldr	r0, [r3, #0]
 800a7b8:	fa00 f009 	lsl.w	r0, r0, r9
 800a7bc:	4302      	orrs	r2, r0
 800a7be:	f84a 2b04 	str.w	r2, [sl], #4
 800a7c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7c6:	459c      	cmp	ip, r3
 800a7c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a7cc:	d8f3      	bhi.n	800a7b6 <__lshift+0x6e>
 800a7ce:	ebac 0304 	sub.w	r3, ip, r4
 800a7d2:	3b15      	subs	r3, #21
 800a7d4:	f023 0303 	bic.w	r3, r3, #3
 800a7d8:	3304      	adds	r3, #4
 800a7da:	f104 0015 	add.w	r0, r4, #21
 800a7de:	4584      	cmp	ip, r0
 800a7e0:	bf38      	it	cc
 800a7e2:	2304      	movcc	r3, #4
 800a7e4:	50ca      	str	r2, [r1, r3]
 800a7e6:	b10a      	cbz	r2, 800a7ec <__lshift+0xa4>
 800a7e8:	f108 0602 	add.w	r6, r8, #2
 800a7ec:	3e01      	subs	r6, #1
 800a7ee:	4638      	mov	r0, r7
 800a7f0:	612e      	str	r6, [r5, #16]
 800a7f2:	4621      	mov	r1, r4
 800a7f4:	f7ff fdd6 	bl	800a3a4 <_Bfree>
 800a7f8:	4628      	mov	r0, r5
 800a7fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800a802:	3301      	adds	r3, #1
 800a804:	e7c5      	b.n	800a792 <__lshift+0x4a>
 800a806:	3904      	subs	r1, #4
 800a808:	f853 2b04 	ldr.w	r2, [r3], #4
 800a80c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a810:	459c      	cmp	ip, r3
 800a812:	d8f9      	bhi.n	800a808 <__lshift+0xc0>
 800a814:	e7ea      	b.n	800a7ec <__lshift+0xa4>
 800a816:	bf00      	nop
 800a818:	0800b747 	.word	0x0800b747
 800a81c:	0800b7b8 	.word	0x0800b7b8

0800a820 <__mcmp>:
 800a820:	b530      	push	{r4, r5, lr}
 800a822:	6902      	ldr	r2, [r0, #16]
 800a824:	690c      	ldr	r4, [r1, #16]
 800a826:	1b12      	subs	r2, r2, r4
 800a828:	d10e      	bne.n	800a848 <__mcmp+0x28>
 800a82a:	f100 0314 	add.w	r3, r0, #20
 800a82e:	3114      	adds	r1, #20
 800a830:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a834:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a838:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a83c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a840:	42a5      	cmp	r5, r4
 800a842:	d003      	beq.n	800a84c <__mcmp+0x2c>
 800a844:	d305      	bcc.n	800a852 <__mcmp+0x32>
 800a846:	2201      	movs	r2, #1
 800a848:	4610      	mov	r0, r2
 800a84a:	bd30      	pop	{r4, r5, pc}
 800a84c:	4283      	cmp	r3, r0
 800a84e:	d3f3      	bcc.n	800a838 <__mcmp+0x18>
 800a850:	e7fa      	b.n	800a848 <__mcmp+0x28>
 800a852:	f04f 32ff 	mov.w	r2, #4294967295
 800a856:	e7f7      	b.n	800a848 <__mcmp+0x28>

0800a858 <__mdiff>:
 800a858:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a85c:	460c      	mov	r4, r1
 800a85e:	4606      	mov	r6, r0
 800a860:	4611      	mov	r1, r2
 800a862:	4620      	mov	r0, r4
 800a864:	4617      	mov	r7, r2
 800a866:	f7ff ffdb 	bl	800a820 <__mcmp>
 800a86a:	1e05      	subs	r5, r0, #0
 800a86c:	d110      	bne.n	800a890 <__mdiff+0x38>
 800a86e:	4629      	mov	r1, r5
 800a870:	4630      	mov	r0, r6
 800a872:	f7ff fd57 	bl	800a324 <_Balloc>
 800a876:	b930      	cbnz	r0, 800a886 <__mdiff+0x2e>
 800a878:	4b39      	ldr	r3, [pc, #228]	; (800a960 <__mdiff+0x108>)
 800a87a:	4602      	mov	r2, r0
 800a87c:	f240 2132 	movw	r1, #562	; 0x232
 800a880:	4838      	ldr	r0, [pc, #224]	; (800a964 <__mdiff+0x10c>)
 800a882:	f000 faa5 	bl	800add0 <__assert_func>
 800a886:	2301      	movs	r3, #1
 800a888:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a88c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a890:	bfa4      	itt	ge
 800a892:	463b      	movge	r3, r7
 800a894:	4627      	movge	r7, r4
 800a896:	4630      	mov	r0, r6
 800a898:	6879      	ldr	r1, [r7, #4]
 800a89a:	bfa6      	itte	ge
 800a89c:	461c      	movge	r4, r3
 800a89e:	2500      	movge	r5, #0
 800a8a0:	2501      	movlt	r5, #1
 800a8a2:	f7ff fd3f 	bl	800a324 <_Balloc>
 800a8a6:	b920      	cbnz	r0, 800a8b2 <__mdiff+0x5a>
 800a8a8:	4b2d      	ldr	r3, [pc, #180]	; (800a960 <__mdiff+0x108>)
 800a8aa:	4602      	mov	r2, r0
 800a8ac:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a8b0:	e7e6      	b.n	800a880 <__mdiff+0x28>
 800a8b2:	693e      	ldr	r6, [r7, #16]
 800a8b4:	60c5      	str	r5, [r0, #12]
 800a8b6:	6925      	ldr	r5, [r4, #16]
 800a8b8:	f107 0114 	add.w	r1, r7, #20
 800a8bc:	f104 0914 	add.w	r9, r4, #20
 800a8c0:	f100 0e14 	add.w	lr, r0, #20
 800a8c4:	f107 0210 	add.w	r2, r7, #16
 800a8c8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a8cc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a8d0:	46f2      	mov	sl, lr
 800a8d2:	2700      	movs	r7, #0
 800a8d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800a8d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a8dc:	fa1f f883 	uxth.w	r8, r3
 800a8e0:	fa17 f78b 	uxtah	r7, r7, fp
 800a8e4:	0c1b      	lsrs	r3, r3, #16
 800a8e6:	eba7 0808 	sub.w	r8, r7, r8
 800a8ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a8ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a8f2:	fa1f f888 	uxth.w	r8, r8
 800a8f6:	141f      	asrs	r7, r3, #16
 800a8f8:	454d      	cmp	r5, r9
 800a8fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a8fe:	f84a 3b04 	str.w	r3, [sl], #4
 800a902:	d8e7      	bhi.n	800a8d4 <__mdiff+0x7c>
 800a904:	1b2b      	subs	r3, r5, r4
 800a906:	3b15      	subs	r3, #21
 800a908:	f023 0303 	bic.w	r3, r3, #3
 800a90c:	3304      	adds	r3, #4
 800a90e:	3415      	adds	r4, #21
 800a910:	42a5      	cmp	r5, r4
 800a912:	bf38      	it	cc
 800a914:	2304      	movcc	r3, #4
 800a916:	4419      	add	r1, r3
 800a918:	4473      	add	r3, lr
 800a91a:	469e      	mov	lr, r3
 800a91c:	460d      	mov	r5, r1
 800a91e:	4565      	cmp	r5, ip
 800a920:	d30e      	bcc.n	800a940 <__mdiff+0xe8>
 800a922:	f10c 0203 	add.w	r2, ip, #3
 800a926:	1a52      	subs	r2, r2, r1
 800a928:	f022 0203 	bic.w	r2, r2, #3
 800a92c:	3903      	subs	r1, #3
 800a92e:	458c      	cmp	ip, r1
 800a930:	bf38      	it	cc
 800a932:	2200      	movcc	r2, #0
 800a934:	441a      	add	r2, r3
 800a936:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a93a:	b17b      	cbz	r3, 800a95c <__mdiff+0x104>
 800a93c:	6106      	str	r6, [r0, #16]
 800a93e:	e7a5      	b.n	800a88c <__mdiff+0x34>
 800a940:	f855 8b04 	ldr.w	r8, [r5], #4
 800a944:	fa17 f488 	uxtah	r4, r7, r8
 800a948:	1422      	asrs	r2, r4, #16
 800a94a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a94e:	b2a4      	uxth	r4, r4
 800a950:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a954:	f84e 4b04 	str.w	r4, [lr], #4
 800a958:	1417      	asrs	r7, r2, #16
 800a95a:	e7e0      	b.n	800a91e <__mdiff+0xc6>
 800a95c:	3e01      	subs	r6, #1
 800a95e:	e7ea      	b.n	800a936 <__mdiff+0xde>
 800a960:	0800b747 	.word	0x0800b747
 800a964:	0800b7b8 	.word	0x0800b7b8

0800a968 <__d2b>:
 800a968:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a96c:	4689      	mov	r9, r1
 800a96e:	2101      	movs	r1, #1
 800a970:	ec57 6b10 	vmov	r6, r7, d0
 800a974:	4690      	mov	r8, r2
 800a976:	f7ff fcd5 	bl	800a324 <_Balloc>
 800a97a:	4604      	mov	r4, r0
 800a97c:	b930      	cbnz	r0, 800a98c <__d2b+0x24>
 800a97e:	4602      	mov	r2, r0
 800a980:	4b25      	ldr	r3, [pc, #148]	; (800aa18 <__d2b+0xb0>)
 800a982:	4826      	ldr	r0, [pc, #152]	; (800aa1c <__d2b+0xb4>)
 800a984:	f240 310a 	movw	r1, #778	; 0x30a
 800a988:	f000 fa22 	bl	800add0 <__assert_func>
 800a98c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a990:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a994:	bb35      	cbnz	r5, 800a9e4 <__d2b+0x7c>
 800a996:	2e00      	cmp	r6, #0
 800a998:	9301      	str	r3, [sp, #4]
 800a99a:	d028      	beq.n	800a9ee <__d2b+0x86>
 800a99c:	4668      	mov	r0, sp
 800a99e:	9600      	str	r6, [sp, #0]
 800a9a0:	f7ff fd8c 	bl	800a4bc <__lo0bits>
 800a9a4:	9900      	ldr	r1, [sp, #0]
 800a9a6:	b300      	cbz	r0, 800a9ea <__d2b+0x82>
 800a9a8:	9a01      	ldr	r2, [sp, #4]
 800a9aa:	f1c0 0320 	rsb	r3, r0, #32
 800a9ae:	fa02 f303 	lsl.w	r3, r2, r3
 800a9b2:	430b      	orrs	r3, r1
 800a9b4:	40c2      	lsrs	r2, r0
 800a9b6:	6163      	str	r3, [r4, #20]
 800a9b8:	9201      	str	r2, [sp, #4]
 800a9ba:	9b01      	ldr	r3, [sp, #4]
 800a9bc:	61a3      	str	r3, [r4, #24]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	bf14      	ite	ne
 800a9c2:	2202      	movne	r2, #2
 800a9c4:	2201      	moveq	r2, #1
 800a9c6:	6122      	str	r2, [r4, #16]
 800a9c8:	b1d5      	cbz	r5, 800aa00 <__d2b+0x98>
 800a9ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a9ce:	4405      	add	r5, r0
 800a9d0:	f8c9 5000 	str.w	r5, [r9]
 800a9d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a9d8:	f8c8 0000 	str.w	r0, [r8]
 800a9dc:	4620      	mov	r0, r4
 800a9de:	b003      	add	sp, #12
 800a9e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a9e8:	e7d5      	b.n	800a996 <__d2b+0x2e>
 800a9ea:	6161      	str	r1, [r4, #20]
 800a9ec:	e7e5      	b.n	800a9ba <__d2b+0x52>
 800a9ee:	a801      	add	r0, sp, #4
 800a9f0:	f7ff fd64 	bl	800a4bc <__lo0bits>
 800a9f4:	9b01      	ldr	r3, [sp, #4]
 800a9f6:	6163      	str	r3, [r4, #20]
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	6122      	str	r2, [r4, #16]
 800a9fc:	3020      	adds	r0, #32
 800a9fe:	e7e3      	b.n	800a9c8 <__d2b+0x60>
 800aa00:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa04:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aa08:	f8c9 0000 	str.w	r0, [r9]
 800aa0c:	6918      	ldr	r0, [r3, #16]
 800aa0e:	f7ff fd35 	bl	800a47c <__hi0bits>
 800aa12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa16:	e7df      	b.n	800a9d8 <__d2b+0x70>
 800aa18:	0800b747 	.word	0x0800b747
 800aa1c:	0800b7b8 	.word	0x0800b7b8

0800aa20 <_realloc_r>:
 800aa20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa22:	4607      	mov	r7, r0
 800aa24:	4614      	mov	r4, r2
 800aa26:	460e      	mov	r6, r1
 800aa28:	b921      	cbnz	r1, 800aa34 <_realloc_r+0x14>
 800aa2a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800aa2e:	4611      	mov	r1, r2
 800aa30:	f7fd bd7c 	b.w	800852c <_malloc_r>
 800aa34:	b922      	cbnz	r2, 800aa40 <_realloc_r+0x20>
 800aa36:	f7fd fd29 	bl	800848c <_free_r>
 800aa3a:	4625      	mov	r5, r4
 800aa3c:	4628      	mov	r0, r5
 800aa3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa40:	f000 fa66 	bl	800af10 <_malloc_usable_size_r>
 800aa44:	42a0      	cmp	r0, r4
 800aa46:	d20f      	bcs.n	800aa68 <_realloc_r+0x48>
 800aa48:	4621      	mov	r1, r4
 800aa4a:	4638      	mov	r0, r7
 800aa4c:	f7fd fd6e 	bl	800852c <_malloc_r>
 800aa50:	4605      	mov	r5, r0
 800aa52:	2800      	cmp	r0, #0
 800aa54:	d0f2      	beq.n	800aa3c <_realloc_r+0x1c>
 800aa56:	4631      	mov	r1, r6
 800aa58:	4622      	mov	r2, r4
 800aa5a:	f7ff fc49 	bl	800a2f0 <memcpy>
 800aa5e:	4631      	mov	r1, r6
 800aa60:	4638      	mov	r0, r7
 800aa62:	f7fd fd13 	bl	800848c <_free_r>
 800aa66:	e7e9      	b.n	800aa3c <_realloc_r+0x1c>
 800aa68:	4635      	mov	r5, r6
 800aa6a:	e7e7      	b.n	800aa3c <_realloc_r+0x1c>

0800aa6c <__ssputs_r>:
 800aa6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa70:	688e      	ldr	r6, [r1, #8]
 800aa72:	429e      	cmp	r6, r3
 800aa74:	4682      	mov	sl, r0
 800aa76:	460c      	mov	r4, r1
 800aa78:	4690      	mov	r8, r2
 800aa7a:	461f      	mov	r7, r3
 800aa7c:	d838      	bhi.n	800aaf0 <__ssputs_r+0x84>
 800aa7e:	898a      	ldrh	r2, [r1, #12]
 800aa80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aa84:	d032      	beq.n	800aaec <__ssputs_r+0x80>
 800aa86:	6825      	ldr	r5, [r4, #0]
 800aa88:	6909      	ldr	r1, [r1, #16]
 800aa8a:	eba5 0901 	sub.w	r9, r5, r1
 800aa8e:	6965      	ldr	r5, [r4, #20]
 800aa90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa98:	3301      	adds	r3, #1
 800aa9a:	444b      	add	r3, r9
 800aa9c:	106d      	asrs	r5, r5, #1
 800aa9e:	429d      	cmp	r5, r3
 800aaa0:	bf38      	it	cc
 800aaa2:	461d      	movcc	r5, r3
 800aaa4:	0553      	lsls	r3, r2, #21
 800aaa6:	d531      	bpl.n	800ab0c <__ssputs_r+0xa0>
 800aaa8:	4629      	mov	r1, r5
 800aaaa:	f7fd fd3f 	bl	800852c <_malloc_r>
 800aaae:	4606      	mov	r6, r0
 800aab0:	b950      	cbnz	r0, 800aac8 <__ssputs_r+0x5c>
 800aab2:	230c      	movs	r3, #12
 800aab4:	f8ca 3000 	str.w	r3, [sl]
 800aab8:	89a3      	ldrh	r3, [r4, #12]
 800aaba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aabe:	81a3      	strh	r3, [r4, #12]
 800aac0:	f04f 30ff 	mov.w	r0, #4294967295
 800aac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aac8:	6921      	ldr	r1, [r4, #16]
 800aaca:	464a      	mov	r2, r9
 800aacc:	f7ff fc10 	bl	800a2f0 <memcpy>
 800aad0:	89a3      	ldrh	r3, [r4, #12]
 800aad2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aad6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aada:	81a3      	strh	r3, [r4, #12]
 800aadc:	6126      	str	r6, [r4, #16]
 800aade:	6165      	str	r5, [r4, #20]
 800aae0:	444e      	add	r6, r9
 800aae2:	eba5 0509 	sub.w	r5, r5, r9
 800aae6:	6026      	str	r6, [r4, #0]
 800aae8:	60a5      	str	r5, [r4, #8]
 800aaea:	463e      	mov	r6, r7
 800aaec:	42be      	cmp	r6, r7
 800aaee:	d900      	bls.n	800aaf2 <__ssputs_r+0x86>
 800aaf0:	463e      	mov	r6, r7
 800aaf2:	4632      	mov	r2, r6
 800aaf4:	6820      	ldr	r0, [r4, #0]
 800aaf6:	4641      	mov	r1, r8
 800aaf8:	f000 f9f0 	bl	800aedc <memmove>
 800aafc:	68a3      	ldr	r3, [r4, #8]
 800aafe:	6822      	ldr	r2, [r4, #0]
 800ab00:	1b9b      	subs	r3, r3, r6
 800ab02:	4432      	add	r2, r6
 800ab04:	60a3      	str	r3, [r4, #8]
 800ab06:	6022      	str	r2, [r4, #0]
 800ab08:	2000      	movs	r0, #0
 800ab0a:	e7db      	b.n	800aac4 <__ssputs_r+0x58>
 800ab0c:	462a      	mov	r2, r5
 800ab0e:	f7ff ff87 	bl	800aa20 <_realloc_r>
 800ab12:	4606      	mov	r6, r0
 800ab14:	2800      	cmp	r0, #0
 800ab16:	d1e1      	bne.n	800aadc <__ssputs_r+0x70>
 800ab18:	6921      	ldr	r1, [r4, #16]
 800ab1a:	4650      	mov	r0, sl
 800ab1c:	f7fd fcb6 	bl	800848c <_free_r>
 800ab20:	e7c7      	b.n	800aab2 <__ssputs_r+0x46>
	...

0800ab24 <_svfiprintf_r>:
 800ab24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab28:	4698      	mov	r8, r3
 800ab2a:	898b      	ldrh	r3, [r1, #12]
 800ab2c:	061b      	lsls	r3, r3, #24
 800ab2e:	b09d      	sub	sp, #116	; 0x74
 800ab30:	4607      	mov	r7, r0
 800ab32:	460d      	mov	r5, r1
 800ab34:	4614      	mov	r4, r2
 800ab36:	d50e      	bpl.n	800ab56 <_svfiprintf_r+0x32>
 800ab38:	690b      	ldr	r3, [r1, #16]
 800ab3a:	b963      	cbnz	r3, 800ab56 <_svfiprintf_r+0x32>
 800ab3c:	2140      	movs	r1, #64	; 0x40
 800ab3e:	f7fd fcf5 	bl	800852c <_malloc_r>
 800ab42:	6028      	str	r0, [r5, #0]
 800ab44:	6128      	str	r0, [r5, #16]
 800ab46:	b920      	cbnz	r0, 800ab52 <_svfiprintf_r+0x2e>
 800ab48:	230c      	movs	r3, #12
 800ab4a:	603b      	str	r3, [r7, #0]
 800ab4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab50:	e0d1      	b.n	800acf6 <_svfiprintf_r+0x1d2>
 800ab52:	2340      	movs	r3, #64	; 0x40
 800ab54:	616b      	str	r3, [r5, #20]
 800ab56:	2300      	movs	r3, #0
 800ab58:	9309      	str	r3, [sp, #36]	; 0x24
 800ab5a:	2320      	movs	r3, #32
 800ab5c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab60:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab64:	2330      	movs	r3, #48	; 0x30
 800ab66:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ad10 <_svfiprintf_r+0x1ec>
 800ab6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab6e:	f04f 0901 	mov.w	r9, #1
 800ab72:	4623      	mov	r3, r4
 800ab74:	469a      	mov	sl, r3
 800ab76:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab7a:	b10a      	cbz	r2, 800ab80 <_svfiprintf_r+0x5c>
 800ab7c:	2a25      	cmp	r2, #37	; 0x25
 800ab7e:	d1f9      	bne.n	800ab74 <_svfiprintf_r+0x50>
 800ab80:	ebba 0b04 	subs.w	fp, sl, r4
 800ab84:	d00b      	beq.n	800ab9e <_svfiprintf_r+0x7a>
 800ab86:	465b      	mov	r3, fp
 800ab88:	4622      	mov	r2, r4
 800ab8a:	4629      	mov	r1, r5
 800ab8c:	4638      	mov	r0, r7
 800ab8e:	f7ff ff6d 	bl	800aa6c <__ssputs_r>
 800ab92:	3001      	adds	r0, #1
 800ab94:	f000 80aa 	beq.w	800acec <_svfiprintf_r+0x1c8>
 800ab98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab9a:	445a      	add	r2, fp
 800ab9c:	9209      	str	r2, [sp, #36]	; 0x24
 800ab9e:	f89a 3000 	ldrb.w	r3, [sl]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	f000 80a2 	beq.w	800acec <_svfiprintf_r+0x1c8>
 800aba8:	2300      	movs	r3, #0
 800abaa:	f04f 32ff 	mov.w	r2, #4294967295
 800abae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abb2:	f10a 0a01 	add.w	sl, sl, #1
 800abb6:	9304      	str	r3, [sp, #16]
 800abb8:	9307      	str	r3, [sp, #28]
 800abba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800abbe:	931a      	str	r3, [sp, #104]	; 0x68
 800abc0:	4654      	mov	r4, sl
 800abc2:	2205      	movs	r2, #5
 800abc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abc8:	4851      	ldr	r0, [pc, #324]	; (800ad10 <_svfiprintf_r+0x1ec>)
 800abca:	f7f5 fb11 	bl	80001f0 <memchr>
 800abce:	9a04      	ldr	r2, [sp, #16]
 800abd0:	b9d8      	cbnz	r0, 800ac0a <_svfiprintf_r+0xe6>
 800abd2:	06d0      	lsls	r0, r2, #27
 800abd4:	bf44      	itt	mi
 800abd6:	2320      	movmi	r3, #32
 800abd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abdc:	0711      	lsls	r1, r2, #28
 800abde:	bf44      	itt	mi
 800abe0:	232b      	movmi	r3, #43	; 0x2b
 800abe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abe6:	f89a 3000 	ldrb.w	r3, [sl]
 800abea:	2b2a      	cmp	r3, #42	; 0x2a
 800abec:	d015      	beq.n	800ac1a <_svfiprintf_r+0xf6>
 800abee:	9a07      	ldr	r2, [sp, #28]
 800abf0:	4654      	mov	r4, sl
 800abf2:	2000      	movs	r0, #0
 800abf4:	f04f 0c0a 	mov.w	ip, #10
 800abf8:	4621      	mov	r1, r4
 800abfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abfe:	3b30      	subs	r3, #48	; 0x30
 800ac00:	2b09      	cmp	r3, #9
 800ac02:	d94e      	bls.n	800aca2 <_svfiprintf_r+0x17e>
 800ac04:	b1b0      	cbz	r0, 800ac34 <_svfiprintf_r+0x110>
 800ac06:	9207      	str	r2, [sp, #28]
 800ac08:	e014      	b.n	800ac34 <_svfiprintf_r+0x110>
 800ac0a:	eba0 0308 	sub.w	r3, r0, r8
 800ac0e:	fa09 f303 	lsl.w	r3, r9, r3
 800ac12:	4313      	orrs	r3, r2
 800ac14:	9304      	str	r3, [sp, #16]
 800ac16:	46a2      	mov	sl, r4
 800ac18:	e7d2      	b.n	800abc0 <_svfiprintf_r+0x9c>
 800ac1a:	9b03      	ldr	r3, [sp, #12]
 800ac1c:	1d19      	adds	r1, r3, #4
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	9103      	str	r1, [sp, #12]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	bfbb      	ittet	lt
 800ac26:	425b      	neglt	r3, r3
 800ac28:	f042 0202 	orrlt.w	r2, r2, #2
 800ac2c:	9307      	strge	r3, [sp, #28]
 800ac2e:	9307      	strlt	r3, [sp, #28]
 800ac30:	bfb8      	it	lt
 800ac32:	9204      	strlt	r2, [sp, #16]
 800ac34:	7823      	ldrb	r3, [r4, #0]
 800ac36:	2b2e      	cmp	r3, #46	; 0x2e
 800ac38:	d10c      	bne.n	800ac54 <_svfiprintf_r+0x130>
 800ac3a:	7863      	ldrb	r3, [r4, #1]
 800ac3c:	2b2a      	cmp	r3, #42	; 0x2a
 800ac3e:	d135      	bne.n	800acac <_svfiprintf_r+0x188>
 800ac40:	9b03      	ldr	r3, [sp, #12]
 800ac42:	1d1a      	adds	r2, r3, #4
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	9203      	str	r2, [sp, #12]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	bfb8      	it	lt
 800ac4c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac50:	3402      	adds	r4, #2
 800ac52:	9305      	str	r3, [sp, #20]
 800ac54:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ad20 <_svfiprintf_r+0x1fc>
 800ac58:	7821      	ldrb	r1, [r4, #0]
 800ac5a:	2203      	movs	r2, #3
 800ac5c:	4650      	mov	r0, sl
 800ac5e:	f7f5 fac7 	bl	80001f0 <memchr>
 800ac62:	b140      	cbz	r0, 800ac76 <_svfiprintf_r+0x152>
 800ac64:	2340      	movs	r3, #64	; 0x40
 800ac66:	eba0 000a 	sub.w	r0, r0, sl
 800ac6a:	fa03 f000 	lsl.w	r0, r3, r0
 800ac6e:	9b04      	ldr	r3, [sp, #16]
 800ac70:	4303      	orrs	r3, r0
 800ac72:	3401      	adds	r4, #1
 800ac74:	9304      	str	r3, [sp, #16]
 800ac76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac7a:	4826      	ldr	r0, [pc, #152]	; (800ad14 <_svfiprintf_r+0x1f0>)
 800ac7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac80:	2206      	movs	r2, #6
 800ac82:	f7f5 fab5 	bl	80001f0 <memchr>
 800ac86:	2800      	cmp	r0, #0
 800ac88:	d038      	beq.n	800acfc <_svfiprintf_r+0x1d8>
 800ac8a:	4b23      	ldr	r3, [pc, #140]	; (800ad18 <_svfiprintf_r+0x1f4>)
 800ac8c:	bb1b      	cbnz	r3, 800acd6 <_svfiprintf_r+0x1b2>
 800ac8e:	9b03      	ldr	r3, [sp, #12]
 800ac90:	3307      	adds	r3, #7
 800ac92:	f023 0307 	bic.w	r3, r3, #7
 800ac96:	3308      	adds	r3, #8
 800ac98:	9303      	str	r3, [sp, #12]
 800ac9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac9c:	4433      	add	r3, r6
 800ac9e:	9309      	str	r3, [sp, #36]	; 0x24
 800aca0:	e767      	b.n	800ab72 <_svfiprintf_r+0x4e>
 800aca2:	fb0c 3202 	mla	r2, ip, r2, r3
 800aca6:	460c      	mov	r4, r1
 800aca8:	2001      	movs	r0, #1
 800acaa:	e7a5      	b.n	800abf8 <_svfiprintf_r+0xd4>
 800acac:	2300      	movs	r3, #0
 800acae:	3401      	adds	r4, #1
 800acb0:	9305      	str	r3, [sp, #20]
 800acb2:	4619      	mov	r1, r3
 800acb4:	f04f 0c0a 	mov.w	ip, #10
 800acb8:	4620      	mov	r0, r4
 800acba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acbe:	3a30      	subs	r2, #48	; 0x30
 800acc0:	2a09      	cmp	r2, #9
 800acc2:	d903      	bls.n	800accc <_svfiprintf_r+0x1a8>
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d0c5      	beq.n	800ac54 <_svfiprintf_r+0x130>
 800acc8:	9105      	str	r1, [sp, #20]
 800acca:	e7c3      	b.n	800ac54 <_svfiprintf_r+0x130>
 800accc:	fb0c 2101 	mla	r1, ip, r1, r2
 800acd0:	4604      	mov	r4, r0
 800acd2:	2301      	movs	r3, #1
 800acd4:	e7f0      	b.n	800acb8 <_svfiprintf_r+0x194>
 800acd6:	ab03      	add	r3, sp, #12
 800acd8:	9300      	str	r3, [sp, #0]
 800acda:	462a      	mov	r2, r5
 800acdc:	4b0f      	ldr	r3, [pc, #60]	; (800ad1c <_svfiprintf_r+0x1f8>)
 800acde:	a904      	add	r1, sp, #16
 800ace0:	4638      	mov	r0, r7
 800ace2:	f7fd fd1d 	bl	8008720 <_printf_float>
 800ace6:	1c42      	adds	r2, r0, #1
 800ace8:	4606      	mov	r6, r0
 800acea:	d1d6      	bne.n	800ac9a <_svfiprintf_r+0x176>
 800acec:	89ab      	ldrh	r3, [r5, #12]
 800acee:	065b      	lsls	r3, r3, #25
 800acf0:	f53f af2c 	bmi.w	800ab4c <_svfiprintf_r+0x28>
 800acf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800acf6:	b01d      	add	sp, #116	; 0x74
 800acf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acfc:	ab03      	add	r3, sp, #12
 800acfe:	9300      	str	r3, [sp, #0]
 800ad00:	462a      	mov	r2, r5
 800ad02:	4b06      	ldr	r3, [pc, #24]	; (800ad1c <_svfiprintf_r+0x1f8>)
 800ad04:	a904      	add	r1, sp, #16
 800ad06:	4638      	mov	r0, r7
 800ad08:	f7fd ffae 	bl	8008c68 <_printf_i>
 800ad0c:	e7eb      	b.n	800ace6 <_svfiprintf_r+0x1c2>
 800ad0e:	bf00      	nop
 800ad10:	0800b914 	.word	0x0800b914
 800ad14:	0800b91e 	.word	0x0800b91e
 800ad18:	08008721 	.word	0x08008721
 800ad1c:	0800aa6d 	.word	0x0800aa6d
 800ad20:	0800b91a 	.word	0x0800b91a

0800ad24 <__sread>:
 800ad24:	b510      	push	{r4, lr}
 800ad26:	460c      	mov	r4, r1
 800ad28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad2c:	f000 fa52 	bl	800b1d4 <_read_r>
 800ad30:	2800      	cmp	r0, #0
 800ad32:	bfab      	itete	ge
 800ad34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad36:	89a3      	ldrhlt	r3, [r4, #12]
 800ad38:	181b      	addge	r3, r3, r0
 800ad3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad3e:	bfac      	ite	ge
 800ad40:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad42:	81a3      	strhlt	r3, [r4, #12]
 800ad44:	bd10      	pop	{r4, pc}

0800ad46 <__swrite>:
 800ad46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad4a:	461f      	mov	r7, r3
 800ad4c:	898b      	ldrh	r3, [r1, #12]
 800ad4e:	05db      	lsls	r3, r3, #23
 800ad50:	4605      	mov	r5, r0
 800ad52:	460c      	mov	r4, r1
 800ad54:	4616      	mov	r6, r2
 800ad56:	d505      	bpl.n	800ad64 <__swrite+0x1e>
 800ad58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad5c:	2302      	movs	r3, #2
 800ad5e:	2200      	movs	r2, #0
 800ad60:	f000 f898 	bl	800ae94 <_lseek_r>
 800ad64:	89a3      	ldrh	r3, [r4, #12]
 800ad66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad6e:	81a3      	strh	r3, [r4, #12]
 800ad70:	4632      	mov	r2, r6
 800ad72:	463b      	mov	r3, r7
 800ad74:	4628      	mov	r0, r5
 800ad76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad7a:	f000 b817 	b.w	800adac <_write_r>

0800ad7e <__sseek>:
 800ad7e:	b510      	push	{r4, lr}
 800ad80:	460c      	mov	r4, r1
 800ad82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad86:	f000 f885 	bl	800ae94 <_lseek_r>
 800ad8a:	1c43      	adds	r3, r0, #1
 800ad8c:	89a3      	ldrh	r3, [r4, #12]
 800ad8e:	bf15      	itete	ne
 800ad90:	6560      	strne	r0, [r4, #84]	; 0x54
 800ad92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ad96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ad9a:	81a3      	strheq	r3, [r4, #12]
 800ad9c:	bf18      	it	ne
 800ad9e:	81a3      	strhne	r3, [r4, #12]
 800ada0:	bd10      	pop	{r4, pc}

0800ada2 <__sclose>:
 800ada2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ada6:	f000 b831 	b.w	800ae0c <_close_r>
	...

0800adac <_write_r>:
 800adac:	b538      	push	{r3, r4, r5, lr}
 800adae:	4d07      	ldr	r5, [pc, #28]	; (800adcc <_write_r+0x20>)
 800adb0:	4604      	mov	r4, r0
 800adb2:	4608      	mov	r0, r1
 800adb4:	4611      	mov	r1, r2
 800adb6:	2200      	movs	r2, #0
 800adb8:	602a      	str	r2, [r5, #0]
 800adba:	461a      	mov	r2, r3
 800adbc:	f7f6 f8e8 	bl	8000f90 <_write>
 800adc0:	1c43      	adds	r3, r0, #1
 800adc2:	d102      	bne.n	800adca <_write_r+0x1e>
 800adc4:	682b      	ldr	r3, [r5, #0]
 800adc6:	b103      	cbz	r3, 800adca <_write_r+0x1e>
 800adc8:	6023      	str	r3, [r4, #0]
 800adca:	bd38      	pop	{r3, r4, r5, pc}
 800adcc:	2000075c 	.word	0x2000075c

0800add0 <__assert_func>:
 800add0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800add2:	4614      	mov	r4, r2
 800add4:	461a      	mov	r2, r3
 800add6:	4b09      	ldr	r3, [pc, #36]	; (800adfc <__assert_func+0x2c>)
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	4605      	mov	r5, r0
 800addc:	68d8      	ldr	r0, [r3, #12]
 800adde:	b14c      	cbz	r4, 800adf4 <__assert_func+0x24>
 800ade0:	4b07      	ldr	r3, [pc, #28]	; (800ae00 <__assert_func+0x30>)
 800ade2:	9100      	str	r1, [sp, #0]
 800ade4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ade8:	4906      	ldr	r1, [pc, #24]	; (800ae04 <__assert_func+0x34>)
 800adea:	462b      	mov	r3, r5
 800adec:	f000 f81e 	bl	800ae2c <fiprintf>
 800adf0:	f000 fa0f 	bl	800b212 <abort>
 800adf4:	4b04      	ldr	r3, [pc, #16]	; (800ae08 <__assert_func+0x38>)
 800adf6:	461c      	mov	r4, r3
 800adf8:	e7f3      	b.n	800ade2 <__assert_func+0x12>
 800adfa:	bf00      	nop
 800adfc:	20000310 	.word	0x20000310
 800ae00:	0800b925 	.word	0x0800b925
 800ae04:	0800b932 	.word	0x0800b932
 800ae08:	0800b960 	.word	0x0800b960

0800ae0c <_close_r>:
 800ae0c:	b538      	push	{r3, r4, r5, lr}
 800ae0e:	4d06      	ldr	r5, [pc, #24]	; (800ae28 <_close_r+0x1c>)
 800ae10:	2300      	movs	r3, #0
 800ae12:	4604      	mov	r4, r0
 800ae14:	4608      	mov	r0, r1
 800ae16:	602b      	str	r3, [r5, #0]
 800ae18:	f7f6 fec1 	bl	8001b9e <_close>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	d102      	bne.n	800ae26 <_close_r+0x1a>
 800ae20:	682b      	ldr	r3, [r5, #0]
 800ae22:	b103      	cbz	r3, 800ae26 <_close_r+0x1a>
 800ae24:	6023      	str	r3, [r4, #0]
 800ae26:	bd38      	pop	{r3, r4, r5, pc}
 800ae28:	2000075c 	.word	0x2000075c

0800ae2c <fiprintf>:
 800ae2c:	b40e      	push	{r1, r2, r3}
 800ae2e:	b503      	push	{r0, r1, lr}
 800ae30:	4601      	mov	r1, r0
 800ae32:	ab03      	add	r3, sp, #12
 800ae34:	4805      	ldr	r0, [pc, #20]	; (800ae4c <fiprintf+0x20>)
 800ae36:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae3a:	6800      	ldr	r0, [r0, #0]
 800ae3c:	9301      	str	r3, [sp, #4]
 800ae3e:	f000 f899 	bl	800af74 <_vfiprintf_r>
 800ae42:	b002      	add	sp, #8
 800ae44:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae48:	b003      	add	sp, #12
 800ae4a:	4770      	bx	lr
 800ae4c:	20000310 	.word	0x20000310

0800ae50 <_fstat_r>:
 800ae50:	b538      	push	{r3, r4, r5, lr}
 800ae52:	4d07      	ldr	r5, [pc, #28]	; (800ae70 <_fstat_r+0x20>)
 800ae54:	2300      	movs	r3, #0
 800ae56:	4604      	mov	r4, r0
 800ae58:	4608      	mov	r0, r1
 800ae5a:	4611      	mov	r1, r2
 800ae5c:	602b      	str	r3, [r5, #0]
 800ae5e:	f7f6 feaa 	bl	8001bb6 <_fstat>
 800ae62:	1c43      	adds	r3, r0, #1
 800ae64:	d102      	bne.n	800ae6c <_fstat_r+0x1c>
 800ae66:	682b      	ldr	r3, [r5, #0]
 800ae68:	b103      	cbz	r3, 800ae6c <_fstat_r+0x1c>
 800ae6a:	6023      	str	r3, [r4, #0]
 800ae6c:	bd38      	pop	{r3, r4, r5, pc}
 800ae6e:	bf00      	nop
 800ae70:	2000075c 	.word	0x2000075c

0800ae74 <_isatty_r>:
 800ae74:	b538      	push	{r3, r4, r5, lr}
 800ae76:	4d06      	ldr	r5, [pc, #24]	; (800ae90 <_isatty_r+0x1c>)
 800ae78:	2300      	movs	r3, #0
 800ae7a:	4604      	mov	r4, r0
 800ae7c:	4608      	mov	r0, r1
 800ae7e:	602b      	str	r3, [r5, #0]
 800ae80:	f7f6 fea9 	bl	8001bd6 <_isatty>
 800ae84:	1c43      	adds	r3, r0, #1
 800ae86:	d102      	bne.n	800ae8e <_isatty_r+0x1a>
 800ae88:	682b      	ldr	r3, [r5, #0]
 800ae8a:	b103      	cbz	r3, 800ae8e <_isatty_r+0x1a>
 800ae8c:	6023      	str	r3, [r4, #0]
 800ae8e:	bd38      	pop	{r3, r4, r5, pc}
 800ae90:	2000075c 	.word	0x2000075c

0800ae94 <_lseek_r>:
 800ae94:	b538      	push	{r3, r4, r5, lr}
 800ae96:	4d07      	ldr	r5, [pc, #28]	; (800aeb4 <_lseek_r+0x20>)
 800ae98:	4604      	mov	r4, r0
 800ae9a:	4608      	mov	r0, r1
 800ae9c:	4611      	mov	r1, r2
 800ae9e:	2200      	movs	r2, #0
 800aea0:	602a      	str	r2, [r5, #0]
 800aea2:	461a      	mov	r2, r3
 800aea4:	f7f6 fea2 	bl	8001bec <_lseek>
 800aea8:	1c43      	adds	r3, r0, #1
 800aeaa:	d102      	bne.n	800aeb2 <_lseek_r+0x1e>
 800aeac:	682b      	ldr	r3, [r5, #0]
 800aeae:	b103      	cbz	r3, 800aeb2 <_lseek_r+0x1e>
 800aeb0:	6023      	str	r3, [r4, #0]
 800aeb2:	bd38      	pop	{r3, r4, r5, pc}
 800aeb4:	2000075c 	.word	0x2000075c

0800aeb8 <__ascii_mbtowc>:
 800aeb8:	b082      	sub	sp, #8
 800aeba:	b901      	cbnz	r1, 800aebe <__ascii_mbtowc+0x6>
 800aebc:	a901      	add	r1, sp, #4
 800aebe:	b142      	cbz	r2, 800aed2 <__ascii_mbtowc+0x1a>
 800aec0:	b14b      	cbz	r3, 800aed6 <__ascii_mbtowc+0x1e>
 800aec2:	7813      	ldrb	r3, [r2, #0]
 800aec4:	600b      	str	r3, [r1, #0]
 800aec6:	7812      	ldrb	r2, [r2, #0]
 800aec8:	1e10      	subs	r0, r2, #0
 800aeca:	bf18      	it	ne
 800aecc:	2001      	movne	r0, #1
 800aece:	b002      	add	sp, #8
 800aed0:	4770      	bx	lr
 800aed2:	4610      	mov	r0, r2
 800aed4:	e7fb      	b.n	800aece <__ascii_mbtowc+0x16>
 800aed6:	f06f 0001 	mvn.w	r0, #1
 800aeda:	e7f8      	b.n	800aece <__ascii_mbtowc+0x16>

0800aedc <memmove>:
 800aedc:	4288      	cmp	r0, r1
 800aede:	b510      	push	{r4, lr}
 800aee0:	eb01 0402 	add.w	r4, r1, r2
 800aee4:	d902      	bls.n	800aeec <memmove+0x10>
 800aee6:	4284      	cmp	r4, r0
 800aee8:	4623      	mov	r3, r4
 800aeea:	d807      	bhi.n	800aefc <memmove+0x20>
 800aeec:	1e43      	subs	r3, r0, #1
 800aeee:	42a1      	cmp	r1, r4
 800aef0:	d008      	beq.n	800af04 <memmove+0x28>
 800aef2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aef6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aefa:	e7f8      	b.n	800aeee <memmove+0x12>
 800aefc:	4402      	add	r2, r0
 800aefe:	4601      	mov	r1, r0
 800af00:	428a      	cmp	r2, r1
 800af02:	d100      	bne.n	800af06 <memmove+0x2a>
 800af04:	bd10      	pop	{r4, pc}
 800af06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800af0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800af0e:	e7f7      	b.n	800af00 <memmove+0x24>

0800af10 <_malloc_usable_size_r>:
 800af10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af14:	1f18      	subs	r0, r3, #4
 800af16:	2b00      	cmp	r3, #0
 800af18:	bfbc      	itt	lt
 800af1a:	580b      	ldrlt	r3, [r1, r0]
 800af1c:	18c0      	addlt	r0, r0, r3
 800af1e:	4770      	bx	lr

0800af20 <__sfputc_r>:
 800af20:	6893      	ldr	r3, [r2, #8]
 800af22:	3b01      	subs	r3, #1
 800af24:	2b00      	cmp	r3, #0
 800af26:	b410      	push	{r4}
 800af28:	6093      	str	r3, [r2, #8]
 800af2a:	da08      	bge.n	800af3e <__sfputc_r+0x1e>
 800af2c:	6994      	ldr	r4, [r2, #24]
 800af2e:	42a3      	cmp	r3, r4
 800af30:	db01      	blt.n	800af36 <__sfputc_r+0x16>
 800af32:	290a      	cmp	r1, #10
 800af34:	d103      	bne.n	800af3e <__sfputc_r+0x1e>
 800af36:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af3a:	f7fe b87d 	b.w	8009038 <__swbuf_r>
 800af3e:	6813      	ldr	r3, [r2, #0]
 800af40:	1c58      	adds	r0, r3, #1
 800af42:	6010      	str	r0, [r2, #0]
 800af44:	7019      	strb	r1, [r3, #0]
 800af46:	4608      	mov	r0, r1
 800af48:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af4c:	4770      	bx	lr

0800af4e <__sfputs_r>:
 800af4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af50:	4606      	mov	r6, r0
 800af52:	460f      	mov	r7, r1
 800af54:	4614      	mov	r4, r2
 800af56:	18d5      	adds	r5, r2, r3
 800af58:	42ac      	cmp	r4, r5
 800af5a:	d101      	bne.n	800af60 <__sfputs_r+0x12>
 800af5c:	2000      	movs	r0, #0
 800af5e:	e007      	b.n	800af70 <__sfputs_r+0x22>
 800af60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af64:	463a      	mov	r2, r7
 800af66:	4630      	mov	r0, r6
 800af68:	f7ff ffda 	bl	800af20 <__sfputc_r>
 800af6c:	1c43      	adds	r3, r0, #1
 800af6e:	d1f3      	bne.n	800af58 <__sfputs_r+0xa>
 800af70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800af74 <_vfiprintf_r>:
 800af74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af78:	460d      	mov	r5, r1
 800af7a:	b09d      	sub	sp, #116	; 0x74
 800af7c:	4614      	mov	r4, r2
 800af7e:	4698      	mov	r8, r3
 800af80:	4606      	mov	r6, r0
 800af82:	b118      	cbz	r0, 800af8c <_vfiprintf_r+0x18>
 800af84:	6983      	ldr	r3, [r0, #24]
 800af86:	b90b      	cbnz	r3, 800af8c <_vfiprintf_r+0x18>
 800af88:	f7ff f8a8 	bl	800a0dc <__sinit>
 800af8c:	4b89      	ldr	r3, [pc, #548]	; (800b1b4 <_vfiprintf_r+0x240>)
 800af8e:	429d      	cmp	r5, r3
 800af90:	d11b      	bne.n	800afca <_vfiprintf_r+0x56>
 800af92:	6875      	ldr	r5, [r6, #4]
 800af94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af96:	07d9      	lsls	r1, r3, #31
 800af98:	d405      	bmi.n	800afa6 <_vfiprintf_r+0x32>
 800af9a:	89ab      	ldrh	r3, [r5, #12]
 800af9c:	059a      	lsls	r2, r3, #22
 800af9e:	d402      	bmi.n	800afa6 <_vfiprintf_r+0x32>
 800afa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800afa2:	f7ff f93e 	bl	800a222 <__retarget_lock_acquire_recursive>
 800afa6:	89ab      	ldrh	r3, [r5, #12]
 800afa8:	071b      	lsls	r3, r3, #28
 800afaa:	d501      	bpl.n	800afb0 <_vfiprintf_r+0x3c>
 800afac:	692b      	ldr	r3, [r5, #16]
 800afae:	b9eb      	cbnz	r3, 800afec <_vfiprintf_r+0x78>
 800afb0:	4629      	mov	r1, r5
 800afb2:	4630      	mov	r0, r6
 800afb4:	f7fe f892 	bl	80090dc <__swsetup_r>
 800afb8:	b1c0      	cbz	r0, 800afec <_vfiprintf_r+0x78>
 800afba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800afbc:	07dc      	lsls	r4, r3, #31
 800afbe:	d50e      	bpl.n	800afde <_vfiprintf_r+0x6a>
 800afc0:	f04f 30ff 	mov.w	r0, #4294967295
 800afc4:	b01d      	add	sp, #116	; 0x74
 800afc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afca:	4b7b      	ldr	r3, [pc, #492]	; (800b1b8 <_vfiprintf_r+0x244>)
 800afcc:	429d      	cmp	r5, r3
 800afce:	d101      	bne.n	800afd4 <_vfiprintf_r+0x60>
 800afd0:	68b5      	ldr	r5, [r6, #8]
 800afd2:	e7df      	b.n	800af94 <_vfiprintf_r+0x20>
 800afd4:	4b79      	ldr	r3, [pc, #484]	; (800b1bc <_vfiprintf_r+0x248>)
 800afd6:	429d      	cmp	r5, r3
 800afd8:	bf08      	it	eq
 800afda:	68f5      	ldreq	r5, [r6, #12]
 800afdc:	e7da      	b.n	800af94 <_vfiprintf_r+0x20>
 800afde:	89ab      	ldrh	r3, [r5, #12]
 800afe0:	0598      	lsls	r0, r3, #22
 800afe2:	d4ed      	bmi.n	800afc0 <_vfiprintf_r+0x4c>
 800afe4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800afe6:	f7ff f91d 	bl	800a224 <__retarget_lock_release_recursive>
 800afea:	e7e9      	b.n	800afc0 <_vfiprintf_r+0x4c>
 800afec:	2300      	movs	r3, #0
 800afee:	9309      	str	r3, [sp, #36]	; 0x24
 800aff0:	2320      	movs	r3, #32
 800aff2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aff6:	f8cd 800c 	str.w	r8, [sp, #12]
 800affa:	2330      	movs	r3, #48	; 0x30
 800affc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b1c0 <_vfiprintf_r+0x24c>
 800b000:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b004:	f04f 0901 	mov.w	r9, #1
 800b008:	4623      	mov	r3, r4
 800b00a:	469a      	mov	sl, r3
 800b00c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b010:	b10a      	cbz	r2, 800b016 <_vfiprintf_r+0xa2>
 800b012:	2a25      	cmp	r2, #37	; 0x25
 800b014:	d1f9      	bne.n	800b00a <_vfiprintf_r+0x96>
 800b016:	ebba 0b04 	subs.w	fp, sl, r4
 800b01a:	d00b      	beq.n	800b034 <_vfiprintf_r+0xc0>
 800b01c:	465b      	mov	r3, fp
 800b01e:	4622      	mov	r2, r4
 800b020:	4629      	mov	r1, r5
 800b022:	4630      	mov	r0, r6
 800b024:	f7ff ff93 	bl	800af4e <__sfputs_r>
 800b028:	3001      	adds	r0, #1
 800b02a:	f000 80aa 	beq.w	800b182 <_vfiprintf_r+0x20e>
 800b02e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b030:	445a      	add	r2, fp
 800b032:	9209      	str	r2, [sp, #36]	; 0x24
 800b034:	f89a 3000 	ldrb.w	r3, [sl]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	f000 80a2 	beq.w	800b182 <_vfiprintf_r+0x20e>
 800b03e:	2300      	movs	r3, #0
 800b040:	f04f 32ff 	mov.w	r2, #4294967295
 800b044:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b048:	f10a 0a01 	add.w	sl, sl, #1
 800b04c:	9304      	str	r3, [sp, #16]
 800b04e:	9307      	str	r3, [sp, #28]
 800b050:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b054:	931a      	str	r3, [sp, #104]	; 0x68
 800b056:	4654      	mov	r4, sl
 800b058:	2205      	movs	r2, #5
 800b05a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b05e:	4858      	ldr	r0, [pc, #352]	; (800b1c0 <_vfiprintf_r+0x24c>)
 800b060:	f7f5 f8c6 	bl	80001f0 <memchr>
 800b064:	9a04      	ldr	r2, [sp, #16]
 800b066:	b9d8      	cbnz	r0, 800b0a0 <_vfiprintf_r+0x12c>
 800b068:	06d1      	lsls	r1, r2, #27
 800b06a:	bf44      	itt	mi
 800b06c:	2320      	movmi	r3, #32
 800b06e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b072:	0713      	lsls	r3, r2, #28
 800b074:	bf44      	itt	mi
 800b076:	232b      	movmi	r3, #43	; 0x2b
 800b078:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b07c:	f89a 3000 	ldrb.w	r3, [sl]
 800b080:	2b2a      	cmp	r3, #42	; 0x2a
 800b082:	d015      	beq.n	800b0b0 <_vfiprintf_r+0x13c>
 800b084:	9a07      	ldr	r2, [sp, #28]
 800b086:	4654      	mov	r4, sl
 800b088:	2000      	movs	r0, #0
 800b08a:	f04f 0c0a 	mov.w	ip, #10
 800b08e:	4621      	mov	r1, r4
 800b090:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b094:	3b30      	subs	r3, #48	; 0x30
 800b096:	2b09      	cmp	r3, #9
 800b098:	d94e      	bls.n	800b138 <_vfiprintf_r+0x1c4>
 800b09a:	b1b0      	cbz	r0, 800b0ca <_vfiprintf_r+0x156>
 800b09c:	9207      	str	r2, [sp, #28]
 800b09e:	e014      	b.n	800b0ca <_vfiprintf_r+0x156>
 800b0a0:	eba0 0308 	sub.w	r3, r0, r8
 800b0a4:	fa09 f303 	lsl.w	r3, r9, r3
 800b0a8:	4313      	orrs	r3, r2
 800b0aa:	9304      	str	r3, [sp, #16]
 800b0ac:	46a2      	mov	sl, r4
 800b0ae:	e7d2      	b.n	800b056 <_vfiprintf_r+0xe2>
 800b0b0:	9b03      	ldr	r3, [sp, #12]
 800b0b2:	1d19      	adds	r1, r3, #4
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	9103      	str	r1, [sp, #12]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	bfbb      	ittet	lt
 800b0bc:	425b      	neglt	r3, r3
 800b0be:	f042 0202 	orrlt.w	r2, r2, #2
 800b0c2:	9307      	strge	r3, [sp, #28]
 800b0c4:	9307      	strlt	r3, [sp, #28]
 800b0c6:	bfb8      	it	lt
 800b0c8:	9204      	strlt	r2, [sp, #16]
 800b0ca:	7823      	ldrb	r3, [r4, #0]
 800b0cc:	2b2e      	cmp	r3, #46	; 0x2e
 800b0ce:	d10c      	bne.n	800b0ea <_vfiprintf_r+0x176>
 800b0d0:	7863      	ldrb	r3, [r4, #1]
 800b0d2:	2b2a      	cmp	r3, #42	; 0x2a
 800b0d4:	d135      	bne.n	800b142 <_vfiprintf_r+0x1ce>
 800b0d6:	9b03      	ldr	r3, [sp, #12]
 800b0d8:	1d1a      	adds	r2, r3, #4
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	9203      	str	r2, [sp, #12]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	bfb8      	it	lt
 800b0e2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b0e6:	3402      	adds	r4, #2
 800b0e8:	9305      	str	r3, [sp, #20]
 800b0ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b1d0 <_vfiprintf_r+0x25c>
 800b0ee:	7821      	ldrb	r1, [r4, #0]
 800b0f0:	2203      	movs	r2, #3
 800b0f2:	4650      	mov	r0, sl
 800b0f4:	f7f5 f87c 	bl	80001f0 <memchr>
 800b0f8:	b140      	cbz	r0, 800b10c <_vfiprintf_r+0x198>
 800b0fa:	2340      	movs	r3, #64	; 0x40
 800b0fc:	eba0 000a 	sub.w	r0, r0, sl
 800b100:	fa03 f000 	lsl.w	r0, r3, r0
 800b104:	9b04      	ldr	r3, [sp, #16]
 800b106:	4303      	orrs	r3, r0
 800b108:	3401      	adds	r4, #1
 800b10a:	9304      	str	r3, [sp, #16]
 800b10c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b110:	482c      	ldr	r0, [pc, #176]	; (800b1c4 <_vfiprintf_r+0x250>)
 800b112:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b116:	2206      	movs	r2, #6
 800b118:	f7f5 f86a 	bl	80001f0 <memchr>
 800b11c:	2800      	cmp	r0, #0
 800b11e:	d03f      	beq.n	800b1a0 <_vfiprintf_r+0x22c>
 800b120:	4b29      	ldr	r3, [pc, #164]	; (800b1c8 <_vfiprintf_r+0x254>)
 800b122:	bb1b      	cbnz	r3, 800b16c <_vfiprintf_r+0x1f8>
 800b124:	9b03      	ldr	r3, [sp, #12]
 800b126:	3307      	adds	r3, #7
 800b128:	f023 0307 	bic.w	r3, r3, #7
 800b12c:	3308      	adds	r3, #8
 800b12e:	9303      	str	r3, [sp, #12]
 800b130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b132:	443b      	add	r3, r7
 800b134:	9309      	str	r3, [sp, #36]	; 0x24
 800b136:	e767      	b.n	800b008 <_vfiprintf_r+0x94>
 800b138:	fb0c 3202 	mla	r2, ip, r2, r3
 800b13c:	460c      	mov	r4, r1
 800b13e:	2001      	movs	r0, #1
 800b140:	e7a5      	b.n	800b08e <_vfiprintf_r+0x11a>
 800b142:	2300      	movs	r3, #0
 800b144:	3401      	adds	r4, #1
 800b146:	9305      	str	r3, [sp, #20]
 800b148:	4619      	mov	r1, r3
 800b14a:	f04f 0c0a 	mov.w	ip, #10
 800b14e:	4620      	mov	r0, r4
 800b150:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b154:	3a30      	subs	r2, #48	; 0x30
 800b156:	2a09      	cmp	r2, #9
 800b158:	d903      	bls.n	800b162 <_vfiprintf_r+0x1ee>
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d0c5      	beq.n	800b0ea <_vfiprintf_r+0x176>
 800b15e:	9105      	str	r1, [sp, #20]
 800b160:	e7c3      	b.n	800b0ea <_vfiprintf_r+0x176>
 800b162:	fb0c 2101 	mla	r1, ip, r1, r2
 800b166:	4604      	mov	r4, r0
 800b168:	2301      	movs	r3, #1
 800b16a:	e7f0      	b.n	800b14e <_vfiprintf_r+0x1da>
 800b16c:	ab03      	add	r3, sp, #12
 800b16e:	9300      	str	r3, [sp, #0]
 800b170:	462a      	mov	r2, r5
 800b172:	4b16      	ldr	r3, [pc, #88]	; (800b1cc <_vfiprintf_r+0x258>)
 800b174:	a904      	add	r1, sp, #16
 800b176:	4630      	mov	r0, r6
 800b178:	f7fd fad2 	bl	8008720 <_printf_float>
 800b17c:	4607      	mov	r7, r0
 800b17e:	1c78      	adds	r0, r7, #1
 800b180:	d1d6      	bne.n	800b130 <_vfiprintf_r+0x1bc>
 800b182:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b184:	07d9      	lsls	r1, r3, #31
 800b186:	d405      	bmi.n	800b194 <_vfiprintf_r+0x220>
 800b188:	89ab      	ldrh	r3, [r5, #12]
 800b18a:	059a      	lsls	r2, r3, #22
 800b18c:	d402      	bmi.n	800b194 <_vfiprintf_r+0x220>
 800b18e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b190:	f7ff f848 	bl	800a224 <__retarget_lock_release_recursive>
 800b194:	89ab      	ldrh	r3, [r5, #12]
 800b196:	065b      	lsls	r3, r3, #25
 800b198:	f53f af12 	bmi.w	800afc0 <_vfiprintf_r+0x4c>
 800b19c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b19e:	e711      	b.n	800afc4 <_vfiprintf_r+0x50>
 800b1a0:	ab03      	add	r3, sp, #12
 800b1a2:	9300      	str	r3, [sp, #0]
 800b1a4:	462a      	mov	r2, r5
 800b1a6:	4b09      	ldr	r3, [pc, #36]	; (800b1cc <_vfiprintf_r+0x258>)
 800b1a8:	a904      	add	r1, sp, #16
 800b1aa:	4630      	mov	r0, r6
 800b1ac:	f7fd fd5c 	bl	8008c68 <_printf_i>
 800b1b0:	e7e4      	b.n	800b17c <_vfiprintf_r+0x208>
 800b1b2:	bf00      	nop
 800b1b4:	0800b778 	.word	0x0800b778
 800b1b8:	0800b798 	.word	0x0800b798
 800b1bc:	0800b758 	.word	0x0800b758
 800b1c0:	0800b914 	.word	0x0800b914
 800b1c4:	0800b91e 	.word	0x0800b91e
 800b1c8:	08008721 	.word	0x08008721
 800b1cc:	0800af4f 	.word	0x0800af4f
 800b1d0:	0800b91a 	.word	0x0800b91a

0800b1d4 <_read_r>:
 800b1d4:	b538      	push	{r3, r4, r5, lr}
 800b1d6:	4d07      	ldr	r5, [pc, #28]	; (800b1f4 <_read_r+0x20>)
 800b1d8:	4604      	mov	r4, r0
 800b1da:	4608      	mov	r0, r1
 800b1dc:	4611      	mov	r1, r2
 800b1de:	2200      	movs	r2, #0
 800b1e0:	602a      	str	r2, [r5, #0]
 800b1e2:	461a      	mov	r2, r3
 800b1e4:	f7f6 fcbe 	bl	8001b64 <_read>
 800b1e8:	1c43      	adds	r3, r0, #1
 800b1ea:	d102      	bne.n	800b1f2 <_read_r+0x1e>
 800b1ec:	682b      	ldr	r3, [r5, #0]
 800b1ee:	b103      	cbz	r3, 800b1f2 <_read_r+0x1e>
 800b1f0:	6023      	str	r3, [r4, #0]
 800b1f2:	bd38      	pop	{r3, r4, r5, pc}
 800b1f4:	2000075c 	.word	0x2000075c

0800b1f8 <__ascii_wctomb>:
 800b1f8:	b149      	cbz	r1, 800b20e <__ascii_wctomb+0x16>
 800b1fa:	2aff      	cmp	r2, #255	; 0xff
 800b1fc:	bf85      	ittet	hi
 800b1fe:	238a      	movhi	r3, #138	; 0x8a
 800b200:	6003      	strhi	r3, [r0, #0]
 800b202:	700a      	strbls	r2, [r1, #0]
 800b204:	f04f 30ff 	movhi.w	r0, #4294967295
 800b208:	bf98      	it	ls
 800b20a:	2001      	movls	r0, #1
 800b20c:	4770      	bx	lr
 800b20e:	4608      	mov	r0, r1
 800b210:	4770      	bx	lr

0800b212 <abort>:
 800b212:	b508      	push	{r3, lr}
 800b214:	2006      	movs	r0, #6
 800b216:	f000 f82b 	bl	800b270 <raise>
 800b21a:	2001      	movs	r0, #1
 800b21c:	f7f6 fc98 	bl	8001b50 <_exit>

0800b220 <_raise_r>:
 800b220:	291f      	cmp	r1, #31
 800b222:	b538      	push	{r3, r4, r5, lr}
 800b224:	4604      	mov	r4, r0
 800b226:	460d      	mov	r5, r1
 800b228:	d904      	bls.n	800b234 <_raise_r+0x14>
 800b22a:	2316      	movs	r3, #22
 800b22c:	6003      	str	r3, [r0, #0]
 800b22e:	f04f 30ff 	mov.w	r0, #4294967295
 800b232:	bd38      	pop	{r3, r4, r5, pc}
 800b234:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b236:	b112      	cbz	r2, 800b23e <_raise_r+0x1e>
 800b238:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b23c:	b94b      	cbnz	r3, 800b252 <_raise_r+0x32>
 800b23e:	4620      	mov	r0, r4
 800b240:	f000 f830 	bl	800b2a4 <_getpid_r>
 800b244:	462a      	mov	r2, r5
 800b246:	4601      	mov	r1, r0
 800b248:	4620      	mov	r0, r4
 800b24a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b24e:	f000 b817 	b.w	800b280 <_kill_r>
 800b252:	2b01      	cmp	r3, #1
 800b254:	d00a      	beq.n	800b26c <_raise_r+0x4c>
 800b256:	1c59      	adds	r1, r3, #1
 800b258:	d103      	bne.n	800b262 <_raise_r+0x42>
 800b25a:	2316      	movs	r3, #22
 800b25c:	6003      	str	r3, [r0, #0]
 800b25e:	2001      	movs	r0, #1
 800b260:	e7e7      	b.n	800b232 <_raise_r+0x12>
 800b262:	2400      	movs	r4, #0
 800b264:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b268:	4628      	mov	r0, r5
 800b26a:	4798      	blx	r3
 800b26c:	2000      	movs	r0, #0
 800b26e:	e7e0      	b.n	800b232 <_raise_r+0x12>

0800b270 <raise>:
 800b270:	4b02      	ldr	r3, [pc, #8]	; (800b27c <raise+0xc>)
 800b272:	4601      	mov	r1, r0
 800b274:	6818      	ldr	r0, [r3, #0]
 800b276:	f7ff bfd3 	b.w	800b220 <_raise_r>
 800b27a:	bf00      	nop
 800b27c:	20000310 	.word	0x20000310

0800b280 <_kill_r>:
 800b280:	b538      	push	{r3, r4, r5, lr}
 800b282:	4d07      	ldr	r5, [pc, #28]	; (800b2a0 <_kill_r+0x20>)
 800b284:	2300      	movs	r3, #0
 800b286:	4604      	mov	r4, r0
 800b288:	4608      	mov	r0, r1
 800b28a:	4611      	mov	r1, r2
 800b28c:	602b      	str	r3, [r5, #0]
 800b28e:	f7f6 fc4f 	bl	8001b30 <_kill>
 800b292:	1c43      	adds	r3, r0, #1
 800b294:	d102      	bne.n	800b29c <_kill_r+0x1c>
 800b296:	682b      	ldr	r3, [r5, #0]
 800b298:	b103      	cbz	r3, 800b29c <_kill_r+0x1c>
 800b29a:	6023      	str	r3, [r4, #0]
 800b29c:	bd38      	pop	{r3, r4, r5, pc}
 800b29e:	bf00      	nop
 800b2a0:	2000075c 	.word	0x2000075c

0800b2a4 <_getpid_r>:
 800b2a4:	f7f6 bc3c 	b.w	8001b20 <_getpid>

0800b2a8 <_init>:
 800b2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2aa:	bf00      	nop
 800b2ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ae:	bc08      	pop	{r3}
 800b2b0:	469e      	mov	lr, r3
 800b2b2:	4770      	bx	lr

0800b2b4 <_fini>:
 800b2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2b6:	bf00      	nop
 800b2b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ba:	bc08      	pop	{r3}
 800b2bc:	469e      	mov	lr, r3
 800b2be:	4770      	bx	lr
