

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   84 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:700.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:700000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000142857142857
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8e21ce17919ae2caa011e67f4f8a5b1e  /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/lud-rodinia-3.1
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=lud.cu
self exe links to: /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/lud-rodinia-3.1
Running md5sum using "md5sum /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/lud-rodinia-3.1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/lud-rodinia-3.1 > _cuobjdump_complete_output_xwSJdv"
Parsing file _cuobjdump_complete_output_xwSJdv
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_30
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: lud.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: lud.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: lud.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: lud.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: lud_kernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_30
Adding identifier: lud_kernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: lud_kernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_13
Adding identifier: lud_kernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: lud_kernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_7.ptx
Adding arch: sm_20
Adding identifier: lud_kernel.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: lud_kernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_8.ptx
Adding arch: sm_10
Adding identifier: lud_kernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=lud_kernel.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x401c40, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18130_33_non_const_shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x370 (_2.ptx:170) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x468 (_2.ptx:219) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3a8 (_2.ptx:179) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (_2.ptx:206) ld.shared.f32 %f26, [%rl9];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x428 (_2.ptx:202) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (_2.ptx:206) ld.shared.f32 %f26, [%rl9];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x470 (_2.ptx:221) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_2.ptx:255) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x528 (_2.ptx:251) @%p5 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_2.ptx:255) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x570 (_2.ptx:265) @%p6 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_2.ptx:267) ld.param.u32 %r131, [_Z12lud_diagonalPfii_param_2];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18171_33_non_const_dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18172_33_non_const_peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18173_33_non_const_peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8b0 (_2.ptx:409) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd0 (_2.ptx:695) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc20 (_2.ptx:546) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd0 (_2.ptx:695) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_2.ptx:697) @%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1270 (_2.ptx:816) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1048 (_2.ptx:716) @%p2 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_2.ptx:742) shl.b64 %rl136, %rl213, 6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10c8 (_2.ptx:739) @%p3 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_2.ptx:742) shl.b64 %rl136, %rl213, 6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1138 (_2.ptx:759) @%p4 bra BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1270 (_2.ptx:816) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1140 (_2.ptx:760) bra.uni BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1008 (_2.ptx:707) mov.u64 %rl214, %rl216;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1248 (_2.ptx:805) @%p5 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1250 (_2.ptx:807) add.s64 %rl30, %rl21, 64;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1268 (_2.ptx:812) @%p6 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1270 (_2.ptx:816) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1278 (_2.ptx:818) @%p1 bra BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18249_33_non_const_peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18250_33_non_const_peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_7.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_oIABdo"
Running: cat _ptx_oIABdo | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9orxdh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9orxdh --output-file  /dev/null 2> _ptx_oIABdoinfo"
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=46, lmem=0, smem=3072, cmem=52
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=15, lmem=0, smem=2048, cmem=48
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=22, lmem=0, smem=1024, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_oIABdo _ptx2_9orxdh _ptx_oIABdoinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x401cc0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x401d40, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =256
Creating matrix internally size=256
Before LUD

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Tue Jan 29 18:02:53 2019
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 640 (ipc= 0.2) sim_rate=320 (inst/sec) elapsed = 0:0:00:02 / Tue Jan 29 18:02:54 2019
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1360 (ipc= 0.2) sim_rate=453 (inst/sec) elapsed = 0:0:00:03 / Tue Jan 29 18:02:55 2019
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 5286 (ipc= 0.6) sim_rate=1321 (inst/sec) elapsed = 0:0:00:04 / Tue Jan 29 18:02:56 2019
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 13530 (ipc= 1.0) sim_rate=2706 (inst/sec) elapsed = 0:0:00:05 / Tue Jan 29 18:02:57 2019
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 18746 (ipc= 1.1) sim_rate=3124 (inst/sec) elapsed = 0:0:00:06 / Tue Jan 29 18:02:58 2019
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 22131 (ipc= 1.1) sim_rate=3161 (inst/sec) elapsed = 0:0:00:07 / Tue Jan 29 18:02:59 2019
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 24324 (ipc= 1.0) sim_rate=3040 (inst/sec) elapsed = 0:0:00:08 / Tue Jan 29 18:03:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27502,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 1.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 27503
gpu_sim_insn = 26018
gpu_ipc =       0.9460
gpu_tot_sim_cycle = 27503
gpu_tot_sim_insn = 26018
gpu_tot_ipc =       0.9460
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=3252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2046
	L1I_total_cache_misses = 17
	L1I_total_cache_miss_rate = 0.0083
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 6
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2029
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 116800
gpgpu_n_tot_w_icount = 3650
gpgpu_n_stall_shd_mem = 546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4801
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 546
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:34522	W0_Scoreboard:16862	W1:377	W2:353	W3:329	W4:305	W5:281	W6:257	W7:233	W8:209	W9:185	W10:161	W11:137	W12:113	W13:89	W14:65	W15:37	W16:519	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 136 {8:17,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2176 {136:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 2312 {136:17,}
maxmrqlatency = 1 
maxdqlatency = 0 
maxmflatency = 285 
averagemflatency = 209 
max_icnt2mem_latency = 11 
max_icnt2sh_latency = 27502 
mrq_lat_table:34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2357     26523         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4716     27268         0         0         0       854         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7054         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7685         0         0         0      1769         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/14 = 2.428571
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         5         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0         0         6         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         5         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 34
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         95         0    none      none         406    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none         382    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         406    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       275         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       275         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       275         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27503 n_nop=27476 n_act=5 n_pre=2 n_req=10 n_rd=20 n_write=0 bw_util=0.001454
n_activity=299 dram_eff=0.1338
bk0: 6a 27432i bk1: 4a 27481i bk2: 0a 27503i bk3: 0a 27503i bk4: 10a 27470i bk5: 0a 27501i bk6: 0a 27501i bk7: 0a 27501i bk8: 0a 27502i bk9: 0a 27502i bk10: 0a 27504i bk11: 0a 27504i bk12: 0a 27504i bk13: 0a 27504i bk14: 0a 27504i bk15: 0a 27504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27503 n_nop=27493 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0005818
n_activity=110 dram_eff=0.1455
bk0: 4a 27483i bk1: 4a 27483i bk2: 0a 27502i bk3: 0a 27503i bk4: 0a 27503i bk5: 0a 27503i bk6: 0a 27503i bk7: 0a 27503i bk8: 0a 27503i bk9: 0a 27503i bk10: 0a 27503i bk11: 0a 27503i bk12: 0a 27503i bk13: 0a 27503i bk14: 0a 27503i bk15: 0a 27503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27503 n_nop=27482 n_act=3 n_pre=0 n_req=9 n_rd=18 n_write=0 bw_util=0.001309
n_activity=210 dram_eff=0.1714
bk0: 4a 27484i bk1: 2a 27487i bk2: 0a 27502i bk3: 0a 27502i bk4: 0a 27502i bk5: 12a 27466i bk6: 0a 27501i bk7: 0a 27501i bk8: 0a 27502i bk9: 0a 27502i bk10: 0a 27503i bk11: 0a 27504i bk12: 0a 27504i bk13: 0a 27504i bk14: 0a 27504i bk15: 0a 27505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27503 n_nop=27498 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.0002909
n_activity=55 dram_eff=0.1455
bk0: 4a 27483i bk1: 0a 27503i bk2: 0a 27503i bk3: 0a 27503i bk4: 0a 27503i bk5: 0a 27503i bk6: 0a 27503i bk7: 0a 27503i bk8: 0a 27503i bk9: 0a 27503i bk10: 0a 27503i bk11: 0a 27503i bk12: 0a 27503i bk13: 0a 27503i bk14: 0a 27503i bk15: 0a 27503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27503 n_nop=27487 n_act=2 n_pre=0 n_req=7 n_rd=14 n_write=0 bw_util=0.001018
n_activity=155 dram_eff=0.1806
bk0: 4a 27483i bk1: 0a 27503i bk2: 0a 27503i bk3: 0a 27503i bk4: 10a 27470i bk5: 0a 27501i bk6: 0a 27501i bk7: 0a 27501i bk8: 0a 27502i bk9: 0a 27503i bk10: 0a 27504i bk11: 0a 27504i bk12: 0a 27504i bk13: 0a 27504i bk14: 0a 27504i bk15: 0a 27504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27503 n_nop=27498 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.0002909
n_activity=55 dram_eff=0.1455
bk0: 4a 27483i bk1: 0a 27503i bk2: 0a 27503i bk3: 0a 27503i bk4: 0a 27503i bk5: 0a 27503i bk6: 0a 27503i bk7: 0a 27503i bk8: 0a 27503i bk9: 0a 27503i bk10: 0a 27503i bk11: 0a 27503i bk12: 0a 27503i bk13: 0a 27503i bk14: 0a 27503i bk15: 0a 27503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13, Miss = 8, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 49
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.6939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=183
icnt_total_pkts_simt_to_mem=79
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.68367
	minimum = 6
	maximum = 10
Network latency average = 7.68367
	minimum = 6
	maximum = 10
Slowest packet = 1
Flit latency average = 6.00382
	minimum = 6
	maximum = 7
Slowest flit = 191
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000131972
	minimum = 0 (at node 0)
	maximum = 0.00178162 (at node 1)
Accepted packet rate average = 0.000131972
	minimum = 0 (at node 0)
	maximum = 0.00178162 (at node 1)
Injected flit rate average = 0.000352823
	minimum = 0 (at node 0)
	maximum = 0.00287241 (at node 1)
Accepted flit rate average= 0.000352823
	minimum = 0 (at node 0)
	maximum = 0.00665382 (at node 1)
Injected packet length average = 2.67347
Accepted packet length average = 2.67347
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.68367 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Network latency average = 7.68367 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Flit latency average = 6.00382 (1 samples)
	minimum = 6 (1 samples)
	maximum = 7 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000131972 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00178162 (1 samples)
Accepted packet rate average = 0.000131972 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00178162 (1 samples)
Injected flit rate average = 0.000352823 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00287241 (1 samples)
Accepted flit rate average = 0.000352823 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00665382 (1 samples)
Injected packet size average = 2.67347 (1 samples)
Accepted packet size average = 2.67347 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 3252 (inst/sec)
gpgpu_simulation_rate = 3437 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,27503)
GPGPU-Sim uArch: cycles simulated: 28003  inst.: 30786 (ipc= 9.5) sim_rate=3420 (inst/sec) elapsed = 0:0:00:09 / Tue Jan 29 18:03:01 2019
GPGPU-Sim uArch: cycles simulated: 29003  inst.: 37874 (ipc= 7.9) sim_rate=3787 (inst/sec) elapsed = 0:0:00:10 / Tue Jan 29 18:03:02 2019
GPGPU-Sim uArch: cycles simulated: 30003  inst.: 41970 (ipc= 6.4) sim_rate=3815 (inst/sec) elapsed = 0:0:00:11 / Tue Jan 29 18:03:03 2019
GPGPU-Sim uArch: cycles simulated: 31503  inst.: 48690 (ipc= 5.7) sim_rate=4057 (inst/sec) elapsed = 0:0:00:12 / Tue Jan 29 18:03:04 2019
GPGPU-Sim uArch: cycles simulated: 32503  inst.: 51954 (ipc= 5.2) sim_rate=3996 (inst/sec) elapsed = 0:0:00:13 / Tue Jan 29 18:03:05 2019
GPGPU-Sim uArch: cycles simulated: 34003  inst.: 58018 (ipc= 4.9) sim_rate=4144 (inst/sec) elapsed = 0:0:00:14 / Tue Jan 29 18:03:06 2019
GPGPU-Sim uArch: cycles simulated: 35003  inst.: 61538 (ipc= 4.7) sim_rate=4102 (inst/sec) elapsed = 0:0:00:15 / Tue Jan 29 18:03:07 2019
GPGPU-Sim uArch: cycles simulated: 36503  inst.: 70114 (ipc= 4.9) sim_rate=4382 (inst/sec) elapsed = 0:0:00:16 / Tue Jan 29 18:03:08 2019
GPGPU-Sim uArch: cycles simulated: 37503  inst.: 74306 (ipc= 4.8) sim_rate=4370 (inst/sec) elapsed = 0:0:00:17 / Tue Jan 29 18:03:09 2019
GPGPU-Sim uArch: cycles simulated: 39003  inst.: 78882 (ipc= 4.6) sim_rate=4382 (inst/sec) elapsed = 0:0:00:18 / Tue Jan 29 18:03:10 2019
GPGPU-Sim uArch: cycles simulated: 40503  inst.: 84690 (ipc= 4.5) sim_rate=4457 (inst/sec) elapsed = 0:0:00:19 / Tue Jan 29 18:03:11 2019
GPGPU-Sim uArch: cycles simulated: 41503  inst.: 90946 (ipc= 4.6) sim_rate=4547 (inst/sec) elapsed = 0:0:00:20 / Tue Jan 29 18:03:12 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 43003  inst.: 129202 (ipc= 6.7) sim_rate=6152 (inst/sec) elapsed = 0:0:00:21 / Tue Jan 29 18:03:13 2019
GPGPU-Sim uArch: cycles simulated: 44003  inst.: 179202 (ipc= 9.3) sim_rate=8145 (inst/sec) elapsed = 0:0:00:22 / Tue Jan 29 18:03:14 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 45003  inst.: 229090 (ipc=11.6) sim_rate=9960 (inst/sec) elapsed = 0:0:00:23 / Tue Jan 29 18:03:15 2019
GPGPU-Sim uArch: cycles simulated: 46003  inst.: 278994 (ipc=13.7) sim_rate=11624 (inst/sec) elapsed = 0:0:00:24 / Tue Jan 29 18:03:16 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 47003  inst.: 328722 (ipc=15.5) sim_rate=13148 (inst/sec) elapsed = 0:0:00:25 / Tue Jan 29 18:03:17 2019
GPGPU-Sim uArch: cycles simulated: 48003  inst.: 378610 (ipc=17.2) sim_rate=14561 (inst/sec) elapsed = 0:0:00:26 / Tue Jan 29 18:03:18 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(9,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 49503  inst.: 450674 (ipc=19.3) sim_rate=16691 (inst/sec) elapsed = 0:0:00:27 / Tue Jan 29 18:03:19 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 50503  inst.: 498498 (ipc=20.5) sim_rate=17803 (inst/sec) elapsed = 0:0:00:28 / Tue Jan 29 18:03:20 2019
GPGPU-Sim uArch: cycles simulated: 51503  inst.: 526402 (ipc=20.8) sim_rate=18151 (inst/sec) elapsed = 0:0:00:29 / Tue Jan 29 18:03:21 2019
GPGPU-Sim uArch: cycles simulated: 53003  inst.: 586386 (ipc=22.0) sim_rate=19546 (inst/sec) elapsed = 0:0:00:30 / Tue Jan 29 18:03:22 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(4,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 54003  inst.: 626482 (ipc=22.7) sim_rate=20209 (inst/sec) elapsed = 0:0:00:31 / Tue Jan 29 18:03:23 2019
GPGPU-Sim uArch: cycles simulated: 55003  inst.: 667602 (ipc=23.3) sim_rate=20862 (inst/sec) elapsed = 0:0:00:32 / Tue Jan 29 18:03:24 2019
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(5,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 56003  inst.: 709026 (ipc=24.0) sim_rate=21485 (inst/sec) elapsed = 0:0:00:33 / Tue Jan 29 18:03:25 2019
GPGPU-Sim uArch: cycles simulated: 57503  inst.: 770274 (ipc=24.8) sim_rate=22655 (inst/sec) elapsed = 0:0:00:34 / Tue Jan 29 18:03:26 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(10,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 58503  inst.: 811666 (ipc=25.3) sim_rate=23190 (inst/sec) elapsed = 0:0:00:35 / Tue Jan 29 18:03:27 2019
GPGPU-Sim uArch: cycles simulated: 59003  inst.: 833106 (ipc=25.6) sim_rate=23141 (inst/sec) elapsed = 0:0:00:36 / Tue Jan 29 18:03:28 2019
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(10,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 60503  inst.: 892146 (ipc=26.2) sim_rate=24112 (inst/sec) elapsed = 0:0:00:37 / Tue Jan 29 18:03:29 2019
GPGPU-Sim uArch: cycles simulated: 61503  inst.: 932786 (ipc=26.7) sim_rate=24547 (inst/sec) elapsed = 0:0:00:38 / Tue Jan 29 18:03:30 2019
GPGPU-Sim uArch: cycles simulated: 63003  inst.: 953506 (ipc=26.1) sim_rate=24448 (inst/sec) elapsed = 0:0:00:39 / Tue Jan 29 18:03:31 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35999,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 64003  inst.: 970610 (ipc=25.9) sim_rate=24265 (inst/sec) elapsed = 0:0:00:40 / Tue Jan 29 18:03:32 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36658,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (36661,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36697,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36710,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (36715,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36725,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36726,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36731,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36742,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36748,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36754,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36761,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36770,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36779,27503), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 12.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 36780
gpu_sim_insn = 949440
gpu_ipc =      25.8140
gpu_tot_sim_cycle = 64283
gpu_tot_sim_insn = 975458
gpu_tot_ipc =      15.1744
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 214
gpu_total_sim_rate=24386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 35915
	L1I_total_cache_misses = 496
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 110, Miss = 63, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 32, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1216
	L1D_total_cache_misses = 719
	L1D_total_cache_miss_rate = 0.5913
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 141
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.1206
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 719
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 124
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 35419
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 496
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4001, 
gpgpu_n_tot_thrd_icount = 2037280
gpgpu_n_tot_w_icount = 63665
gpgpu_n_stall_shd_mem = 30681
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 719
gpgpu_n_mem_write_global = 480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11776
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 215281
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30681
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:698479	W0_Scoreboard:393272	W1:377	W2:353	W3:329	W4:305GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
	W5:281	W6:257	W7:233	W8:209	W9:185	W10:161	W11:137	W12:113	W13:89	W14:65	W15:37	W16:60249	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:285
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5752 {8:719,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34560 {72:480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3968 {8:496,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 97784 {136:719,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3840 {8:480,}
traffic_breakdown_memtocore[INST_ACC_R] = 67456 {136:496,}
maxmrqlatency = 5 
maxdqlatency = 0 
maxmflatency = 285 
averagemflatency = 195 
max_icnt2mem_latency = 34 
max_icnt2sh_latency = 64282 
mrq_lat_table:415 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735 	479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1655 	53 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	605 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15 	465 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661         0      9660         0      9679         0      9721         0      9703         0 
dram[1]:      2357     26523         0         0      2795      3278         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4716     27268         0         0      2843       854         0      7252         0      9673         0      9715         0      9697         0      9685 
dram[3]:      7054      5619         0         0      2801      2481         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7685      6314         0         0      1769      2529      6957         0      9666         0      9709         0      9727         0      9691         0 
dram[5]:      8394      8923         0         0      3266      2487         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.666667  4.000000      -nan      -nan 10.000000 10.000000 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 417/41 = 10.170732
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4         0         0        10        10        16         0        16         0        16         0        16         0        16         0 
dram[1]:         4         4         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        10        12         0        16         0        16         0        16         0        16         0        16 
dram[3]:         4         4         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        10        12        16         0        16         0        16         0        16         0        16         0 
dram[5]:         4         4         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
total reads: 417
min_bank_accesses = 0!
chip skew: 110/28 = 3.93
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        451         0    none      none        1806       809       405    none         408    none         407    none         406    none         406    none  
dram[1]:          0         0    none      none         810       809    none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         814      1691    none         404    none         408    none         410    none         410    none         410
dram[3]:          0         0    none      none         810       761    none      none      none      none      none      none      none      none      none      none  
dram[4]:          0         0    none      none        1752       765       405    none         408    none         407    none         407    none         407    none  
dram[5]:          0         0    none      none         810       758    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       275       275       275         0       275         0       275         0       275         0       275         0
dram[1]:          0         0         0         0       275       275         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       275       275         0       275         0       276         0       275         0       275         0       276
dram[3]:          0         0         0         0       275       275         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       275       275       275         0       275         0       275         0       275         0       275         0
dram[5]:          0         0         0         0       275       275         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64283 n_nop=64052 n_act=11 n_pre=2 n_req=109 n_rd=218 n_write=0 bw_util=0.006783
n_activity=1817 dram_eff=0.24
bk0: 10a 64203i bk1: 8a 64253i bk2: 0a 64284i bk3: 0a 64284i bk4: 20a 64231i bk5: 20a 64231i bk6: 32a 64205i bk7: 0a 64281i bk8: 32a 64205i bk9: 0a 64280i bk10: 32a 64207i bk11: 0a 64282i bk12: 32a 64207i bk13: 0a 64284i bk14: 32a 64207i bk15: 0a 64282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64283 n_nop=64223 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.001742
n_activity=483 dram_eff=0.2319
bk0: 8a 64255i bk1: 8a 64255i bk2: 0a 64282i bk3: 0a 64283i bk4: 20a 64231i bk5: 20a 64230i bk6: 0a 64282i bk7: 0a 64283i bk8: 0a 64283i bk9: 0a 64283i bk10: 0a 64283i bk11: 0a 64283i bk12: 0a 64283i bk13: 0a 64283i bk14: 0a 64283i bk15: 0a 64283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64283 n_nop=64054 n_act=9 n_pre=0 n_req=110 n_rd=220 n_write=0 bw_util=0.006845
n_activity=1738 dram_eff=0.2532
bk0: 8a 64254i bk1: 8a 64254i bk2: 0a 64281i bk3: 0a 64281i bk4: 20a 64227i bk5: 24a 64223i bk6: 0a 64282i bk7: 32a 64206i bk8: 0a 64282i bk9: 32a 64205i bk10: 0a 64282i bk11: 32a 64209i bk12: 0a 64284i bk13: 32a 64208i bk14: 0a 64283i bk15: 32a 64208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.22248e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64283 n_nop=64219 n_act=4 n_pre=0 n_req=30 n_rd=60 n_write=0 bw_util=0.001867
n_activity=528 dram_eff=0.2273
bk0: 8a 64255i bk1: 8a 64255i bk2: 0a 64283i bk3: 0a 64285i bk4: 20a 64232i bk5: 24a 64222i bk6: 0a 64281i bk7: 0a 64281i bk8: 0a 64282i bk9: 0a 64283i bk10: 0a 64283i bk11: 0a 64283i bk12: 0a 64283i bk13: 0a 64283i bk14: 0a 64283i bk15: 0a 64283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64283 n_nop=64054 n_act=9 n_pre=0 n_req=110 n_rd=220 n_write=0 bw_util=0.006845
n_activity=1755 dram_eff=0.2507
bk0: 8a 64254i bk1: 8a 64254i bk2: 0a 64282i bk3: 0a 64284i bk4: 20a 64232i bk5: 24a 64221i bk6: 32a 64206i bk7: 0a 64281i bk8: 32a 64205i bk9: 0a 64283i bk10: 32a 64208i bk11: 0a 64283i bk12: 32a 64207i bk13: 0a 64282i bk14: 32a 64206i bk15: 0a 64282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.22248e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64283 n_nop=64219 n_act=4 n_pre=0 n_req=30 n_rd=60 n_write=0 bw_util=0.001867
n_activity=517 dram_eff=0.2321
bk0: 8a 64256i bk1: 8a 64255i bk2: 0a 64283i bk3: 0a 64284i bk4: 20a 64231i bk5: 24a 64221i bk6: 0a 64280i bk7: 0a 64280i bk8: 0a 64281i bk9: 0a 64283i bk10: 0a 64283i bk11: 0a 64284i bk12: 0a 64284i bk13: 0a 64284i bk14: 0a 64284i bk15: 0a 64284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 317, Miss = 95, Miss_rate = 0.300, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 13, Reservation_fails = 37
L2_cache_bank[3]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 347, Miss = 96, Miss_rate = 0.277, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 16, Miss_rate = 0.154, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 302, Miss = 94, Miss_rate = 0.311, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 16, Miss_rate = 0.154, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[10]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 16, Miss_rate = 0.154, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 1710
L2_total_cache_misses = 417
L2_total_cache_miss_rate = 0.2439
L2_total_cache_pending_hits = 115
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 368
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 445
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=6600
icnt_total_pkts_simt_to_mem=2670
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.41331
	minimum = 6
	maximum = 32
Network latency average = 8.16767
	minimum = 6
	maximum = 32
Slowest packet = 98
Flit latency average = 6.53719
	minimum = 6
	maximum = 32
Slowest flit = 262
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00334522
	minimum = 0.00190321 (at node 16)
	maximum = 0.00910821 (at node 20)
Accepted packet rate average = 0.00334522
	minimum = 0.00190321 (at node 16)
	maximum = 0.00910821 (at node 20)
Injected flit rate average = 0.00907095
	minimum = 0.00429581 (at node 2)
	maximum = 0.0352094 (at node 20)
Accepted flit rate average= 0.00907095
	minimum = 0.00299076 (at node 16)
	maximum = 0.0142741 (at node 20)
Injected packet length average = 2.71162
Accepted packet length average = 2.71162
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.04849 (2 samples)
	minimum = 6 (2 samples)
	maximum = 21 (2 samples)
Network latency average = 7.92567 (2 samples)
	minimum = 6 (2 samples)
	maximum = 21 (2 samples)
Flit latency average = 6.2705 (2 samples)
	minimum = 6 (2 samples)
	maximum = 19.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00173859 (2 samples)
	minimum = 0.000951604 (2 samples)
	maximum = 0.00544492 (2 samples)
Accepted packet rate average = 0.00173859 (2 samples)
	minimum = 0.000951604 (2 samples)
	maximum = 0.00544492 (2 samples)
Injected flit rate average = 0.00471189 (2 samples)
	minimum = 0.00214791 (2 samples)
	maximum = 0.0190409 (2 samples)
Accepted flit rate average = 0.00471189 (2 samples)
	minimum = 0.00149538 (2 samples)
	maximum = 0.0104639 (2 samples)
Injected packet size average = 2.71017 (2 samples)
Accepted packet size average = 2.71017 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 24386 (inst/sec)
gpgpu_simulation_rate = 1607 (cycle/sec)
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,64283)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,64283)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,64283)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,64283)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,64283)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,64283)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,64283)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(11,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,0,0) tid=(3,13,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,5,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 64783  inst.: 1274562 (ipc=598.2) sim_rate=30346 (inst/sec) elapsed = 0:0:00:42 / Tue Jan 29 18:03:34 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(13,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(10,2,0) tid=(3,3,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,3,0) tid=(3,11,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(7,5,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 65283  inst.: 1617826 (ipc=642.4) sim_rate=37623 (inst/sec) elapsed = 0:0:00:43 / Tue Jan 29 18:03:35 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,3,0) tid=(3,15,0)
GPGPU-Sim uArch: cycles simulated: 65783  inst.: 1807938 (ipc=555.0) sim_rate=40176 (inst/sec) elapsed = 0:0:00:45 / Tue Jan 29 18:03:37 2019
GPGPU-Sim uArch: cycles simulated: 66283  inst.: 1818850 (ipc=421.7) sim_rate=39540 (inst/sec) elapsed = 0:0:00:46 / Tue Jan 29 18:03:38 2019
GPGPU-Sim uArch: cycles simulated: 66783  inst.: 1838626 (ipc=345.3) sim_rate=39119 (inst/sec) elapsed = 0:0:00:47 / Tue Jan 29 18:03:39 2019
GPGPU-Sim uArch: cycles simulated: 67283  inst.: 1862690 (ipc=295.7) sim_rate=38806 (inst/sec) elapsed = 0:0:00:48 / Tue Jan 29 18:03:40 2019
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(14,0,0) tid=(3,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(12,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 68283  inst.: 2010498 (ipc=258.8) sim_rate=41030 (inst/sec) elapsed = 0:0:00:49 / Tue Jan 29 18:03:41 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(11,3,0) tid=(3,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(10,0,0) tid=(3,11,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 68783  inst.: 2298370 (ipc=294.0) sim_rate=45066 (inst/sec) elapsed = 0:0:00:51 / Tue Jan 29 18:03:43 2019
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,2,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4802,64283), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4803,64283)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(12,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 69283  inst.: 2528290 (ipc=310.6) sim_rate=47703 (inst/sec) elapsed = 0:0:00:53 / Tue Jan 29 18:03:45 2019
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5141,64283), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5142,64283)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5159,64283), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5160,64283)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5258,64283), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5259,64283)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5308,64283), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5309,64283)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5314,64283), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5315,64283)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(13,3,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5324,64283), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5325,64283)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5387,64283), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5388,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5424,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5425,64283)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5472,64283), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5473,64283)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5477,64283), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5478,64283)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,1,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 69783  inst.: 2789666 (ipc=329.9) sim_rate=51660 (inst/sec) elapsed = 0:0:00:54 / Tue Jan 29 18:03:46 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5508,64283), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5509,64283)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5538,64283), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5539,64283)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5542,64283), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5543,64283)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5548,64283), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5549,64283)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5552,64283), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5553,64283)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5574,64283), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5575,64283)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5617,64283), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5618,64283)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5623,64283), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5624,64283)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,7,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5631,64283), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5632,64283)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5633,64283), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5634,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5639,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5640,64283)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5653,64283), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5654,64283)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5724,64283), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5725,64283)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5727,64283), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5728,64283)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5758,64283), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5759,64283)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5760,64283), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5761,64283)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5771,64283), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5772,64283)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5776,64283), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5777,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5815,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5816,64283)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5826,64283), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5827,64283)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5828,64283), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5829,64283)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5830,64283), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5831,64283)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5837,64283), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5838,64283)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5840,64283), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5841,64283)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5845,64283), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5846,64283)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5846,64283), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5847,64283)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5876,64283), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5877,64283)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(11,4,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5910,64283), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5911,64283)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5922,64283), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5923,64283)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5961,64283), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5962,64283)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5975,64283), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5976,64283)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5982,64283), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5983,64283)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5991,64283), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5992,64283)
GPGPU-Sim uArch: cycles simulated: 70283  inst.: 3152386 (ipc=362.8) sim_rate=56292 (inst/sec) elapsed = 0:0:00:56 / Tue Jan 29 18:03:48 2019
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,6,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6116,64283), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6117,64283)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6122,64283), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6123,64283)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6142,64283), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6143,64283)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6156,64283), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6157,64283)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,9,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6180,64283), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6181,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6196,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6197,64283)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6203,64283), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6204,64283)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6204,64283), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6205,64283)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(7,5,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6315,64283), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6316,64283)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6319,64283), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6320,64283)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6399,64283), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6400,64283)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6466,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6466,64283), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6467,64283)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6467,64283)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6482,64283), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6483,64283)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6487,64283), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6488,64283)
GPGPU-Sim uArch: cycles simulated: 70783  inst.: 3512258 (ipc=390.3) sim_rate=60556 (inst/sec) elapsed = 0:0:00:58 / Tue Jan 29 18:03:50 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6517,64283), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(6518,64283)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6574,64283), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6575,64283)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6580,64283), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6581,64283)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(12,9,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6624,64283), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6625,64283)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6655,64283), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6656,64283)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6697,64283), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6698,64283)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,7,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6768,64283), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6769,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6885,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6886,64283)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6900,64283), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6901,64283)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6909,64283), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6910,64283)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(6,10,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 71283  inst.: 3771746 (ipc=399.5) sim_rate=62862 (inst/sec) elapsed = 0:0:01:00 / Tue Jan 29 18:03:52 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7079,64283), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7080,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7146,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7147,64283)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7174,64283), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7175,64283)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7178,64283), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7179,64283)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7222,64283), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(7223,64283)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7224,64283), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7225,64283)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7248,64283), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7249,64283)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,11,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7394,64283), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7395,64283)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7396,64283), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7397,64283)
GPGPU-Sim uArch: cycles simulated: 71783  inst.: 3934914 (ipc=394.6) sim_rate=64506 (inst/sec) elapsed = 0:0:01:01 / Tue Jan 29 18:03:53 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7525,64283), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7526,64283)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7632,64283), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7633,64283)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,11,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7778,64283), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(7779,64283)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7912,64283), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7913,64283)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7936,64283), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7937,64283)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7971,64283), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(7972,64283)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(11,10,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7997,64283), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(7998,64283)
GPGPU-Sim uArch: cycles simulated: 72283  inst.: 4074818 (ipc=387.4) sim_rate=64679 (inst/sec) elapsed = 0:0:01:03 / Tue Jan 29 18:03:55 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8032,64283), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(8033,64283)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8038,64283), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(8039,64283)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8085,64283), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(8086,64283)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(8,8,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8220,64283), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8221,64283)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8224,64283), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8225,64283)
GPGPU-Sim uArch: cycles simulated: 72783  inst.: 4269762 (ipc=387.6) sim_rate=66715 (inst/sec) elapsed = 0:0:01:04 / Tue Jan 29 18:03:56 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(13,10,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8593,64283), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8594,64283)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8709,64283), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8710,64283)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8852,64283), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8853,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8889,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8890,64283)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(11,8,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 73283  inst.: 4539266 (ipc=396.0) sim_rate=68776 (inst/sec) elapsed = 0:0:01:06 / Tue Jan 29 18:03:58 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,10,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9105,64283), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9106,64283)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9130,64283), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9131,64283)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9136,64283), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9137,64283)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9151,64283), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9152,64283)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9192,64283), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9193,64283)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9194,64283), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9195,64283)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(11,8,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9367,64283), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9368,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9376,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9377,64283)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,9,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9394,64283), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9395,64283)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9441,64283), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9442,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9471,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9472,64283)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9478,64283), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9479,64283)
GPGPU-Sim uArch: cycles simulated: 73783  inst.: 4845314 (ipc=407.4) sim_rate=71254 (inst/sec) elapsed = 0:0:01:08 / Tue Jan 29 18:04:00 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,13,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9595,64283), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9596,64283)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9648,64283), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9649,64283)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(9,8,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9727,64283), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9728,64283)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9759,64283), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9760,64283)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9822,64283), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9823,64283)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9825,64283), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9826,64283)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9840,64283), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9841,64283)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9871,64283), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9872,64283)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(4,13,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9890,64283), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9891,64283)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9899,64283), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9900,64283)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9913,64283), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9914,64283)
GPGPU-Sim uArch: cycles simulated: 74283  inst.: 5148130 (ipc=417.3) sim_rate=73544 (inst/sec) elapsed = 0:0:01:10 / Tue Jan 29 18:04:02 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10020,64283), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10021,64283)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(10,11,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10155,64283), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10156,64283)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10158,64283), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10159,64283)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10172,64283), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10173,64283)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10177,64283), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10178,64283)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10203,64283), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10204,64283)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10208,64283), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10209,64283)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(11,12,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10262,64283), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10263,64283)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,12,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10465,64283), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10466,64283)
GPGPU-Sim uArch: cycles simulated: 74783  inst.: 5421058 (ipc=423.4) sim_rate=76352 (inst/sec) elapsed = 0:0:01:11 / Tue Jan 29 18:04:03 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10500,64283), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10501,64283)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10503,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10503,64283), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10504,64283)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10504,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10560,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(10561,64283)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10561,64283), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10562,64283)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10567,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10567,64283), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(10568,64283)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10568,64283)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10605,64283), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10606,64283)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(8,10,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10629,64283), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10630,64283)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (10774,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10786,64283), 5 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(14,14,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10820,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10866,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10880,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10905,64283), 5 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(14,14,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 75283  inst.: 5685922 (ipc=428.2) sim_rate=77889 (inst/sec) elapsed = 0:0:01:13 / Tue Jan 29 18:04:05 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11004,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11155,64283), 4 CTAs running
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(12,11,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11203,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (11289,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11319,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (11337,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11339,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (11363,64283), 5 CTAs running
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(10,11,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (11377,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (11392,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (11425,64283), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 75783  inst.: 5938754 (ipc=431.6) sim_rate=79183 (inst/sec) elapsed = 0:0:01:15 / Tue Jan 29 18:04:07 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(3,11,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (11659,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11664,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11670,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (11679,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (11696,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (11782,64283), 4 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(9,12,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (11813,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (11818,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (11822,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (11836,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (11844,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11902,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (11973,64283), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11988,64283), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 76283  inst.: 6165026 (ipc=432.5) sim_rate=81118 (inst/sec) elapsed = 0:0:01:16 / Tue Jan 29 18:04:08 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12004,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12023,64283), 2 CTAs running
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(2,11,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (12039,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12052,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12102,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12106,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12106,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12131,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12147,64283), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12147,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12162,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (12167,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12190,64283), 3 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(4,13,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12239,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12284,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12291,64283), 4 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,14,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12483,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (12485,64283), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 76783  inst.: 6433506 (ipc=436.6) sim_rate=82480 (inst/sec) elapsed = 0:0:01:18 / Tue Jan 29 18:04:10 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12546,64283), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(1,14,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12600,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12614,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12640,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12716,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12794,64283), 3 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(6,14,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12863,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12876,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12885,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12906,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12959,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12965,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12972,64283), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12982,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12990,64283), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 77283  inst.: 6635554 (ipc=435.4) sim_rate=83994 (inst/sec) elapsed = 0:0:01:19 / Tue Jan 29 18:04:11 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13011,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13028,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13057,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13063,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(7,14,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13183,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (13208,64283), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13240,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13273,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13297,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13307,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13382,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13383,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13391,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13410,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13421,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13437,64283), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 77783  inst.: 6728322 (ipc=426.1) sim_rate=84104 (inst/sec) elapsed = 0:0:01:20 / Tue Jan 29 18:04:12 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13526,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13585,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13628,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13630,64283), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13667,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13689,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13715,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13760,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13894,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14023,64283), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 0.

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 14024
gpu_sim_insn = 5760000
gpu_ipc =     410.7245
gpu_tot_sim_cycle = 78307
gpu_tot_sim_insn = 6735458
gpu_tot_ipc =      86.0135
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17703
gpu_stall_icnt2sh    = 41246
gpu_total_sim_rate=84193

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 127966
	L1I_total_cache_misses = 2547
	L1I_total_cache_miss_rate = 0.0199
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4395
L1D_cache:
	L1D_cache_core[0]: Access = 1103, Miss = 657, Miss_rate = 0.596, Pending_hits = 78, Reservation_fails = 4077
	L1D_cache_core[1]: Access = 1006, Miss = 638, Miss_rate = 0.634, Pending_hits = 53, Reservation_fails = 4126
	L1D_cache_core[2]: Access = 1039, Miss = 397, Miss_rate = 0.382, Pending_hits = 62, Reservation_fails = 3707
	L1D_cache_core[3]: Access = 911, Miss = 577, Miss_rate = 0.633, Pending_hits = 54, Reservation_fails = 4514
	L1D_cache_core[4]: Access = 1039, Miss = 607, Miss_rate = 0.584, Pending_hits = 80, Reservation_fails = 3718
	L1D_cache_core[5]: Access = 975, Miss = 565, Miss_rate = 0.579, Pending_hits = 91, Reservation_fails = 4167
	L1D_cache_core[6]: Access = 975, Miss = 545, Miss_rate = 0.559, Pending_hits = 93, Reservation_fails = 5206
	L1D_cache_core[7]: Access = 1103, Miss = 635, Miss_rate = 0.576, Pending_hits = 68, Reservation_fails = 3436
	L1D_cache_core[8]: Access = 911, Miss = 564, Miss_rate = 0.619, Pending_hits = 76, Reservation_fails = 3980
	L1D_cache_core[9]: Access = 1039, Miss = 636, Miss_rate = 0.612, Pending_hits = 68, Reservation_fails = 4294
	L1D_cache_core[10]: Access = 1039, Miss = 637, Miss_rate = 0.613, Pending_hits = 83, Reservation_fails = 4185
	L1D_cache_core[11]: Access = 1167, Miss = 657, Miss_rate = 0.563, Pending_hits = 102, Reservation_fails = 3354
	L1D_cache_core[12]: Access = 1103, Miss = 639, Miss_rate = 0.579, Pending_hits = 89, Reservation_fails = 3306
	L1D_cache_core[13]: Access = 1103, Miss = 641, Miss_rate = 0.581, Pending_hits = 88, Reservation_fails = 3321
	L1D_cache_core[14]: Access = 1103, Miss = 672, Miss_rate = 0.609, Pending_hits = 96, Reservation_fails = 3791
	L1D_total_cache_accesses = 15616
	L1D_total_cache_misses = 9067
	L1D_total_cache_miss_rate = 0.5806
	L1D_total_cache_pending_hits = 1181
	L1D_total_cache_reservation_fails = 59182
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 5541
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55418
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5524
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 125419
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2547
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4395
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4301, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 
gpgpu_n_tot_thrd_icount = 7797280
gpgpu_n_tot_w_icount = 243665
gpgpu_n_stall_shd_mem = 97063
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9024
gpgpu_n_mem_write_global = 4080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184576
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 2173681
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30681
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66382
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:128184	W0_Idle:723950	W0_Scoreboard:464171	W1:377	W2:353	W3:329	W4:305	W5:281	W6:257	W7:233	W8:209	W9:185	W10:161	W11:137	W12:113	W13:89	W14:65	W15:37	W16:60249	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:180285
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72192 {8:9024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 293760 {72:4080,}
traffic_breakdown_coretomem[INST_ACC_R] = 4688 {8:586,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1227264 {136:9024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32640 {8:4080,}
traffic_breakdown_memtocore[INST_ACC_R] = 79696 {136:586,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1291 
averagemflatency = 354 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 78306 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5698 	4970 	2046 	405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6630 	1523 	866 	1175 	1064 	1224 	1198 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1393 	5533 	2018 	95 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3600 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	39 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544      6223      1082      8289       960      4841      1011      5368       953      2970       736
dram[1]:          0         0    none      none        4764      5489      1196      1074      1092       980      1058      1022       989       980       768       732
dram[2]:          0         0    none      none        4726      5484      1079      6313      1042      8811      1010      4191       961      4294       727      2353
dram[3]:          0         0    none      none        5634      4784      1307      1139      1100      1145       984      1053       994       920       730       773
dram[4]:          0         0    none      none        6016      4615      6182       978      8318       991      4699       970      4884       919      2392       734
dram[5]:          0         0    none      none        4811      5693      1100      1259      1096      1101      1004      1070       918      1098       772       724
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1280       456      1219       862      1085       582      1115       556       795       311
dram[1]:          0         0         0         0       734       771       484       478       636       657       567       598       543       467       408       305
dram[2]:          0         0         0         0       757       907       447      1267       733      1291       569      1085       585      1038       309       641
dram[3]:          0         0         0         0       871       741       566       489       566       668       526       586       462       530       289       451
dram[4]:          0         0         0         0      1076       763      1191       413      1221       732      1205       580      1152       509       686       326
dram[5]:          0         0         0         0       745       803       494       551       689       654       565       679       437       494       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78307 n_nop=77587 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.01793
n_activity=4662 dram_eff=0.3012
bk0: 14a 78217i bk1: 8a 78275i bk2: 0a 78306i bk3: 0a 78306i bk4: 20a 78254i bk5: 20a 78257i bk6: 64a 78148i bk7: 64a 78073i bk8: 64a 78160i bk9: 64a 78143i bk10: 64a 78163i bk11: 64a 78146i bk12: 64a 78157i bk13: 64a 78138i bk14: 64a 78164i bk15: 64a 78150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00126425
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78307 n_nop=77593 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01788
n_activity=3961 dram_eff=0.3534
bk0: 12a 78268i bk1: 8a 78278i bk2: 0a 78306i bk3: 0a 78307i bk4: 20a 78256i bk5: 20a 78255i bk6: 64a 78109i bk7: 64a 78093i bk8: 64a 78160i bk9: 64a 78121i bk10: 64a 78150i bk11: 64a 78149i bk12: 64a 78132i bk13: 64a 78101i bk14: 64a 78136i bk15: 64a 78138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0108547
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78307 n_nop=77589 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01798
n_activity=4629 dram_eff=0.3042
bk0: 12a 78268i bk1: 8a 78277i bk2: 0a 78304i bk3: 0a 78304i bk4: 20a 78251i bk5: 24a 78248i bk6: 64a 78135i bk7: 64a 78155i bk8: 64a 78156i bk9: 64a 78136i bk10: 64a 78161i bk11: 64a 78168i bk12: 64a 78156i bk13: 64a 78147i bk14: 64a 78156i bk15: 64a 78152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00213263
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78307 n_nop=77593 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01788
n_activity=4081 dram_eff=0.3431
bk0: 8a 78274i bk1: 8a 78276i bk2: 0a 78306i bk3: 0a 78311i bk4: 20a 78259i bk5: 24a 78251i bk6: 64a 78121i bk7: 64a 78103i bk8: 64a 78153i bk9: 64a 78151i bk10: 64a 78154i bk11: 64a 78148i bk12: 64a 78149i bk13: 64a 78113i bk14: 64a 78147i bk15: 64a 78116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0138557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78307 n_nop=77593 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01788
n_activity=4557 dram_eff=0.3072
bk0: 8a 78276i bk1: 8a 78276i bk2: 0a 78305i bk3: 0a 78307i bk4: 20a 78255i bk5: 24a 78244i bk6: 64a 78152i bk7: 64a 78134i bk8: 64a 78159i bk9: 64a 78127i bk10: 64a 78166i bk11: 64a 78158i bk12: 64a 78162i bk13: 64a 78155i bk14: 64a 78156i bk15: 64a 78146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00206878
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78307 n_nop=77593 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01788
n_activity=4059 dram_eff=0.3449
bk0: 8a 78278i bk1: 8a 78278i bk2: 0a 78306i bk3: 0a 78307i bk4: 20a 78255i bk5: 24a 78246i bk6: 64a 78113i bk7: 64a 78061i bk8: 64a 78151i bk9: 64a 78130i bk10: 64a 78162i bk11: 64a 78143i bk12: 64a 78118i bk13: 64a 78145i bk14: 64a 78127i bk15: 64a 78137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0123233

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1900, Miss = 177, Miss_rate = 0.093, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 850, Miss = 174, Miss_rate = 0.205, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 897, Miss = 176, Miss_rate = 0.196, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 882, Miss = 174, Miss_rate = 0.197, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 881, Miss = 176, Miss_rate = 0.200, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 1918, Miss = 176, Miss_rate = 0.092, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 881, Miss = 174, Miss_rate = 0.198, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 924, Miss = 176, Miss_rate = 0.190, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 1853, Miss = 174, Miss_rate = 0.094, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 905, Miss = 176, Miss_rate = 0.194, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 867, Miss = 174, Miss_rate = 0.201, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 947, Miss = 176, Miss_rate = 0.186, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 13705
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.1534
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4080
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 523
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=52175
icnt_total_pkts_simt_to_mem=21865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9546
	minimum = 6
	maximum = 998
Network latency average = 39.7863
	minimum = 6
	maximum = 612
Slowest packet = 4083
Flit latency average = 23.3846
	minimum = 6
	maximum = 612
Slowest flit = 12622
Fragmentation average = 0.0581075
	minimum = 0
	maximum = 334
Injected packet rate average = 0.063357
	minimum = 0.0435682 (at node 2)
	maximum = 0.112878 (at node 15)
Accepted packet rate average = 0.063357
	minimum = 0.0435682 (at node 2)
	maximum = 0.112878 (at node 15)
Injected flit rate average = 0.171056
	minimum = 0.0777952 (at node 2)
	maximum = 0.495936 (at node 15)
Accepted flit rate average= 0.171056
	minimum = 0.101112 (at node 16)
	maximum = 0.238948 (at node 14)
Injected packet length average = 2.69987
Accepted packet length average = 2.69987
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.0172 (3 samples)
	minimum = 6 (3 samples)
	maximum = 346.667 (3 samples)
Network latency average = 18.5459 (3 samples)
	minimum = 6 (3 samples)
	maximum = 218 (3 samples)
Flit latency average = 11.9752 (3 samples)
	minimum = 6 (3 samples)
	maximum = 217 (3 samples)
Fragmentation average = 0.0193692 (3 samples)
	minimum = 0 (3 samples)
	maximum = 111.333 (3 samples)
Injected packet rate average = 0.0222781 (3 samples)
	minimum = 0.0151571 (3 samples)
	maximum = 0.0412559 (3 samples)
Accepted packet rate average = 0.0222781 (3 samples)
	minimum = 0.0151571 (3 samples)
	maximum = 0.0412559 (3 samples)
Injected flit rate average = 0.0601599 (3 samples)
	minimum = 0.0273637 (3 samples)
	maximum = 0.178006 (3 samples)
Accepted flit rate average = 0.0601599 (3 samples)
	minimum = 0.034701 (3 samples)
	maximum = 0.0866251 (3 samples)
Injected packet size average = 2.70041 (3 samples)
Accepted packet size average = 2.70041 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 20 sec (80 sec)
gpgpu_simulation_rate = 84193 (inst/sec)
gpgpu_simulation_rate = 978 (cycle/sec)
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,78307)
GPGPU-Sim uArch: cycles simulated: 78807  inst.: 6735714 (ipc= 0.5) sim_rate=83156 (inst/sec) elapsed = 0:0:01:21 / Tue Jan 29 18:04:13 2019
GPGPU-Sim uArch: cycles simulated: 82807  inst.: 6737461 (ipc= 0.4) sim_rate=82164 (inst/sec) elapsed = 0:0:01:22 / Tue Jan 29 18:04:14 2019
GPGPU-Sim uArch: cycles simulated: 86307  inst.: 6745516 (ipc= 1.3) sim_rate=81271 (inst/sec) elapsed = 0:0:01:23 / Tue Jan 29 18:04:15 2019
GPGPU-Sim uArch: cycles simulated: 90307  inst.: 6752438 (ipc= 1.4) sim_rate=80386 (inst/sec) elapsed = 0:0:01:24 / Tue Jan 29 18:04:16 2019
GPGPU-Sim uArch: cycles simulated: 94307  inst.: 6756800 (ipc= 1.3) sim_rate=79491 (inst/sec) elapsed = 0:0:01:25 / Tue Jan 29 18:04:17 2019
GPGPU-Sim uArch: cycles simulated: 97807  inst.: 6759164 (ipc= 1.2) sim_rate=78594 (inst/sec) elapsed = 0:0:01:26 / Tue Jan 29 18:04:18 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23088,78307), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 7.

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 23089
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 101396
gpu_tot_sim_insn = 6761476
gpu_tot_ipc =      66.6839
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17703
gpu_stall_icnt2sh    = 41246
gpu_total_sim_rate=78621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 130012
	L1I_total_cache_misses = 2564
	L1I_total_cache_miss_rate = 0.0197
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4395
L1D_cache:
	L1D_cache_core[0]: Access = 1103, Miss = 657, Miss_rate = 0.596, Pending_hits = 78, Reservation_fails = 4077
	L1D_cache_core[1]: Access = 1006, Miss = 638, Miss_rate = 0.634, Pending_hits = 53, Reservation_fails = 4126
	L1D_cache_core[2]: Access = 1039, Miss = 397, Miss_rate = 0.382, Pending_hits = 62, Reservation_fails = 3707
	L1D_cache_core[3]: Access = 911, Miss = 577, Miss_rate = 0.633, Pending_hits = 54, Reservation_fails = 4514
	L1D_cache_core[4]: Access = 1039, Miss = 607, Miss_rate = 0.584, Pending_hits = 80, Reservation_fails = 3718
	L1D_cache_core[5]: Access = 975, Miss = 565, Miss_rate = 0.579, Pending_hits = 91, Reservation_fails = 4167
	L1D_cache_core[6]: Access = 975, Miss = 545, Miss_rate = 0.559, Pending_hits = 93, Reservation_fails = 5206
	L1D_cache_core[7]: Access = 1134, Miss = 651, Miss_rate = 0.574, Pending_hits = 68, Reservation_fails = 3436
	L1D_cache_core[8]: Access = 911, Miss = 564, Miss_rate = 0.619, Pending_hits = 76, Reservation_fails = 3980
	L1D_cache_core[9]: Access = 1039, Miss = 636, Miss_rate = 0.612, Pending_hits = 68, Reservation_fails = 4294
	L1D_cache_core[10]: Access = 1039, Miss = 637, Miss_rate = 0.613, Pending_hits = 83, Reservation_fails = 4185
	L1D_cache_core[11]: Access = 1167, Miss = 657, Miss_rate = 0.563, Pending_hits = 102, Reservation_fails = 3354
	L1D_cache_core[12]: Access = 1103, Miss = 639, Miss_rate = 0.579, Pending_hits = 89, Reservation_fails = 3306
	L1D_cache_core[13]: Access = 1103, Miss = 641, Miss_rate = 0.581, Pending_hits = 88, Reservation_fails = 3321
	L1D_cache_core[14]: Access = 1103, Miss = 672, Miss_rate = 0.609, Pending_hits = 96, Reservation_fails = 3791
	L1D_total_cache_accesses = 15647
	L1D_total_cache_misses = 9083
	L1D_total_cache_miss_rate = 0.5805
	L1D_total_cache_pending_hits = 1181
	L1D_total_cache_reservation_fails = 59182
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 5547
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55418
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5530
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 127448
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2564
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4395
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4301, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 
gpgpu_n_tot_thrd_icount = 7914080
gpgpu_n_tot_w_icount = 247315
gpgpu_n_stall_shd_mem = 97609
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9040
gpgpu_n_mem_write_global = 4095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184832
gpgpu_n_store_insn = 65520
gpgpu_n_shmem_insn = 2178482
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 31227
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66382
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:128184	W0_Idle:751886	W0_Scoreboard:478791	W1:754	W2:706	W3:658	W4:610	W5:562	W6:514	W7:466	W8:418	W9:370	W10:322	W11:274	W12:226	W13:178	W14:130	W15:74	W16:60768	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:180285
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72320 {8:9040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294840 {72:4095,}
traffic_breakdown_coretomem[INST_ACC_R] = 4824 {8:603,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1229440 {136:9040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32760 {8:4095,}
traffic_breakdown_memtocore[INST_ACC_R] = 82008 {136:603,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1291 
averagemflatency = 354 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 101395 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5729 	4970 	2046 	405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6678 	1523 	866 	1175 	1064 	1224 	1198 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1409 	5533 	2018 	95 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3615 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	39 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544      6272      1082      8289       960      4841      1011      5368       953      2970       736
dram[1]:          0         0    none      none        4764      5489      1196      1074      1092       980      1058      1022       989       980       768       732
dram[2]:          0         0    none      none        4726      5484      1079      6357      1042      8811      1010      4191       961      4294       727      2353
dram[3]:          0         0    none      none        5634      4784      1307      1139      1100      1145       984      1053       994       920       730       773
dram[4]:          0         0    none      none        6016      4615      6226       978      8318       991      4699       970      4884       919      2392       734
dram[5]:          0         0    none      none        4811      5693      1100      1259      1096      1101      1004      1070       918      1098       772       724
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1280       456      1219       862      1085       582      1115       556       795       311
dram[1]:          0         0         0         0       734       771       484       478       636       657       567       598       543       467       408       305
dram[2]:          0         0         0         0       757       907       447      1267       733      1291       569      1085       585      1038       309       641
dram[3]:          0         0         0         0       871       741       566       489       566       668       526       586       462       530       289       451
dram[4]:          0         0         0         0      1076       763      1191       413      1221       732      1205       580      1152       509       686       326
dram[5]:          0         0         0         0       745       803       494       551       689       654       565       679       437       494       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101396 n_nop=100676 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.01385
n_activity=4662 dram_eff=0.3012
bk0: 14a 101306i bk1: 8a 101364i bk2: 0a 101395i bk3: 0a 101395i bk4: 20a 101343i bk5: 20a 101346i bk6: 64a 101237i bk7: 64a 101162i bk8: 64a 101249i bk9: 64a 101232i bk10: 64a 101252i bk11: 64a 101235i bk12: 64a 101246i bk13: 64a 101227i bk14: 64a 101253i bk15: 64a 101239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00097637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101396 n_nop=100682 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01381
n_activity=3961 dram_eff=0.3534
bk0: 12a 101357i bk1: 8a 101367i bk2: 0a 101395i bk3: 0a 101396i bk4: 20a 101345i bk5: 20a 101344i bk6: 64a 101198i bk7: 64a 101182i bk8: 64a 101249i bk9: 64a 101210i bk10: 64a 101239i bk11: 64a 101238i bk12: 64a 101221i bk13: 64a 101190i bk14: 64a 101225i bk15: 64a 101227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00838297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101396 n_nop=100678 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01389
n_activity=4629 dram_eff=0.3042
bk0: 12a 101357i bk1: 8a 101366i bk2: 0a 101393i bk3: 0a 101393i bk4: 20a 101340i bk5: 24a 101337i bk6: 64a 101224i bk7: 64a 101244i bk8: 64a 101245i bk9: 64a 101225i bk10: 64a 101250i bk11: 64a 101257i bk12: 64a 101245i bk13: 64a 101236i bk14: 64a 101245i bk15: 64a 101241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164701
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101396 n_nop=100682 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01381
n_activity=4081 dram_eff=0.3431
bk0: 8a 101363i bk1: 8a 101365i bk2: 0a 101395i bk3: 0a 101400i bk4: 20a 101348i bk5: 24a 101340i bk6: 64a 101210i bk7: 64a 101192i bk8: 64a 101242i bk9: 64a 101240i bk10: 64a 101243i bk11: 64a 101237i bk12: 64a 101238i bk13: 64a 101202i bk14: 64a 101236i bk15: 64a 101205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0107006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101396 n_nop=100682 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01381
n_activity=4557 dram_eff=0.3072
bk0: 8a 101365i bk1: 8a 101365i bk2: 0a 101394i bk3: 0a 101396i bk4: 20a 101344i bk5: 24a 101333i bk6: 64a 101241i bk7: 64a 101223i bk8: 64a 101248i bk9: 64a 101216i bk10: 64a 101255i bk11: 64a 101247i bk12: 64a 101251i bk13: 64a 101244i bk14: 64a 101245i bk15: 64a 101235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015977
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101396 n_nop=100682 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01381
n_activity=4059 dram_eff=0.3449
bk0: 8a 101367i bk1: 8a 101367i bk2: 0a 101395i bk3: 0a 101396i bk4: 20a 101344i bk5: 24a 101335i bk6: 64a 101202i bk7: 64a 101150i bk8: 64a 101240i bk9: 64a 101219i bk10: 64a 101251i bk11: 64a 101232i bk12: 64a 101207i bk13: 64a 101234i bk14: 64a 101216i bk15: 64a 101226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00951714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1913, Miss = 177, Miss_rate = 0.093, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 852, Miss = 174, Miss_rate = 0.204, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 899, Miss = 176, Miss_rate = 0.196, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 884, Miss = 174, Miss_rate = 0.197, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 883, Miss = 176, Miss_rate = 0.199, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 1929, Miss = 176, Miss_rate = 0.091, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 883, Miss = 174, Miss_rate = 0.197, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 924, Miss = 176, Miss_rate = 0.190, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 1865, Miss = 174, Miss_rate = 0.093, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 905, Miss = 176, Miss_rate = 0.194, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 869, Miss = 174, Miss_rate = 0.200, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 947, Miss = 176, Miss_rate = 0.186, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 13753
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.1529
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4095
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 540
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=52355
icnt_total_pkts_simt_to_mem=21943
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 27411
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 74227
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 7)
Accepted packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 7)
Injected flit rate average = 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00337823 (at node 7)
Accepted flit rate average= 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00779592 (at node 7)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1874 (4 samples)
	minimum = 6 (4 samples)
	maximum = 262.5 (4 samples)
Network latency average = 15.8339 (4 samples)
	minimum = 6 (4 samples)
	maximum = 166 (4 samples)
Flit latency average = 10.4824 (4 samples)
	minimum = 6 (4 samples)
	maximum = 164.5 (4 samples)
Fragmentation average = 0.0145269 (4 samples)
	minimum = 0 (4 samples)
	maximum = 83.5 (4 samples)
Injected packet rate average = 0.016747 (4 samples)
	minimum = 0.0113678 (4 samples)
	maximum = 0.0314617 (4 samples)
Accepted packet rate average = 0.016747 (4 samples)
	minimum = 0.0113678 (4 samples)
	maximum = 0.0314617 (4 samples)
Injected flit rate average = 0.0452234 (4 samples)
	minimum = 0.0205228 (4 samples)
	maximum = 0.134349 (4 samples)
Accepted flit rate average = 0.0452234 (4 samples)
	minimum = 0.0260258 (4 samples)
	maximum = 0.0669178 (4 samples)
Injected packet size average = 2.70038 (4 samples)
Accepted packet size average = 2.70038 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 78621 (inst/sec)
gpgpu_simulation_rate = 1179 (cycle/sec)
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,101396)
GPGPU-Sim uArch: cycles simulated: 101896  inst.: 6767988 (ipc=13.0) sim_rate=77792 (inst/sec) elapsed = 0:0:01:27 / Tue Jan 29 18:04:19 2019
GPGPU-Sim uArch: cycles simulated: 103396  inst.: 6774740 (ipc= 6.6) sim_rate=76985 (inst/sec) elapsed = 0:0:01:28 / Tue Jan 29 18:04:20 2019
GPGPU-Sim uArch: cycles simulated: 104396  inst.: 6781188 (ipc= 6.6) sim_rate=76193 (inst/sec) elapsed = 0:0:01:29 / Tue Jan 29 18:04:21 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 105896  inst.: 6788724 (ipc= 6.1) sim_rate=75430 (inst/sec) elapsed = 0:0:01:30 / Tue Jan 29 18:04:22 2019
GPGPU-Sim uArch: cycles simulated: 107396  inst.: 6798420 (ipc= 6.2) sim_rate=74707 (inst/sec) elapsed = 0:0:01:31 / Tue Jan 29 18:04:23 2019
GPGPU-Sim uArch: cycles simulated: 108896  inst.: 6806116 (ipc= 6.0) sim_rate=73979 (inst/sec) elapsed = 0:0:01:32 / Tue Jan 29 18:04:24 2019
GPGPU-Sim uArch: cycles simulated: 109896  inst.: 6813428 (ipc= 6.1) sim_rate=73262 (inst/sec) elapsed = 0:0:01:33 / Tue Jan 29 18:04:25 2019
GPGPU-Sim uArch: cycles simulated: 111396  inst.: 6833236 (ipc= 7.2) sim_rate=72694 (inst/sec) elapsed = 0:0:01:34 / Tue Jan 29 18:04:26 2019
GPGPU-Sim uArch: cycles simulated: 112896  inst.: 6878340 (ipc=10.2) sim_rate=72403 (inst/sec) elapsed = 0:0:01:35 / Tue Jan 29 18:04:27 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(12,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 113896  inst.: 6924852 (ipc=13.1) sim_rate=72133 (inst/sec) elapsed = 0:0:01:36 / Tue Jan 29 18:04:28 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(8,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 115396  inst.: 6994708 (ipc=16.7) sim_rate=72110 (inst/sec) elapsed = 0:0:01:37 / Tue Jan 29 18:04:29 2019
GPGPU-Sim uArch: cycles simulated: 116396  inst.: 7041252 (ipc=18.7) sim_rate=71849 (inst/sec) elapsed = 0:0:01:38 / Tue Jan 29 18:04:30 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(9,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 117896  inst.: 7110996 (ipc=21.2) sim_rate=71828 (inst/sec) elapsed = 0:0:01:39 / Tue Jan 29 18:04:31 2019
GPGPU-Sim uArch: cycles simulated: 118896  inst.: 7153092 (ipc=22.4) sim_rate=71530 (inst/sec) elapsed = 0:0:01:40 / Tue Jan 29 18:04:32 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 120396  inst.: 7214852 (ipc=23.9) sim_rate=71434 (inst/sec) elapsed = 0:0:01:41 / Tue Jan 29 18:04:33 2019
GPGPU-Sim uArch: cycles simulated: 121396  inst.: 7246068 (ipc=24.2) sim_rate=71039 (inst/sec) elapsed = 0:0:01:42 / Tue Jan 29 18:04:34 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(5,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 122896  inst.: 7302068 (ipc=25.1) sim_rate=70893 (inst/sec) elapsed = 0:0:01:43 / Tue Jan 29 18:04:35 2019
GPGPU-Sim uArch: cycles simulated: 123896  inst.: 7339044 (ipc=25.7) sim_rate=70567 (inst/sec) elapsed = 0:0:01:44 / Tue Jan 29 18:04:36 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(4,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 125396  inst.: 7396628 (ipc=26.5) sim_rate=70444 (inst/sec) elapsed = 0:0:01:45 / Tue Jan 29 18:04:37 2019
GPGPU-Sim uArch: cycles simulated: 126396  inst.: 7435348 (ipc=27.0) sim_rate=70144 (inst/sec) elapsed = 0:0:01:46 / Tue Jan 29 18:04:38 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 127896  inst.: 7493812 (ipc=27.6) sim_rate=70035 (inst/sec) elapsed = 0:0:01:47 / Tue Jan 29 18:04:39 2019
GPGPU-Sim uArch: cycles simulated: 128896  inst.: 7532660 (ipc=28.0) sim_rate=69746 (inst/sec) elapsed = 0:0:01:48 / Tue Jan 29 18:04:40 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 130396  inst.: 7582388 (ipc=28.3) sim_rate=69563 (inst/sec) elapsed = 0:0:01:49 / Tue Jan 29 18:04:41 2019
GPGPU-Sim uArch: cycles simulated: 131396  inst.: 7616212 (ipc=28.5) sim_rate=69238 (inst/sec) elapsed = 0:0:01:50 / Tue Jan 29 18:04:42 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30322,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30327,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30336,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 132896  inst.: 7631604 (ipc=27.6) sim_rate=68753 (inst/sec) elapsed = 0:0:01:51 / Tue Jan 29 18:04:43 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32577,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32583,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32591,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32601,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32607,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32621,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32626,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32632,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32639,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32648,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32655,101396), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 4.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 32656
gpu_sim_insn = 886144
gpu_ipc =      27.1357
gpu_tot_sim_cycle = 134052
gpu_tot_sim_insn = 7647620
gpu_tot_ipc =      57.0497
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17703
gpu_stall_icnt2sh    = 41283
gpu_total_sim_rate=68897

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 161624
	L1I_total_cache_misses = 3012
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4395
L1D_cache:
	L1D_cache_core[0]: Access = 1182, Miss = 705, Miss_rate = 0.596, Pending_hits = 78, Reservation_fails = 4077
	L1D_cache_core[1]: Access = 1085, Miss = 686, Miss_rate = 0.632, Pending_hits = 53, Reservation_fails = 4126
	L1D_cache_core[2]: Access = 1118, Miss = 445, Miss_rate = 0.398, Pending_hits = 62, Reservation_fails = 3707
	L1D_cache_core[3]: Access = 990, Miss = 609, Miss_rate = 0.615, Pending_hits = 54, Reservation_fails = 4514
	L1D_cache_core[4]: Access = 1118, Miss = 655, Miss_rate = 0.586, Pending_hits = 80, Reservation_fails = 3718
	L1D_cache_core[5]: Access = 1054, Miss = 597, Miss_rate = 0.566, Pending_hits = 91, Reservation_fails = 4167
	L1D_cache_core[6]: Access = 1054, Miss = 577, Miss_rate = 0.547, Pending_hits = 93, Reservation_fails = 5206
	L1D_cache_core[7]: Access = 1134, Miss = 651, Miss_rate = 0.574, Pending_hits = 68, Reservation_fails = 3436
	L1D_cache_core[8]: Access = 990, Miss = 612, Miss_rate = 0.618, Pending_hits = 76, Reservation_fails = 3980
	L1D_cache_core[9]: Access = 1118, Miss = 684, Miss_rate = 0.612, Pending_hits = 68, Reservation_fails = 4294
	L1D_cache_core[10]: Access = 1118, Miss = 685, Miss_rate = 0.613, Pending_hits = 83, Reservation_fails = 4185
	L1D_cache_core[11]: Access = 1246, Miss = 705, Miss_rate = 0.566, Pending_hits = 102, Reservation_fails = 3354
	L1D_cache_core[12]: Access = 1182, Miss = 687, Miss_rate = 0.581, Pending_hits = 89, Reservation_fails = 3306
	L1D_cache_core[13]: Access = 1182, Miss = 689, Miss_rate = 0.583, Pending_hits = 88, Reservation_fails = 3321
	L1D_cache_core[14]: Access = 1182, Miss = 720, Miss_rate = 0.609, Pending_hits = 96, Reservation_fails = 3791
	L1D_total_cache_accesses = 16753
	L1D_total_cache_misses = 9707
	L1D_total_cache_miss_rate = 0.5794
	L1D_total_cache_pending_hits = 1181
	L1D_total_cache_reservation_fails = 59182
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 5673
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55418
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5656
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 158612
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3012
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4395
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8302, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 
gpgpu_n_tot_thrd_icount = 9706528
gpgpu_n_tot_w_icount = 303329
gpgpu_n_stall_shd_mem = 125735
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9664
gpgpu_n_mem_write_global = 4529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 195584
gpgpu_n_store_insn = 72464
gpgpu_n_shmem_insn = 2374930
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59353
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66382
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:128184	W0_Idle:1303128	W0_Scoreboard:771095	W1:754	W2:706	W3:658	W4:610	W5:562	W6:514	W7:466	W8:418	W9:370	W10:322	W11:274	W12:226	W13:178	W14:130	W15:74	W16:116516	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:180551
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77312 {8:9664,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 326088 {72:4529,}
traffic_breakdown_coretomem[INST_ACC_R] = 8408 {8:1051,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1314304 {136:9664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 36232 {8:4529,}
traffic_breakdown_memtocore[INST_ACC_R] = 142936 {136:1051,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1291 
averagemflatency = 339 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 134051 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6787 	4970 	2046 	405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8169 	1536 	868 	1175 	1064 	1224 	1198 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2033 	5533 	2018 	95 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	387 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	39 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544      6834      1259      8431       960      4983      1011      5488       953      3068       736
dram[1]:          0         0    none      none        4764      5489      1391      1251      1092       980      1058      1022       989       980       768       732
dram[2]:          0         0    none      none        4726      5484      1274      6857      1042      8953      1010      4334       961      4410       727      2447
dram[3]:          0         0    none      none        5634      4784      1502      1317      1100      1145       984      1053       994       920       730       773
dram[4]:          0         0    none      none        6016      4615      6726      1157      8461       991      4842       970      5004       919      2485       734
dram[5]:          0         0    none      none        4811      5693      1278      1437      1096      1101      1004      1070       918      1098       772       724
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1280       456      1219       862      1085       582      1115       556       795       311
dram[1]:          0         0         0         0       734       771       484       478       636       657       567       598       543       467       408       305
dram[2]:          0         0         0         0       757       907       447      1267       733      1291       569      1085       585      1038       309       641
dram[3]:          0         0         0         0       871       741       566       489       566       668       526       586       462       530       289       451
dram[4]:          0         0         0         0      1076       763      1191       413      1221       732      1205       580      1152       509       686       326
dram[5]:          0         0         0         0       745       803       494       551       689       654       565       679       437       494       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134052 n_nop=133332 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.01047
n_activity=4662 dram_eff=0.3012
bk0: 14a 133962i bk1: 8a 134020i bk2: 0a 134051i bk3: 0a 134051i bk4: 20a 133999i bk5: 20a 134002i bk6: 64a 133893i bk7: 64a 133818i bk8: 64a 133905i bk9: 64a 133888i bk10: 64a 133908i bk11: 64a 133891i bk12: 64a 133902i bk13: 64a 133883i bk14: 64a 133909i bk15: 64a 133895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000738519
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134052 n_nop=133338 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01044
n_activity=3961 dram_eff=0.3534
bk0: 12a 134013i bk1: 8a 134023i bk2: 0a 134051i bk3: 0a 134052i bk4: 20a 134001i bk5: 20a 134000i bk6: 64a 133854i bk7: 64a 133838i bk8: 64a 133905i bk9: 64a 133866i bk10: 64a 133895i bk11: 64a 133894i bk12: 64a 133877i bk13: 64a 133846i bk14: 64a 133881i bk15: 64a 133883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00634082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134052 n_nop=133334 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.0105
n_activity=4629 dram_eff=0.3042
bk0: 12a 134013i bk1: 8a 134022i bk2: 0a 134049i bk3: 0a 134049i bk4: 20a 133996i bk5: 24a 133993i bk6: 64a 133880i bk7: 64a 133900i bk8: 64a 133901i bk9: 64a 133881i bk10: 64a 133906i bk11: 64a 133913i bk12: 64a 133901i bk13: 64a 133892i bk14: 64a 133901i bk15: 64a 133897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134052 n_nop=133338 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01044
n_activity=4081 dram_eff=0.3431
bk0: 8a 134019i bk1: 8a 134021i bk2: 0a 134051i bk3: 0a 134056i bk4: 20a 134004i bk5: 24a 133996i bk6: 64a 133866i bk7: 64a 133848i bk8: 64a 133898i bk9: 64a 133896i bk10: 64a 133899i bk11: 64a 133893i bk12: 64a 133894i bk13: 64a 133858i bk14: 64a 133892i bk15: 64a 133861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00809387
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134052 n_nop=133338 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01044
n_activity=4557 dram_eff=0.3072
bk0: 8a 134021i bk1: 8a 134021i bk2: 0a 134050i bk3: 0a 134052i bk4: 20a 134000i bk5: 24a 133989i bk6: 64a 133897i bk7: 64a 133879i bk8: 64a 133904i bk9: 64a 133872i bk10: 64a 133911i bk11: 64a 133903i bk12: 64a 133907i bk13: 64a 133900i bk14: 64a 133901i bk15: 64a 133891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120849
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134052 n_nop=133338 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01044
n_activity=4059 dram_eff=0.3449
bk0: 8a 134023i bk1: 8a 134023i bk2: 0a 134051i bk3: 0a 134052i bk4: 20a 134000i bk5: 24a 133991i bk6: 64a 133858i bk7: 64a 133806i bk8: 64a 133896i bk9: 64a 133875i bk10: 64a 133907i bk11: 64a 133888i bk12: 64a 133863i bk13: 64a 133890i bk14: 64a 133872i bk15: 64a 133882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0071987

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2180, Miss = 177, Miss_rate = 0.081, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 920, Miss = 174, Miss_rate = 0.189, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 971, Miss = 176, Miss_rate = 0.181, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 952, Miss = 174, Miss_rate = 0.183, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 955, Miss = 176, Miss_rate = 0.184, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 2208, Miss = 176, Miss_rate = 0.080, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 955, Miss = 174, Miss_rate = 0.182, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 1020, Miss = 176, Miss_rate = 0.173, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 2117, Miss = 174, Miss_rate = 0.082, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 1001, Miss = 176, Miss_rate = 0.176, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 937, Miss = 174, Miss_rate = 0.186, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 1043, Miss = 176, Miss_rate = 0.169, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 15259
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.1378
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4529
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 988
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=58149
icnt_total_pkts_simt_to_mem=24317
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.95053
	minimum = 6
	maximum = 32
Network latency average = 7.92497
	minimum = 6
	maximum = 32
Slowest packet = 27512
Flit latency average = 6.20078
	minimum = 6
	maximum = 32
Slowest flit = 74304
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00341608
	minimum = 0 (at node 7)
	maximum = 0.00854361 (at node 20)
Accepted packet rate average = 0.00341608
	minimum = 0 (at node 7)
	maximum = 0.00854361 (at node 20)
Injected flit rate average = 0.0092638
	minimum = 0 (at node 7)
	maximum = 0.0323065 (at node 20)
Accepted flit rate average= 0.0092638
	minimum = 0 (at node 7)
	maximum = 0.0137494 (at node 20)
Injected packet length average = 2.71182
Accepted packet length average = 2.71182
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.34 (5 samples)
	minimum = 6 (5 samples)
	maximum = 216.4 (5 samples)
Network latency average = 14.2521 (5 samples)
	minimum = 6 (5 samples)
	maximum = 139.2 (5 samples)
Flit latency average = 9.62605 (5 samples)
	minimum = 6 (5 samples)
	maximum = 138 (5 samples)
Fragmentation average = 0.0116215 (5 samples)
	minimum = 0 (5 samples)
	maximum = 66.8 (5 samples)
Injected packet rate average = 0.0140809 (5 samples)
	minimum = 0.00909428 (5 samples)
	maximum = 0.0268781 (5 samples)
Accepted packet rate average = 0.0140809 (5 samples)
	minimum = 0.00909428 (5 samples)
	maximum = 0.0268781 (5 samples)
Injected flit rate average = 0.0380315 (5 samples)
	minimum = 0.0164182 (5 samples)
	maximum = 0.11394 (5 samples)
Accepted flit rate average = 0.0380315 (5 samples)
	minimum = 0.0208206 (5 samples)
	maximum = 0.0562841 (5 samples)
Injected packet size average = 2.70094 (5 samples)
Accepted packet size average = 2.70094 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 51 sec (111 sec)
gpgpu_simulation_rate = 68897 (inst/sec)
gpgpu_simulation_rate = 1207 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,134052)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,134052)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,134052)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,134052)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,134052)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,134052)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,134052)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(8,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(9,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(13,4,0) tid=(7,10,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(4,6,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 134552  inst.: 8022276 (ipc=749.3) sim_rate=70993 (inst/sec) elapsed = 0:0:01:53 / Tue Jan 29 18:04:45 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(7,3,0) tid=(7,14,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(13,0,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 135052  inst.: 8259300 (ipc=611.7) sim_rate=71820 (inst/sec) elapsed = 0:0:01:55 / Tue Jan 29 18:04:47 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 135552  inst.: 8440452 (ipc=528.6) sim_rate=72762 (inst/sec) elapsed = 0:0:01:56 / Tue Jan 29 18:04:48 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(10,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 136052  inst.: 8463460 (ipc=407.9) sim_rate=72337 (inst/sec) elapsed = 0:0:01:57 / Tue Jan 29 18:04:49 2019
GPGPU-Sim uArch: cycles simulated: 136552  inst.: 8490020 (ipc=337.0) sim_rate=71949 (inst/sec) elapsed = 0:0:01:58 / Tue Jan 29 18:04:50 2019
GPGPU-Sim uArch: cycles simulated: 137052  inst.: 8541220 (ipc=297.9) sim_rate=71774 (inst/sec) elapsed = 0:0:01:59 / Tue Jan 29 18:04:51 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,3,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 137552  inst.: 8653508 (ipc=287.4) sim_rate=72112 (inst/sec) elapsed = 0:0:02:00 / Tue Jan 29 18:04:52 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(6,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 138052  inst.: 8826116 (ipc=294.6) sim_rate=72943 (inst/sec) elapsed = 0:0:02:01 / Tue Jan 29 18:04:53 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(8,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,2,0) tid=(7,12,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(12,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 138552  inst.: 9098500 (ipc=322.4) sim_rate=73971 (inst/sec) elapsed = 0:0:02:03 / Tue Jan 29 18:04:55 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(2,1,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4623,134052), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4624,134052)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4719,134052), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4720,134052)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(13,2,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4828,134052), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4829,134052)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4902,134052), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4903,134052)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4964,134052), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4965,134052)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(10,0,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 139052  inst.: 9362596 (ipc=343.0) sim_rate=74900 (inst/sec) elapsed = 0:0:02:05 / Tue Jan 29 18:04:57 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5006,134052), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5007,134052)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5038,134052), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5039,134052)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5040,134052), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5041,134052)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5119,134052), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5120,134052)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5164,134052), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5165,134052)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(8,4,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5234,134052), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5235,134052)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5244,134052), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5245,134052)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5246,134052), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5247,134052)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5300,134052), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5301,134052)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(8,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5379,134052), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5380,134052)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5402,134052), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5403,134052)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5477,134052), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5478,134052)
GPGPU-Sim uArch: cycles simulated: 139552  inst.: 9634852 (ipc=361.3) sim_rate=75864 (inst/sec) elapsed = 0:0:02:07 / Tue Jan 29 18:04:59 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5509,134052), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5510,134052)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5514,134052), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5515,134052)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5533,134052), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5534,134052)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(10,3,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5551,134052), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5552,134052)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5555,134052), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5556,134052)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5598,134052), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5599,134052)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5603,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5603,134052), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5604,134052)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5604,134052)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5607,134052), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5608,134052)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5633,134052), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5634,134052)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5678,134052), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5679,134052)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5691,134052), 5 CTAs running
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(9,4,0) tid=(7,4,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5692,134052)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5694,134052), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5695,134052)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5705,134052), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5706,134052)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5751,134052), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5752,134052)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5760,134052), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5761,134052)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(11,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5845,134052), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5846,134052)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5859,134052), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5860,134052)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5870,134052), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5871,134052)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5885,134052), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5886,134052)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5901,134052), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5902,134052)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5906,134052), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5907,134052)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5919,134052), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5920,134052)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5951,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5951,134052), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5952,134052)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5952,134052)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(0,9,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5985,134052), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5986,134052)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5991,134052), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5992,134052)
GPGPU-Sim uArch: cycles simulated: 140052  inst.: 9967204 (ipc=386.6) sim_rate=77265 (inst/sec) elapsed = 0:0:02:09 / Tue Jan 29 18:05:01 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6009,134052), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6010,134052)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6035,134052), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6036,134052)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6087,134052), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6088,134052)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6103,134052), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6104,134052)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,8,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6159,134052), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6160,134052)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6194,134052), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6195,134052)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6253,134052), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6254,134052)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6261,134052), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6262,134052)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6283,134052), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6284,134052)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,6,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6285,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6285,134052), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6286,134052)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6286,134052)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6301,134052), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6302,134052)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6306,134052), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6307,134052)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6365,134052), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6366,134052)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6399,134052), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6400,134052)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,10,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6465,134052), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6466,134052)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6468,134052), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6469,134052)
GPGPU-Sim uArch: cycles simulated: 140552  inst.: 10298500 (ipc=407.8) sim_rate=78614 (inst/sec) elapsed = 0:0:02:11 / Tue Jan 29 18:05:03 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6517,134052), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6518,134052)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6523,134052), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6524,134052)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6537,134052), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(6538,134052)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6565,134052), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6566,134052)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6575,134052), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6576,134052)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6647,134052), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6648,134052)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6745,134052), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6746,134052)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6765,134052), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6766,134052)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6805,134052), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6806,134052)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(9,6,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6813,134052), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6814,134052)
GPGPU-Sim uArch: cycles simulated: 141052  inst.: 10524900 (ipc=411.0) sim_rate=79734 (inst/sec) elapsed = 0:0:02:12 / Tue Jan 29 18:05:04 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,11,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7092,134052), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7093,134052)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7094,134052), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(7095,134052)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7096,134052), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7097,134052)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7115,134052), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(7116,134052)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7122,134052), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7123,134052)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7136,134052), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7137,134052)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7228,134052), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(7229,134052)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7281,134052), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7282,134052)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7288,134052), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7289,134052)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(5,10,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 141552  inst.: 10706404 (ipc=407.8) sim_rate=79898 (inst/sec) elapsed = 0:0:02:14 / Tue Jan 29 18:05:06 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7621,134052), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7622,134052)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(5,11,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7778,134052), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7779,134052)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7802,134052), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7803,134052)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7840,134052), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7841,134052)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7841,134052), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7842,134052)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(11,7,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7888,134052), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7889,134052)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7962,134052), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(7963,134052)
GPGPU-Sim uArch: cycles simulated: 142052  inst.: 10911332 (ipc=408.0) sim_rate=80824 (inst/sec) elapsed = 0:0:02:15 / Tue Jan 29 18:05:07 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8047,134052), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(8048,134052)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(7,7,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8105,134052), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8106,134052)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8120,134052), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8121,134052)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8121,134052), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8122,134052)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(10,12,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8298,134052), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8299,134052)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8305,134052), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8306,134052)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8317,134052), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8318,134052)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8359,134052), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8360,134052)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8373,134052), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8374,134052)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,12,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 142552  inst.: 11166052 (ipc=413.9) sim_rate=81504 (inst/sec) elapsed = 0:0:02:17 / Tue Jan 29 18:05:09 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8551,134052), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8552,134052)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8624,134052), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8625,134052)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8679,134052), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8680,134052)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8688,134052), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8689,134052)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,12,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8764,134052), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8765,134052)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8769,134052), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8770,134052)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8801,134052), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8802,134052)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8836,134052), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8837,134052)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(7,9,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8977,134052), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8978,134052)
GPGPU-Sim uArch: cycles simulated: 143052  inst.: 11399332 (ipc=416.9) sim_rate=82009 (inst/sec) elapsed = 0:0:02:19 / Tue Jan 29 18:05:11 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9016,134052), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9017,134052)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9098,134052), 5 CTAs running
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(9,9,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9152,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9203,134052), 5 CTAs running
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(13,8,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9433,134052), 4 CTAs running
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(2,9,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9482,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9489,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9498,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9498,134052), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 143552  inst.: 11682532 (ipc=424.7) sim_rate=83446 (inst/sec) elapsed = 0:0:02:20 / Tue Jan 29 18:05:12 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(13,11,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9656,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9710,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9739,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9742,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9766,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9766,134052), 5 CTAs running
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(13,11,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9874,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9935,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9961,134052), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 144052  inst.: 11942180 (ipc=429.5) sim_rate=84099 (inst/sec) elapsed = 0:0:02:22 / Tue Jan 29 18:05:14 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10022,134052), 5 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(4,11,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10053,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10059,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10083,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10156,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10164,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10176,134052), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10183,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10197,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10198,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10207,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10208,134052), 4 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(3,11,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10285,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10289,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10344,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10384,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10439,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10447,134052), 4 CTAs running
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(10,11,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10450,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (10465,134052), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 144552  inst.: 12189476 (ipc=432.6) sim_rate=84649 (inst/sec) elapsed = 0:0:02:24 / Tue Jan 29 18:05:16 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10504,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10510,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10579,134052), 3 CTAs running
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(3,11,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10681,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10686,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10692,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (10704,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10730,134052), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10732,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10770,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10794,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10802,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10840,134052), 2 CTAs running
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,13,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10908,134052), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10948,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10976,134052), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 145052  inst.: 12433476 (ipc=435.1) sim_rate=85748 (inst/sec) elapsed = 0:0:02:25 / Tue Jan 29 18:05:17 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11032,134052), 2 CTAs running
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(7,12,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11067,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (11085,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (11093,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (11104,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11106,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (11141,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (11147,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11150,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11217,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (11232,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(12,13,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11325,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11363,134052), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (11385,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11393,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (11393,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11446,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11467,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11496,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 145552  inst.: 12633956 (ipc=433.6) sim_rate=85945 (inst/sec) elapsed = 0:0:02:27 / Tue Jan 29 18:05:19 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (11643,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11685,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11694,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11706,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (11728,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (11750,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11757,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11762,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11819,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11885,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11895,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11900,134052), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11915,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11949,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (11969,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12008,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12042,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (12128,134052), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 2.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 12129
gpu_sim_insn = 5017600
gpu_ipc =     413.6862
gpu_tot_sim_cycle = 146181
gpu_tot_sim_insn = 12665220
gpu_tot_ipc =      86.6407
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 39394
gpu_stall_icnt2sh    = 88358
gpu_total_sim_rate=86157

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 242043
	L1I_total_cache_misses = 5031
	L1I_total_cache_miss_rate = 0.0208
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5002
L1D_cache:
	L1D_cache_core[0]: Access = 2078, Miss = 1253, Miss_rate = 0.603, Pending_hits = 159, Reservation_fails = 7502
	L1D_cache_core[1]: Access = 1853, Miss = 1197, Miss_rate = 0.646, Pending_hits = 107, Reservation_fails = 8892
	L1D_cache_core[2]: Access = 1886, Miss = 939, Miss_rate = 0.498, Pending_hits = 120, Reservation_fails = 8367
	L1D_cache_core[3]: Access = 1758, Miss = 1124, Miss_rate = 0.639, Pending_hits = 95, Reservation_fails = 8943
	L1D_cache_core[4]: Access = 1950, Miss = 1189, Miss_rate = 0.610, Pending_hits = 138, Reservation_fails = 7528
	L1D_cache_core[5]: Access = 1950, Miss = 1156, Miss_rate = 0.593, Pending_hits = 145, Reservation_fails = 6985
	L1D_cache_core[6]: Access = 2014, Miss = 1153, Miss_rate = 0.572, Pending_hits = 162, Reservation_fails = 7659
	L1D_cache_core[7]: Access = 1902, Miss = 1099, Miss_rate = 0.578, Pending_hits = 146, Reservation_fails = 7145
	L1D_cache_core[8]: Access = 1886, Miss = 1200, Miss_rate = 0.636, Pending_hits = 126, Reservation_fails = 7886
	L1D_cache_core[9]: Access = 2014, Miss = 1268, Miss_rate = 0.630, Pending_hits = 125, Reservation_fails = 7172
	L1D_cache_core[10]: Access = 1950, Miss = 1233, Miss_rate = 0.632, Pending_hits = 127, Reservation_fails = 8104
	L1D_cache_core[11]: Access = 2014, Miss = 1205, Miss_rate = 0.598, Pending_hits = 161, Reservation_fails = 6991
	L1D_cache_core[12]: Access = 1950, Miss = 1182, Miss_rate = 0.606, Pending_hits = 138, Reservation_fails = 7844
	L1D_cache_core[13]: Access = 2142, Miss = 1299, Miss_rate = 0.606, Pending_hits = 167, Reservation_fails = 5651
	L1D_cache_core[14]: Access = 1950, Miss = 1222, Miss_rate = 0.627, Pending_hits = 141, Reservation_fails = 7575
	L1D_total_cache_accesses = 29297
	L1D_total_cache_misses = 17719
	L1D_total_cache_miss_rate = 0.6048
	L1D_total_cache_pending_hits = 2057
	L1D_total_cache_reservation_fails = 114244
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 10377
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107131
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7113
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 237012
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5002
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8602, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 
gpgpu_n_tot_thrd_icount = 14724128
gpgpu_n_tot_w_icount = 460129
gpgpu_n_stall_shd_mem = 187069
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17646
gpgpu_n_mem_write_global = 7665
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346112
gpgpu_n_store_insn = 122640
gpgpu_n_shmem_insn = 4080914
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 328160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59353
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 127716
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:243613	W0_Idle:1320410	W0_Scoreboard:835258	W1:754	W2:706	W3:658	W4:610	W5:562	W6:514	W7:466	W8:418	W9:370	W10:322	W11:274	W12:226	W13:178	W14:130	W15:74	W16:116516	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:337351
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 141168 {8:17646,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 551880 {72:7665,}
traffic_breakdown_coretomem[INST_ACC_R] = 9136 {8:1142,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2399856 {136:17646,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61320 {8:7665,}
traffic_breakdown_memtocore[INST_ACC_R] = 155312 {136:1142,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 350 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 146180 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11690 	8998 	3839 	799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12376 	2952 	1813 	2471 	2255 	2433 	2133 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2617 	10445 	4352 	247 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	3523 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	50 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     11452      3783     15248      2103     10488      2075     10676      1886      6340      1361
dram[1]:          0         0    none      none        4764      5489      4240      3996      2092      2342      2192      2001      1836      1689      1367      1332
dram[2]:          0         0    none      none        4726      5484      4490     11333      2348     15791      2212      9311      1848      8707      1342      4972
dram[3]:          0         0    none      none        5634      4784      4363      3821      2181      2245      1970      2171      1736      1678      1353      1376
dram[4]:          0         0    none      none        6016      4615     11105      3520     15251      1898      9634      1985      8500      1731      4733      1342
dram[5]:          0         0    none      none        4811      5693      3800      4035      2312      2268      2189      1992      1713      1832      1369      1343
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       615      1276       862      1233       587      1115       556      1000       311
dram[1]:          0         0         0         0       734       771       677       923       636       657       599       598       544       508       408       305
dram[2]:          0         0         0         0       757       907       613      1417       733      1291       622      1251       585      1038       309       865
dram[3]:          0         0         0         0       871       741       930       663       566       668       673       618       540       530       289       451
dram[4]:          0         0         0         0      1076       763      1372       652      1268       732      1279       580      1152       509       794       326
dram[5]:          0         0         0         0       745       803       611       692       689       654       613       679       557       503       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146181 n_nop=145461 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.009605
n_activity=4662 dram_eff=0.3012
bk0: 14a 146091i bk1: 8a 146149i bk2: 0a 146180i bk3: 0a 146180i bk4: 20a 146128i bk5: 20a 146131i bk6: 64a 146022i bk7: 64a 145947i bk8: 64a 146034i bk9: 64a 146017i bk10: 64a 146037i bk11: 64a 146020i bk12: 64a 146031i bk13: 64a 146012i bk14: 64a 146038i bk15: 64a 146024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000677243
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146181 n_nop=145467 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.009577
n_activity=3961 dram_eff=0.3534
bk0: 12a 146142i bk1: 8a 146152i bk2: 0a 146180i bk3: 0a 146181i bk4: 20a 146130i bk5: 20a 146129i bk6: 64a 145983i bk7: 64a 145967i bk8: 64a 146034i bk9: 64a 145995i bk10: 64a 146024i bk11: 64a 146023i bk12: 64a 146006i bk13: 64a 145975i bk14: 64a 146010i bk15: 64a 146012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00581471
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146181 n_nop=145463 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.009632
n_activity=4629 dram_eff=0.3042
bk0: 12a 146142i bk1: 8a 146151i bk2: 0a 146178i bk3: 0a 146178i bk4: 20a 146125i bk5: 24a 146122i bk6: 64a 146009i bk7: 64a 146029i bk8: 64a 146030i bk9: 64a 146010i bk10: 64a 146035i bk11: 64a 146042i bk12: 64a 146030i bk13: 64a 146021i bk14: 64a 146030i bk15: 64a 146026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114242
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146181 n_nop=145467 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.009577
n_activity=4081 dram_eff=0.3431
bk0: 8a 146148i bk1: 8a 146150i bk2: 0a 146180i bk3: 0a 146185i bk4: 20a 146133i bk5: 24a 146125i bk6: 64a 145995i bk7: 64a 145977i bk8: 64a 146027i bk9: 64a 146025i bk10: 64a 146028i bk11: 64a 146022i bk12: 64a 146023i bk13: 64a 145987i bk14: 64a 146021i bk15: 64a 145990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00742231
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146181 n_nop=145467 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.009577
n_activity=4557 dram_eff=0.3072
bk0: 8a 146150i bk1: 8a 146150i bk2: 0a 146179i bk3: 0a 146181i bk4: 20a 146129i bk5: 24a 146118i bk6: 64a 146026i bk7: 64a 146008i bk8: 64a 146033i bk9: 64a 146001i bk10: 64a 146040i bk11: 64a 146032i bk12: 64a 146036i bk13: 64a 146029i bk14: 64a 146030i bk15: 64a 146020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146181 n_nop=145467 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.009577
n_activity=4059 dram_eff=0.3449
bk0: 8a 146152i bk1: 8a 146152i bk2: 0a 146180i bk3: 0a 146181i bk4: 20a 146129i bk5: 24a 146120i bk6: 64a 145987i bk7: 64a 145935i bk8: 64a 146025i bk9: 64a 146004i bk10: 64a 146036i bk11: 64a 146017i bk12: 64a 145992i bk13: 64a 146019i bk14: 64a 146001i bk15: 64a 146011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00660141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3521, Miss = 177, Miss_rate = 0.050, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 1715, Miss = 174, Miss_rate = 0.101, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 1812, Miss = 176, Miss_rate = 0.097, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 1744, Miss = 174, Miss_rate = 0.100, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 1808, Miss = 176, Miss_rate = 0.097, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 3518, Miss = 176, Miss_rate = 0.050, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 1773, Miss = 174, Miss_rate = 0.098, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 1804, Miss = 176, Miss_rate = 0.098, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 3424, Miss = 174, Miss_rate = 0.051, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 1795, Miss = 176, Miss_rate = 0.098, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 1720, Miss = 174, Miss_rate = 0.101, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 1834, Miss = 176, Miss_rate = 0.096, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 26468
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0795
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7665
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1079
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=101650
icnt_total_pkts_simt_to_mem=41798
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.7682
	minimum = 6
	maximum = 932
Network latency average = 39.8916
	minimum = 6
	maximum = 754
Slowest packet = 32340
Flit latency average = 23.7276
	minimum = 6
	maximum = 754
Slowest flit = 89611
Fragmentation average = 0.0249799
	minimum = 0
	maximum = 169
Injected packet rate average = 0.0684555
	minimum = 0.0533432 (at node 7)
	maximum = 0.110561 (at node 15)
Accepted packet rate average = 0.0684555
	minimum = 0.0533432 (at node 7)
	maximum = 0.110561 (at node 15)
Injected flit rate average = 0.186214
	minimum = 0.0850029 (at node 7)
	maximum = 0.503999 (at node 15)
Accepted flit rate average= 0.186214
	minimum = 0.114024 (at node 25)
	maximum = 0.271251 (at node 13)
Injected packet length average = 2.72022
Accepted packet length average = 2.72022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.7447 (6 samples)
	minimum = 6 (6 samples)
	maximum = 335.667 (6 samples)
Network latency average = 18.5254 (6 samples)
	minimum = 6 (6 samples)
	maximum = 241.667 (6 samples)
Flit latency average = 11.9763 (6 samples)
	minimum = 6 (6 samples)
	maximum = 240.667 (6 samples)
Fragmentation average = 0.0138479 (6 samples)
	minimum = 0 (6 samples)
	maximum = 83.8333 (6 samples)
Injected packet rate average = 0.0231433 (6 samples)
	minimum = 0.0164691 (6 samples)
	maximum = 0.0408253 (6 samples)
Accepted packet rate average = 0.0231433 (6 samples)
	minimum = 0.0164691 (6 samples)
	maximum = 0.0408253 (6 samples)
Injected flit rate average = 0.0627286 (6 samples)
	minimum = 0.027849 (6 samples)
	maximum = 0.17895 (6 samples)
Accepted flit rate average = 0.0627286 (6 samples)
	minimum = 0.0363546 (6 samples)
	maximum = 0.0921119 (6 samples)
Injected packet size average = 2.71045 (6 samples)
Accepted packet size average = 2.71045 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 27 sec (147 sec)
gpgpu_simulation_rate = 86157 (inst/sec)
gpgpu_simulation_rate = 994 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,146181)
GPGPU-Sim uArch: cycles simulated: 147681  inst.: 12665844 (ipc= 0.4) sim_rate=85580 (inst/sec) elapsed = 0:0:02:28 / Tue Jan 29 18:05:20 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 151681  inst.: 12669531 (ipc= 0.8) sim_rate=85030 (inst/sec) elapsed = 0:0:02:29 / Tue Jan 29 18:05:21 2019
GPGPU-Sim uArch: cycles simulated: 155681  inst.: 12678278 (ipc= 1.4) sim_rate=84521 (inst/sec) elapsed = 0:0:02:30 / Tue Jan 29 18:05:22 2019
GPGPU-Sim uArch: cycles simulated: 159681  inst.: 12684116 (ipc= 1.4) sim_rate=84000 (inst/sec) elapsed = 0:0:02:31 / Tue Jan 29 18:05:23 2019
GPGPU-Sim uArch: cycles simulated: 163681  inst.: 12687755 (ipc= 1.3) sim_rate=83472 (inst/sec) elapsed = 0:0:02:32 / Tue Jan 29 18:05:24 2019
GPGPU-Sim uArch: cycles simulated: 167681  inst.: 12689679 (ipc= 1.1) sim_rate=82939 (inst/sec) elapsed = 0:0:02:33 / Tue Jan 29 18:05:25 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23088,146181), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 5.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 23089
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 169270
gpu_tot_sim_insn = 12691238
gpu_tot_ipc =      74.9763
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 39394
gpu_stall_icnt2sh    = 88358
gpu_total_sim_rate=82949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 244089
	L1I_total_cache_misses = 5048
	L1I_total_cache_miss_rate = 0.0207
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5002
L1D_cache:
	L1D_cache_core[0]: Access = 2078, Miss = 1253, Miss_rate = 0.603, Pending_hits = 159, Reservation_fails = 7502
	L1D_cache_core[1]: Access = 1853, Miss = 1197, Miss_rate = 0.646, Pending_hits = 107, Reservation_fails = 8892
	L1D_cache_core[2]: Access = 1886, Miss = 939, Miss_rate = 0.498, Pending_hits = 120, Reservation_fails = 8367
	L1D_cache_core[3]: Access = 1758, Miss = 1124, Miss_rate = 0.639, Pending_hits = 95, Reservation_fails = 8943
	L1D_cache_core[4]: Access = 1950, Miss = 1189, Miss_rate = 0.610, Pending_hits = 138, Reservation_fails = 7528
	L1D_cache_core[5]: Access = 1981, Miss = 1172, Miss_rate = 0.592, Pending_hits = 145, Reservation_fails = 6985
	L1D_cache_core[6]: Access = 2014, Miss = 1153, Miss_rate = 0.572, Pending_hits = 162, Reservation_fails = 7659
	L1D_cache_core[7]: Access = 1902, Miss = 1099, Miss_rate = 0.578, Pending_hits = 146, Reservation_fails = 7145
	L1D_cache_core[8]: Access = 1886, Miss = 1200, Miss_rate = 0.636, Pending_hits = 126, Reservation_fails = 7886
	L1D_cache_core[9]: Access = 2014, Miss = 1268, Miss_rate = 0.630, Pending_hits = 125, Reservation_fails = 7172
	L1D_cache_core[10]: Access = 1950, Miss = 1233, Miss_rate = 0.632, Pending_hits = 127, Reservation_fails = 8104
	L1D_cache_core[11]: Access = 2014, Miss = 1205, Miss_rate = 0.598, Pending_hits = 161, Reservation_fails = 6991
	L1D_cache_core[12]: Access = 1950, Miss = 1182, Miss_rate = 0.606, Pending_hits = 138, Reservation_fails = 7844
	L1D_cache_core[13]: Access = 2142, Miss = 1299, Miss_rate = 0.606, Pending_hits = 167, Reservation_fails = 5651
	L1D_cache_core[14]: Access = 1950, Miss = 1222, Miss_rate = 0.627, Pending_hits = 141, Reservation_fails = 7575
	L1D_total_cache_accesses = 29328
	L1D_total_cache_misses = 17735
	L1D_total_cache_miss_rate = 0.6047
	L1D_total_cache_pending_hits = 2057
	L1D_total_cache_reservation_fails = 114244
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 10383
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107131
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10366
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7113
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 239041
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5048
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5002
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8602, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 
gpgpu_n_tot_thrd_icount = 14840928
gpgpu_n_tot_w_icount = 463779
gpgpu_n_stall_shd_mem = 187615
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17662
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346368
gpgpu_n_store_insn = 122880
gpgpu_n_shmem_insn = 4085715
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 328256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59899
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 127716
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:243613	W0_Idle:1348346	W0_Scoreboard:849878	W1:1131	W2:1059	W3:987	W4:915	W5:843	W6:771	W7:699	W8:627	W9:555	W10:483	W11:411	W12:339	W13:267	W14:195	W15:111	W16:117035	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:337351
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 141296 {8:17662,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 552960 {72:7680,}
traffic_breakdown_coretomem[INST_ACC_R] = 9272 {8:1159,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2402032 {136:17662,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
traffic_breakdown_memtocore[INST_ACC_R] = 157624 {136:1159,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 350 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 169269 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11721 	8998 	3839 	799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12424 	2952 	1813 	2471 	2255 	2433 	2133 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2633 	10445 	4352 	247 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	3538 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	50 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     11496      3783     15248      2103     10488      2075     10676      1886      6340      1361
dram[1]:          0         0    none      none        4764      5489      4240      3996      2092      2342      2192      2001      1836      1689      1367      1332
dram[2]:          0         0    none      none        4726      5484      4490     11378      2348     15791      2212      9311      1848      8707      1342      4972
dram[3]:          0         0    none      none        5634      4784      4363      3821      2181      2245      1970      2171      1736      1678      1353      1376
dram[4]:          0         0    none      none        6016      4615     11153      3520     15251      1898      9634      1985      8500      1731      4733      1342
dram[5]:          0         0    none      none        4811      5693      3800      4035      2312      2268      2189      1992      1713      1832      1369      1343
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       615      1276       862      1233       587      1115       556      1000       311
dram[1]:          0         0         0         0       734       771       677       923       636       657       599       598       544       508       408       305
dram[2]:          0         0         0         0       757       907       613      1417       733      1291       622      1251       585      1038       309       865
dram[3]:          0         0         0         0       871       741       930       663       566       668       673       618       540       530       289       451
dram[4]:          0         0         0         0      1076       763      1372       652      1268       732      1279       580      1152       509       794       326
dram[5]:          0         0         0         0       745       803       611       692       689       654       613       679       557       503       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169270 n_nop=168550 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.008294
n_activity=4662 dram_eff=0.3012
bk0: 14a 169180i bk1: 8a 169238i bk2: 0a 169269i bk3: 0a 169269i bk4: 20a 169217i bk5: 20a 169220i bk6: 64a 169111i bk7: 64a 169036i bk8: 64a 169123i bk9: 64a 169106i bk10: 64a 169126i bk11: 64a 169109i bk12: 64a 169120i bk13: 64a 169101i bk14: 64a 169127i bk15: 64a 169113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000584864
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169270 n_nop=168556 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.008271
n_activity=3961 dram_eff=0.3534
bk0: 12a 169231i bk1: 8a 169241i bk2: 0a 169269i bk3: 0a 169270i bk4: 20a 169219i bk5: 20a 169218i bk6: 64a 169072i bk7: 64a 169056i bk8: 64a 169123i bk9: 64a 169084i bk10: 64a 169113i bk11: 64a 169112i bk12: 64a 169095i bk13: 64a 169064i bk14: 64a 169099i bk15: 64a 169101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00502156
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169270 n_nop=168552 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.008318
n_activity=4629 dram_eff=0.3042
bk0: 12a 169231i bk1: 8a 169240i bk2: 0a 169267i bk3: 0a 169267i bk4: 20a 169214i bk5: 24a 169211i bk6: 64a 169098i bk7: 64a 169118i bk8: 64a 169119i bk9: 64a 169099i bk10: 64a 169124i bk11: 64a 169131i bk12: 64a 169119i bk13: 64a 169110i bk14: 64a 169119i bk15: 64a 169115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000986589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169270 n_nop=168556 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.008271
n_activity=4081 dram_eff=0.3431
bk0: 8a 169237i bk1: 8a 169239i bk2: 0a 169269i bk3: 0a 169274i bk4: 20a 169222i bk5: 24a 169214i bk6: 64a 169084i bk7: 64a 169066i bk8: 64a 169116i bk9: 64a 169114i bk10: 64a 169117i bk11: 64a 169111i bk12: 64a 169112i bk13: 64a 169076i bk14: 64a 169110i bk15: 64a 169079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00640988
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169270 n_nop=168556 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.008271
n_activity=4557 dram_eff=0.3072
bk0: 8a 169239i bk1: 8a 169239i bk2: 0a 169268i bk3: 0a 169270i bk4: 20a 169218i bk5: 24a 169207i bk6: 64a 169115i bk7: 64a 169097i bk8: 64a 169122i bk9: 64a 169090i bk10: 64a 169129i bk11: 64a 169121i bk12: 64a 169125i bk13: 64a 169118i bk14: 64a 169119i bk15: 64a 169109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000957051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169270 n_nop=168556 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.008271
n_activity=4059 dram_eff=0.3449
bk0: 8a 169241i bk1: 8a 169241i bk2: 0a 169269i bk3: 0a 169270i bk4: 20a 169218i bk5: 24a 169209i bk6: 64a 169076i bk7: 64a 169024i bk8: 64a 169114i bk9: 64a 169093i bk10: 64a 169125i bk11: 64a 169106i bk12: 64a 169081i bk13: 64a 169108i bk14: 64a 169090i bk15: 64a 169100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00570095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3533, Miss = 177, Miss_rate = 0.050, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 1717, Miss = 174, Miss_rate = 0.101, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 1814, Miss = 176, Miss_rate = 0.097, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 1746, Miss = 174, Miss_rate = 0.100, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 1810, Miss = 176, Miss_rate = 0.097, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 3529, Miss = 176, Miss_rate = 0.050, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 1775, Miss = 174, Miss_rate = 0.098, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 1804, Miss = 176, Miss_rate = 0.098, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 3437, Miss = 174, Miss_rate = 0.051, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 1795, Miss = 176, Miss_rate = 0.098, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 1722, Miss = 174, Miss_rate = 0.101, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 1834, Miss = 176, Miss_rate = 0.096, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 26516
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0793
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1096
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=101830
icnt_total_pkts_simt_to_mem=41876
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 52937
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 143635
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 5)
Accepted packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 5)
Injected flit rate average = 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00337823 (at node 5)
Accepted flit rate average= 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00779592 (at node 5)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0237 (7 samples)
	minimum = 6 (7 samples)
	maximum = 289.143 (7 samples)
Network latency average = 16.9786 (7 samples)
	minimum = 6 (7 samples)
	maximum = 208.571 (7 samples)
Flit latency average = 11.1231 (7 samples)
	minimum = 6 (7 samples)
	maximum = 207.286 (7 samples)
Fragmentation average = 0.0118696 (7 samples)
	minimum = 0 (7 samples)
	maximum = 71.8571 (7 samples)
Injected packet rate average = 0.0198591 (7 samples)
	minimum = 0.0141164 (7 samples)
	maximum = 0.0352901 (7 samples)
Accepted packet rate average = 0.0198591 (7 samples)
	minimum = 0.0141164 (7 samples)
	maximum = 0.0352901 (7 samples)
Injected flit rate average = 0.0538265 (7 samples)
	minimum = 0.0238706 (7 samples)
	maximum = 0.153868 (7 samples)
Accepted flit rate average = 0.0538265 (7 samples)
	minimum = 0.0311611 (7 samples)
	maximum = 0.0800668 (7 samples)
Injected packet size average = 2.71042 (7 samples)
Accepted packet size average = 2.71042 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 33 sec (153 sec)
gpgpu_simulation_rate = 82949 (inst/sec)
gpgpu_simulation_rate = 1106 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,169270)
GPGPU-Sim uArch: cycles simulated: 170270  inst.: 12700230 (ipc= 9.0) sim_rate=82469 (inst/sec) elapsed = 0:0:02:34 / Tue Jan 29 18:05:26 2019
GPGPU-Sim uArch: cycles simulated: 171770  inst.: 12706774 (ipc= 6.2) sim_rate=81979 (inst/sec) elapsed = 0:0:02:35 / Tue Jan 29 18:05:27 2019
GPGPU-Sim uArch: cycles simulated: 173270  inst.: 12714854 (ipc= 5.9) sim_rate=81505 (inst/sec) elapsed = 0:0:02:36 / Tue Jan 29 18:05:28 2019
GPGPU-Sim uArch: cycles simulated: 174770  inst.: 12722230 (ipc= 5.6) sim_rate=81033 (inst/sec) elapsed = 0:0:02:37 / Tue Jan 29 18:05:29 2019
GPGPU-Sim uArch: cycles simulated: 176270  inst.: 12730310 (ipc= 5.6) sim_rate=80571 (inst/sec) elapsed = 0:0:02:38 / Tue Jan 29 18:05:30 2019
GPGPU-Sim uArch: cycles simulated: 177770  inst.: 12737398 (ipc= 5.4) sim_rate=80109 (inst/sec) elapsed = 0:0:02:39 / Tue Jan 29 18:05:31 2019
GPGPU-Sim uArch: cycles simulated: 178770  inst.: 12743654 (ipc= 5.5) sim_rate=79647 (inst/sec) elapsed = 0:0:02:40 / Tue Jan 29 18:05:32 2019
GPGPU-Sim uArch: cycles simulated: 180270  inst.: 12763974 (ipc= 6.6) sim_rate=79279 (inst/sec) elapsed = 0:0:02:41 / Tue Jan 29 18:05:33 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(3,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 181770  inst.: 12828918 (ipc=11.0) sim_rate=79190 (inst/sec) elapsed = 0:0:02:42 / Tue Jan 29 18:05:34 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(12,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 182770  inst.: 12872134 (ipc=13.4) sim_rate=78970 (inst/sec) elapsed = 0:0:02:43 / Tue Jan 29 18:05:35 2019
GPGPU-Sim uArch: cycles simulated: 184270  inst.: 12936998 (ipc=16.4) sim_rate=78884 (inst/sec) elapsed = 0:0:02:44 / Tue Jan 29 18:05:36 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(2,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 185770  inst.: 13001782 (ipc=18.8) sim_rate=78798 (inst/sec) elapsed = 0:0:02:45 / Tue Jan 29 18:05:37 2019
GPGPU-Sim uArch: cycles simulated: 186770  inst.: 13043510 (ipc=20.1) sim_rate=78575 (inst/sec) elapsed = 0:0:02:46 / Tue Jan 29 18:05:38 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(4,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 188270  inst.: 13102054 (ipc=21.6) sim_rate=78455 (inst/sec) elapsed = 0:0:02:47 / Tue Jan 29 18:05:39 2019
GPGPU-Sim uArch: cycles simulated: 189270  inst.: 13129910 (ipc=21.9) sim_rate=78154 (inst/sec) elapsed = 0:0:02:48 / Tue Jan 29 18:05:40 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(3,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 190770  inst.: 13181734 (ipc=22.8) sim_rate=77998 (inst/sec) elapsed = 0:0:02:49 / Tue Jan 29 18:05:41 2019
GPGPU-Sim uArch: cycles simulated: 192270  inst.: 13234662 (ipc=23.6) sim_rate=77850 (inst/sec) elapsed = 0:0:02:50 / Tue Jan 29 18:05:42 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(2,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 193270  inst.: 13269286 (ipc=24.1) sim_rate=77598 (inst/sec) elapsed = 0:0:02:51 / Tue Jan 29 18:05:43 2019
GPGPU-Sim uArch: cycles simulated: 194770  inst.: 13323814 (ipc=24.8) sim_rate=77464 (inst/sec) elapsed = 0:0:02:52 / Tue Jan 29 18:05:44 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(6,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 196270  inst.: 13376950 (ipc=25.4) sim_rate=77323 (inst/sec) elapsed = 0:0:02:53 / Tue Jan 29 18:05:45 2019
GPGPU-Sim uArch: cycles simulated: 197270  inst.: 13412790 (ipc=25.8) sim_rate=77085 (inst/sec) elapsed = 0:0:02:54 / Tue Jan 29 18:05:46 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 198770  inst.: 13464390 (ipc=26.2) sim_rate=76939 (inst/sec) elapsed = 0:0:02:55 / Tue Jan 29 18:05:47 2019
GPGPU-Sim uArch: cycles simulated: 199770  inst.: 13484246 (ipc=26.0) sim_rate=76615 (inst/sec) elapsed = 0:0:02:56 / Tue Jan 29 18:05:48 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30549,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 200270  inst.: 13490310 (ipc=25.8) sim_rate=76216 (inst/sec) elapsed = 0:0:02:57 / Tue Jan 29 18:05:49 2019
GPGPU-Sim uArch: cycles simulated: 201270  inst.: 13503606 (ipc=25.4) sim_rate=75862 (inst/sec) elapsed = 0:0:02:58 / Tue Jan 29 18:05:50 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32479,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 201770  inst.: 13513462 (ipc=25.3) sim_rate=75494 (inst/sec) elapsed = 0:0:02:59 / Tue Jan 29 18:05:51 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32587,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32601,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32615,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32621,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32630,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32636,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32649,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32655,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32664,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32673,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32678,169270), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 32679
gpu_sim_insn = 822848
gpu_ipc =      25.1797
gpu_tot_sim_cycle = 201949
gpu_tot_sim_insn = 13514086
gpu_tot_ipc =      66.9183
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 39394
gpu_stall_icnt2sh    = 88401
gpu_total_sim_rate=75497

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 273442
	L1I_total_cache_misses = 5463
	L1I_total_cache_miss_rate = 0.0200
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5002
L1D_cache:
	L1D_cache_core[0]: Access = 2157, Miss = 1301, Miss_rate = 0.603, Pending_hits = 159, Reservation_fails = 7502
	L1D_cache_core[1]: Access = 1932, Miss = 1245, Miss_rate = 0.644, Pending_hits = 107, Reservation_fails = 8892
	L1D_cache_core[2]: Access = 1965, Miss = 987, Miss_rate = 0.502, Pending_hits = 120, Reservation_fails = 8367
	L1D_cache_core[3]: Access = 1837, Miss = 1172, Miss_rate = 0.638, Pending_hits = 95, Reservation_fails = 8943
	L1D_cache_core[4]: Access = 1950, Miss = 1189, Miss_rate = 0.610, Pending_hits = 138, Reservation_fails = 7528
	L1D_cache_core[5]: Access = 1981, Miss = 1172, Miss_rate = 0.592, Pending_hits = 145, Reservation_fails = 6985
	L1D_cache_core[6]: Access = 2093, Miss = 1185, Miss_rate = 0.566, Pending_hits = 162, Reservation_fails = 7659
	L1D_cache_core[7]: Access = 1981, Miss = 1147, Miss_rate = 0.579, Pending_hits = 146, Reservation_fails = 7145
	L1D_cache_core[8]: Access = 1965, Miss = 1248, Miss_rate = 0.635, Pending_hits = 126, Reservation_fails = 7886
	L1D_cache_core[9]: Access = 2093, Miss = 1316, Miss_rate = 0.629, Pending_hits = 125, Reservation_fails = 7172
	L1D_cache_core[10]: Access = 2029, Miss = 1281, Miss_rate = 0.631, Pending_hits = 127, Reservation_fails = 8104
	L1D_cache_core[11]: Access = 2093, Miss = 1253, Miss_rate = 0.599, Pending_hits = 161, Reservation_fails = 6991
	L1D_cache_core[12]: Access = 2029, Miss = 1230, Miss_rate = 0.606, Pending_hits = 138, Reservation_fails = 7844
	L1D_cache_core[13]: Access = 2221, Miss = 1347, Miss_rate = 0.606, Pending_hits = 167, Reservation_fails = 5651
	L1D_cache_core[14]: Access = 2029, Miss = 1270, Miss_rate = 0.626, Pending_hits = 141, Reservation_fails = 7575
	L1D_total_cache_accesses = 30355
	L1D_total_cache_misses = 18343
	L1D_total_cache_miss_rate = 0.6043
	L1D_total_cache_pending_hits = 2057
	L1D_total_cache_reservation_fails = 114244
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 10500
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107131
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10483
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7113
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 267979
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5463
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5002
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
12603, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 
gpgpu_n_tot_thrd_icount = 16505344
gpgpu_n_tot_w_icount = 515792
gpgpu_n_stall_shd_mem = 213732
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18270
gpgpu_n_mem_write_global = 8083
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 356352
gpgpu_n_store_insn = 129328
gpgpu_n_shmem_insn = 4268131
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 86016
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 127716
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:243613	W0_Idle:1864576	W0_Scoreboard:1125739	W1:1131	W2:1059	W3:987	W4:915	W5:843	W6:771	W7:699	W8:627	W9:555	W10:483	W11:411	W12:339	W13:267	W14:195	W15:111	W16:168801	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:337598
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 146160 {8:18270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 581976 {72:8083,}
traffic_breakdown_coretomem[INST_ACC_R] = 12592 {8:1574,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2484720 {136:18270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64664 {8:8083,}
traffic_breakdown_memtocore[INST_ACC_R] = 214064 {136:1574,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 342 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 201948 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12732 	8998 	3839 	799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13834 	2968 	1813 	2471 	2255 	2433 	2133 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3241 	10445 	4352 	247 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	3941 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	124 	50 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     11853      3979     15390      2103     10631      2075     10818      1886      6483      1361
dram[1]:          0         0    none      none        4764      5489      4418      4191      2092      2342      2192      2001      1836      1689      1367      1332
dram[2]:          0         0    none      none        4726      5484      4669     11744      2348     15934      2212      9454      1848      8850      1342      5117
dram[3]:          0         0    none      none        5634      4784      4541      3999      2181      2245      1970      2171      1736      1678      1353      1376
dram[4]:          0         0    none      none        6016      4615     11569      3698     15393      1898      9777      1985      8642      1731      4876      1342
dram[5]:          0         0    none      none        4811      5693      3995      4214      2312      2268      2189      1992      1713      1832      1369      1343
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       615      1276       862      1233       587      1115       556      1000       311
dram[1]:          0         0         0         0       734       771       677       923       636       657       599       598       544       508       408       305
dram[2]:          0         0         0         0       757       907       613      1417       733      1291       622      1251       585      1038       309       865
dram[3]:          0         0         0         0       871       741       930       663       566       668       673       618       540       530       289       451
dram[4]:          0         0         0         0      1076       763      1372       652      1268       732      1279       580      1152       509       794       326
dram[5]:          0         0         0         0       745       803       611       692       689       654       613       679       557       503       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201949 n_nop=201229 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.006952
n_activity=4662 dram_eff=0.3012
bk0: 14a 201859i bk1: 8a 201917i bk2: 0a 201948i bk3: 0a 201948i bk4: 20a 201896i bk5: 20a 201899i bk6: 64a 201790i bk7: 64a 201715i bk8: 64a 201802i bk9: 64a 201785i bk10: 64a 201805i bk11: 64a 201788i bk12: 64a 201799i bk13: 64a 201780i bk14: 64a 201806i bk15: 64a 201792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000490223
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201949 n_nop=201235 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006932
n_activity=3961 dram_eff=0.3534
bk0: 12a 201910i bk1: 8a 201920i bk2: 0a 201948i bk3: 0a 201949i bk4: 20a 201898i bk5: 20a 201897i bk6: 64a 201751i bk7: 64a 201735i bk8: 64a 201802i bk9: 64a 201763i bk10: 64a 201792i bk11: 64a 201791i bk12: 64a 201774i bk13: 64a 201743i bk14: 64a 201778i bk15: 64a 201780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00420898
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201949 n_nop=201231 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006972
n_activity=4629 dram_eff=0.3042
bk0: 12a 201910i bk1: 8a 201919i bk2: 0a 201946i bk3: 0a 201946i bk4: 20a 201893i bk5: 24a 201890i bk6: 64a 201777i bk7: 64a 201797i bk8: 64a 201798i bk9: 64a 201778i bk10: 64a 201803i bk11: 64a 201810i bk12: 64a 201798i bk13: 64a 201789i bk14: 64a 201798i bk15: 64a 201794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000826941
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201949 n_nop=201235 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006932
n_activity=4081 dram_eff=0.3431
bk0: 8a 201916i bk1: 8a 201918i bk2: 0a 201948i bk3: 0a 201953i bk4: 20a 201901i bk5: 24a 201893i bk6: 64a 201763i bk7: 64a 201745i bk8: 64a 201795i bk9: 64a 201793i bk10: 64a 201796i bk11: 64a 201790i bk12: 64a 201791i bk13: 64a 201755i bk14: 64a 201789i bk15: 64a 201758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00537264
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201949 n_nop=201235 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006932
n_activity=4557 dram_eff=0.3072
bk0: 8a 201918i bk1: 8a 201918i bk2: 0a 201947i bk3: 0a 201949i bk4: 20a 201897i bk5: 24a 201886i bk6: 64a 201794i bk7: 64a 201776i bk8: 64a 201801i bk9: 64a 201769i bk10: 64a 201808i bk11: 64a 201800i bk12: 64a 201804i bk13: 64a 201797i bk14: 64a 201798i bk15: 64a 201788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000802183
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201949 n_nop=201235 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006932
n_activity=4059 dram_eff=0.3449
bk0: 8a 201920i bk1: 8a 201920i bk2: 0a 201948i bk3: 0a 201949i bk4: 20a 201897i bk5: 24a 201888i bk6: 64a 201755i bk7: 64a 201703i bk8: 64a 201793i bk9: 64a 201772i bk10: 64a 201804i bk11: 64a 201785i bk12: 64a 201760i bk13: 64a 201787i bk14: 64a 201769i bk15: 64a 201779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00477843

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3767, Miss = 177, Miss_rate = 0.047, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 1787, Miss = 174, Miss_rate = 0.097, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 1880, Miss = 176, Miss_rate = 0.094, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 1816, Miss = 174, Miss_rate = 0.096, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 1876, Miss = 176, Miss_rate = 0.094, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 3790, Miss = 176, Miss_rate = 0.046, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 1841, Miss = 174, Miss_rate = 0.095, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 1896, Miss = 176, Miss_rate = 0.093, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 3684, Miss = 174, Miss_rate = 0.047, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 1887, Miss = 176, Miss_rate = 0.093, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 1792, Miss = 174, Miss_rate = 0.097, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 1926, Miss = 176, Miss_rate = 0.091, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 27942
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0753
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8083
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1511
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=107348
icnt_total_pkts_simt_to_mem=44108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.04067
	minimum = 6
	maximum = 28
Network latency average = 7.98282
	minimum = 6
	maximum = 28
Slowest packet = 53035
Flit latency average = 6.27277
	minimum = 6
	maximum = 28
Slowest flit = 143709
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00323234
	minimum = 0 (at node 4)
	maximum = 0.00798678 (at node 20)
Accepted packet rate average = 0.00323234
	minimum = 0 (at node 4)
	maximum = 0.00798678 (at node 20)
Injected flit rate average = 0.00878353
	minimum = 0 (at node 4)
	maximum = 0.0307537 (at node 20)
Accepted flit rate average= 0.00878353
	minimum = 0 (at node 4)
	maximum = 0.0131889 (at node 0)
Injected packet length average = 2.71739
Accepted packet length average = 2.71739
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0259 (8 samples)
	minimum = 6 (8 samples)
	maximum = 256.5 (8 samples)
Network latency average = 15.8541 (8 samples)
	minimum = 6 (8 samples)
	maximum = 186 (8 samples)
Flit latency average = 10.5168 (8 samples)
	minimum = 6 (8 samples)
	maximum = 184.875 (8 samples)
Fragmentation average = 0.0103859 (8 samples)
	minimum = 0 (8 samples)
	maximum = 62.875 (8 samples)
Injected packet rate average = 0.0177808 (8 samples)
	minimum = 0.0123518 (8 samples)
	maximum = 0.0318772 (8 samples)
Accepted packet rate average = 0.0177808 (8 samples)
	minimum = 0.0123518 (8 samples)
	maximum = 0.0318772 (8 samples)
Injected flit rate average = 0.0481961 (8 samples)
	minimum = 0.0208867 (8 samples)
	maximum = 0.138479 (8 samples)
Accepted flit rate average = 0.0481961 (8 samples)
	minimum = 0.0272659 (8 samples)
	maximum = 0.071707 (8 samples)
Injected packet size average = 2.71058 (8 samples)
Accepted packet size average = 2.71058 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 59 sec (179 sec)
gpgpu_simulation_rate = 75497 (inst/sec)
gpgpu_simulation_rate = 1128 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,201949)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,201949)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,201949)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,201949)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,201949)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,201949)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,201949)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(9,0,0) tid=(11,9,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(10,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(4,4,0) tid=(11,11,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(6,2,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 202449  inst.: 13891110 (ipc=754.0) sim_rate=76324 (inst/sec) elapsed = 0:0:03:02 / Tue Jan 29 18:05:54 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(5,4,0) tid=(11,15,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(11,3,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 202949  inst.: 14135078 (ipc=621.0) sim_rate=76821 (inst/sec) elapsed = 0:0:03:04 / Tue Jan 29 18:05:56 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(10,1,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 203449  inst.: 14216870 (ipc=468.5) sim_rate=76434 (inst/sec) elapsed = 0:0:03:06 / Tue Jan 29 18:05:58 2019
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(6,5,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 203949  inst.: 14285734 (ipc=385.8) sim_rate=75987 (inst/sec) elapsed = 0:0:03:08 / Tue Jan 29 18:06:00 2019
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(4,2,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 204449  inst.: 14345478 (ipc=332.6) sim_rate=75502 (inst/sec) elapsed = 0:0:03:10 / Tue Jan 29 18:06:02 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2973,201949), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2974,201949)
GPGPU-Sim uArch: cycles simulated: 204949  inst.: 14409542 (ipc=298.5) sim_rate=75442 (inst/sec) elapsed = 0:0:03:11 / Tue Jan 29 18:06:03 2019
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(11,5,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3314,201949), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3315,201949)
GPGPU-Sim uArch: cycles simulated: 205449  inst.: 14513958 (ipc=285.7) sim_rate=75201 (inst/sec) elapsed = 0:0:03:13 / Tue Jan 29 18:06:05 2019
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(3,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(5,0,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 205949  inst.: 14678118 (ipc=291.0) sim_rate=74888 (inst/sec) elapsed = 0:0:03:16 / Tue Jan 29 18:06:08 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(3,0,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4317,201949), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4318,201949)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(10,2,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 206449  inst.: 14942950 (ipc=317.5) sim_rate=74714 (inst/sec) elapsed = 0:0:03:20 / Tue Jan 29 18:06:12 2019
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(8,3,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4623,201949), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4624,201949)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(4,1,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4767,201949), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4768,201949)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4818,201949), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4819,201949)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,4,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4886,201949), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4887,201949)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4906,201949), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4907,201949)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4914,201949), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4915,201949)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4930,201949), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4931,201949)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4965,201949), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4966,201949)
GPGPU-Sim uArch: cycles simulated: 206949  inst.: 15220134 (ipc=341.2) sim_rate=74976 (inst/sec) elapsed = 0:0:03:23 / Tue Jan 29 18:06:15 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5005,201949), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5006,201949)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5044,201949), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5045,201949)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(11,3,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5092,201949), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5093,201949)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5098,201949), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5099,201949)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5185,201949), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5186,201949)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5204,201949), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5205,201949)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,8,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5258,201949), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5259,201949)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5278,201949), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5279,201949)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5330,201949), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5331,201949)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5346,201949), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5347,201949)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5354,201949), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5355,201949)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(12,2,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5498,201949), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5499,201949)
GPGPU-Sim uArch: cycles simulated: 207449  inst.: 15508262 (ipc=362.6) sim_rate=75650 (inst/sec) elapsed = 0:0:03:25 / Tue Jan 29 18:06:17 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5513,201949), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5514,201949)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5514,201949), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5515,201949)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5519,201949), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5520,201949)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(6,7,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5605,201949), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5606,201949)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5617,201949), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5618,201949)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5660,201949), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5661,201949)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5670,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5670,201949), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5671,201949)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5671,201949)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(9,7,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5866,201949), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5867,201949)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,5,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5947,201949), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5948,201949)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5949,201949), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5950,201949)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5987,201949), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5988,201949)
GPGPU-Sim uArch: cycles simulated: 207949  inst.: 15778342 (ipc=377.4) sim_rate=76223 (inst/sec) elapsed = 0:0:03:27 / Tue Jan 29 18:06:19 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6009,201949), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6010,201949)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6025,201949), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6026,201949)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6067,201949), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6068,201949)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6070,201949), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6071,201949)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(9,6,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6113,201949), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6114,201949)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6198,201949), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6199,201949)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6204,201949), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6205,201949)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6214,201949), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6215,201949)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6223,201949), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6224,201949)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6244,201949), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6245,201949)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6252,201949), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6253,201949)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6254,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6254,201949), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6255,201949)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6255,201949)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1,6,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6264,201949), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6265,201949)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6277,201949), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6278,201949)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6320,201949), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6321,201949)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6331,201949), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6332,201949)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6346,201949), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6347,201949)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6360,201949), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6361,201949)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6380,201949), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6381,201949)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6392,201949), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6393,201949)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,6,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6420,201949), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6421,201949)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6426,201949), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6427,201949)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6454,201949), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6455,201949)
GPGPU-Sim uArch: cycles simulated: 208449  inst.: 16113958 (ipc=400.0) sim_rate=76733 (inst/sec) elapsed = 0:0:03:30 / Tue Jan 29 18:06:22 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6501,201949), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6502,201949)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(5,5,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6559,201949), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6560,201949)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6585,201949), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6586,201949)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6586,201949), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6587,201949)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6599,201949), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6600,201949)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6607,201949), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6608,201949)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6653,201949), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6654,201949)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(12,9,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6744,201949), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6745,201949)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6748,201949), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6749,201949)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6767,201949), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6768,201949)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(2,10,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6861,201949), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6862,201949)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6890,201949), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6891,201949)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6918,201949), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6919,201949)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6929,201949), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6930,201949)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(2,10,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6989,201949), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6990,201949)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6996,201949), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6997,201949)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6998,201949), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6999,201949)
GPGPU-Sim uArch: cycles simulated: 208949  inst.: 16451718 (ipc=419.7) sim_rate=77238 (inst/sec) elapsed = 0:0:03:33 / Tue Jan 29 18:06:25 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7018,201949), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(7019,201949)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7036,201949), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7037,201949)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7100,201949), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7101,201949)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(7,6,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7136,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7185,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7234,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7257,201949), 5 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(2,8,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7314,201949), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7411,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7414,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7468,201949), 4 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(4,8,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 209449  inst.: 16747686 (ipc=431.1) sim_rate=77178 (inst/sec) elapsed = 0:0:03:37 / Tue Jan 29 18:06:29 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7582,201949), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7622,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7626,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7627,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7632,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7706,201949), 4 CTAs running
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(7,8,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7748,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7887,201949), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7901,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7901,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7925,201949), 4 CTAs running
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(5,8,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7978,201949), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 209949  inst.: 16980742 (ipc=433.3) sim_rate=76835 (inst/sec) elapsed = 0:0:03:41 / Tue Jan 29 18:06:33 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8115,201949), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8115,201949), 4 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(4,9,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8144,201949), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8181,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8209,201949), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8236,201949), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8238,201949), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8278,201949), 4 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(10,9,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8352,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8460,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8468,201949), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8472,201949), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8474,201949), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 210449  inst.: 17236230 (ipc=437.9) sim_rate=77292 (inst/sec) elapsed = 0:0:03:43 / Tue Jan 29 18:06:35 2019
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,10,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8564,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8587,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8677,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8680,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8686,201949), 3 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(7,10,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8710,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8717,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8766,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8794,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8802,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8831,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8863,201949), 2 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(8,10,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8892,201949), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 210949  inst.: 17517990 (ipc=444.9) sim_rate=77857 (inst/sec) elapsed = 0:0:03:45 / Tue Jan 29 18:06:37 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9017,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9028,201949), 2 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(8,12,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9086,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9141,201949), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9162,201949), 2 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(8,12,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9248,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9260,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9277,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9304,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9365,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9394,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9413,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9427,201949), 2 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(12,11,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9459,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9462,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9489,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9499,201949), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 211449  inst.: 17764774 (ipc=447.4) sim_rate=77915 (inst/sec) elapsed = 0:0:03:48 / Tue Jan 29 18:06:40 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9548,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9601,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9652,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9665,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9668,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9685,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9717,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9746,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9754,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9756,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9764,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9810,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9872,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9874,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9876,201949), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9900,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9916,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9919,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9952,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9966,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9966,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 211949  inst.: 17839558 (ipc=432.5) sim_rate=77902 (inst/sec) elapsed = 0:0:03:49 / Tue Jan 29 18:06:41 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10066,201949), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10118,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10166,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10179,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10184,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10279,201949), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 11.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 10280
gpu_sim_insn = 4326400
gpu_ipc =     420.8560
gpu_tot_sim_cycle = 212229
gpu_tot_sim_insn = 17840486
gpu_tot_ipc =      84.0624
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56184
gpu_stall_icnt2sh    = 129303
gpu_total_sim_rate=77906

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 342618
	L1I_total_cache_misses = 7039
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5502
L1D_cache:
	L1D_cache_core[0]: Access = 2925, Miss = 1778, Miss_rate = 0.608, Pending_hits = 185, Reservation_fails = 10022
	L1D_cache_core[1]: Access = 2700, Miss = 1754, Miss_rate = 0.650, Pending_hits = 134, Reservation_fails = 11838
	L1D_cache_core[2]: Access = 2733, Miss = 1495, Miss_rate = 0.547, Pending_hits = 139, Reservation_fails = 10764
	L1D_cache_core[3]: Access = 2605, Miss = 1699, Miss_rate = 0.652, Pending_hits = 106, Reservation_fails = 11514
	L1D_cache_core[4]: Access = 2846, Miss = 1781, Miss_rate = 0.626, Pending_hits = 140, Reservation_fails = 9876
	L1D_cache_core[5]: Access = 2621, Miss = 1634, Miss_rate = 0.623, Pending_hits = 161, Reservation_fails = 10606
	L1D_cache_core[6]: Access = 2733, Miss = 1647, Miss_rate = 0.603, Pending_hits = 178, Reservation_fails = 10936
	L1D_cache_core[7]: Access = 2621, Miss = 1569, Miss_rate = 0.599, Pending_hits = 154, Reservation_fails = 10720
	L1D_cache_core[8]: Access = 2669, Miss = 1759, Miss_rate = 0.659, Pending_hits = 128, Reservation_fails = 11284
	L1D_cache_core[9]: Access = 2797, Miss = 1794, Miss_rate = 0.641, Pending_hits = 133, Reservation_fails = 10554
	L1D_cache_core[10]: Access = 2797, Miss = 1739, Miss_rate = 0.622, Pending_hits = 140, Reservation_fails = 10789
	L1D_cache_core[11]: Access = 2733, Miss = 1659, Miss_rate = 0.607, Pending_hits = 188, Reservation_fails = 11066
	L1D_cache_core[12]: Access = 2733, Miss = 1729, Miss_rate = 0.633, Pending_hits = 149, Reservation_fails = 11085
	L1D_cache_core[13]: Access = 2989, Miss = 1795, Miss_rate = 0.601, Pending_hits = 187, Reservation_fails = 8019
	L1D_cache_core[14]: Access = 2669, Miss = 1715, Miss_rate = 0.643, Pending_hits = 171, Reservation_fails = 11083
	L1D_total_cache_accesses = 41171
	L1D_total_cache_misses = 25547
	L1D_total_cache_miss_rate = 0.6205
	L1D_total_cache_pending_hits = 2293
	L1D_total_cache_reservation_fails = 160156
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 14556
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 150740
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14539
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 335579
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7039
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5502
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
12803, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 
gpgpu_n_tot_thrd_icount = 20831744
gpgpu_n_tot_w_icount = 650992
gpgpu_n_stall_shd_mem = 265052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25433
gpgpu_n_mem_write_global = 10787
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486144
gpgpu_n_store_insn = 172592
gpgpu_n_shmem_insn = 5739107
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 86016
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 179036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:344919	W0_Idle:1880273	W0_Scoreboard:1172678	W1:1131	W2:1059	W3:987	W4:915	W5:843	W6:771	W7:699	W8:627	W9:555	W10:483	W11:411	W12:339	W13:267	W14:195	W15:111	W16:168801	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:472798
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 203464 {8:25433,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 776664 {72:10787,}
traffic_breakdown_coretomem[INST_ACC_R] = 13272 {8:1659,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3458888 {136:25433,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86296 {8:10787,}
traffic_breakdown_memtocore[INST_ACC_R] = 225624 {136:1659,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 337 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 212228 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17659 	12585 	5035 	956 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18053 	4379 	2595 	3468 	3449 	3212 	2693 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3875 	14628 	6508 	437 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6645 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	134 	57 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13205      7729     20183      3267     15381      3203     12100      2612      8462      1963
dram[1]:          0         0    none      none        4764      5489      6924      7495      3163      3676      3048      3267      2567      2353      1972      1947
dram[2]:          0         0    none      none        4726      5484      7658     13501      3677     21053      3409     14545      2561     10133      1944      6767
dram[3]:          0         0    none      none        5634      4784      6845      6794      3300      3272      2903      3117      2386      2456      1970      1968
dram[4]:          0         0    none      none        6016      4615     12977      6376     19547      2981     14010      2921     10064      2402      6763      1941
dram[5]:          0         0    none      none        4811      5693      7668      6677      3399      3348      3178      2970      2585      2470      1970      1960
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1276       862      1233       587      1115       556      1000       311
dram[1]:          0         0         0         0       734       771       935       923       636       657       599       598       544       508       408       305
dram[2]:          0         0         0         0       757       907       843      1417       733      1330       622      1327       585      1038       309       865
dram[3]:          0         0         0         0       871       741       930       909       566       668       673       618       540       530       289       451
dram[4]:          0         0         0         0      1076       763      1372       760      1268       732      1279       580      1152       509       794       326
dram[5]:          0         0         0         0       745       803       891       858       689       654       613       679       557       503       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212229 n_nop=211509 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.006615
n_activity=4662 dram_eff=0.3012
bk0: 14a 212139i bk1: 8a 212197i bk2: 0a 212228i bk3: 0a 212228i bk4: 20a 212176i bk5: 20a 212179i bk6: 64a 212070i bk7: 64a 211995i bk8: 64a 212082i bk9: 64a 212065i bk10: 64a 212085i bk11: 64a 212068i bk12: 64a 212079i bk13: 64a 212060i bk14: 64a 212086i bk15: 64a 212072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000466477
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212229 n_nop=211515 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006597
n_activity=3961 dram_eff=0.3534
bk0: 12a 212190i bk1: 8a 212200i bk2: 0a 212228i bk3: 0a 212229i bk4: 20a 212178i bk5: 20a 212177i bk6: 64a 212031i bk7: 64a 212015i bk8: 64a 212082i bk9: 64a 212043i bk10: 64a 212072i bk11: 64a 212071i bk12: 64a 212054i bk13: 64a 212023i bk14: 64a 212058i bk15: 64a 212060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00400511
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212229 n_nop=211511 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006634
n_activity=4629 dram_eff=0.3042
bk0: 12a 212190i bk1: 8a 212199i bk2: 0a 212226i bk3: 0a 212226i bk4: 20a 212173i bk5: 24a 212170i bk6: 64a 212057i bk7: 64a 212077i bk8: 64a 212078i bk9: 64a 212058i bk10: 64a 212083i bk11: 64a 212090i bk12: 64a 212078i bk13: 64a 212069i bk14: 64a 212078i bk15: 64a 212074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000786886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212229 n_nop=211515 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006597
n_activity=4081 dram_eff=0.3431
bk0: 8a 212196i bk1: 8a 212198i bk2: 0a 212228i bk3: 0a 212233i bk4: 20a 212181i bk5: 24a 212173i bk6: 64a 212043i bk7: 64a 212025i bk8: 64a 212075i bk9: 64a 212073i bk10: 64a 212076i bk11: 64a 212070i bk12: 64a 212071i bk13: 64a 212035i bk14: 64a 212069i bk15: 64a 212038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0051124
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212229 n_nop=211515 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006597
n_activity=4557 dram_eff=0.3072
bk0: 8a 212198i bk1: 8a 212198i bk2: 0a 212227i bk3: 0a 212229i bk4: 20a 212177i bk5: 24a 212166i bk6: 64a 212074i bk7: 64a 212056i bk8: 64a 212081i bk9: 64a 212049i bk10: 64a 212088i bk11: 64a 212080i bk12: 64a 212084i bk13: 64a 212077i bk14: 64a 212078i bk15: 64a 212068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000763326
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212229 n_nop=211515 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006597
n_activity=4059 dram_eff=0.3449
bk0: 8a 212200i bk1: 8a 212200i bk2: 0a 212228i bk3: 0a 212229i bk4: 20a 212177i bk5: 24a 212168i bk6: 64a 212035i bk7: 64a 211983i bk8: 64a 212073i bk9: 64a 212052i bk10: 64a 212084i bk11: 64a 212065i bk12: 64a 212040i bk13: 64a 212067i bk14: 64a 212049i bk15: 64a 212059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00454698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4671, Miss = 177, Miss_rate = 0.038, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 2624, Miss = 174, Miss_rate = 0.066, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 2692, Miss = 176, Miss_rate = 0.065, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 2642, Miss = 174, Miss_rate = 0.066, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 2695, Miss = 176, Miss_rate = 0.065, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 4682, Miss = 176, Miss_rate = 0.038, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 2622, Miss = 174, Miss_rate = 0.066, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 2685, Miss = 176, Miss_rate = 0.066, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 4563, Miss = 174, Miss_rate = 0.038, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 2684, Miss = 176, Miss_rate = 0.066, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 2620, Miss = 174, Miss_rate = 0.066, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 2714, Miss = 176, Miss_rate = 0.065, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 37894
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10787
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1596
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=146292
icnt_total_pkts_simt_to_mem=59468
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.6052
	minimum = 6
	maximum = 876
Network latency average = 33.8591
	minimum = 6
	maximum = 717
Slowest packet = 58476
Flit latency average = 21.4018
	minimum = 6
	maximum = 717
Slowest flit = 162691
Fragmentation average = 0.046674
	minimum = 0
	maximum = 296
Injected packet rate average = 0.0717106
	minimum = 0.0552529 (at node 11)
	maximum = 0.0879377 (at node 15)
Accepted packet rate average = 0.0717106
	minimum = 0.0552529 (at node 11)
	maximum = 0.0879377 (at node 15)
Injected flit rate average = 0.195648
	minimum = 0.0863813 (at node 11)
	maximum = 0.41284 (at node 15)
Accepted flit rate average= 0.195648
	minimum = 0.09893 (at node 23)
	maximum = 0.308755 (at node 4)
Injected packet length average = 2.7283
Accepted packet length average = 2.7283
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.3125 (9 samples)
	minimum = 6 (9 samples)
	maximum = 325.333 (9 samples)
Network latency average = 17.8547 (9 samples)
	minimum = 6 (9 samples)
	maximum = 245 (9 samples)
Flit latency average = 11.7263 (9 samples)
	minimum = 6 (9 samples)
	maximum = 244 (9 samples)
Fragmentation average = 0.0144179 (9 samples)
	minimum = 0 (9 samples)
	maximum = 88.7778 (9 samples)
Injected packet rate average = 0.023773 (9 samples)
	minimum = 0.0171186 (9 samples)
	maximum = 0.0381061 (9 samples)
Accepted packet rate average = 0.023773 (9 samples)
	minimum = 0.0171186 (9 samples)
	maximum = 0.0381061 (9 samples)
Injected flit rate average = 0.0645796 (9 samples)
	minimum = 0.0281639 (9 samples)
	maximum = 0.168964 (9 samples)
Accepted flit rate average = 0.0645796 (9 samples)
	minimum = 0.0352286 (9 samples)
	maximum = 0.0980457 (9 samples)
Injected packet size average = 2.71652 (9 samples)
Accepted packet size average = 2.71652 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 49 sec (229 sec)
gpgpu_simulation_rate = 77906 (inst/sec)
gpgpu_simulation_rate = 926 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,212229)
GPGPU-Sim uArch: cycles simulated: 214729  inst.: 17841510 (ipc= 0.4) sim_rate=77571 (inst/sec) elapsed = 0:0:03:50 / Tue Jan 29 18:06:42 2019
GPGPU-Sim uArch: cycles simulated: 216729  inst.: 17842489 (ipc= 0.4) sim_rate=77240 (inst/sec) elapsed = 0:0:03:51 / Tue Jan 29 18:06:43 2019
GPGPU-Sim uArch: cycles simulated: 220729  inst.: 17851655 (ipc= 1.3) sim_rate=76946 (inst/sec) elapsed = 0:0:03:52 / Tue Jan 29 18:06:44 2019
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 224229  inst.: 17857466 (ipc= 1.4) sim_rate=76641 (inst/sec) elapsed = 0:0:03:53 / Tue Jan 29 18:06:45 2019
GPGPU-Sim uArch: cycles simulated: 226229  inst.: 17859859 (ipc= 1.4) sim_rate=76324 (inst/sec) elapsed = 0:0:03:54 / Tue Jan 29 18:06:46 2019
GPGPU-Sim uArch: cycles simulated: 228729  inst.: 17862419 (ipc= 1.3) sim_rate=76010 (inst/sec) elapsed = 0:0:03:55 / Tue Jan 29 18:06:47 2019
GPGPU-Sim uArch: cycles simulated: 230729  inst.: 17863774 (ipc= 1.3) sim_rate=75693 (inst/sec) elapsed = 0:0:03:56 / Tue Jan 29 18:06:48 2019
GPGPU-Sim uArch: cycles simulated: 234229  inst.: 17865528 (ipc= 1.1) sim_rate=75381 (inst/sec) elapsed = 0:0:03:57 / Tue Jan 29 18:06:49 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23087,212229), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 13.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 23088
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 235317
gpu_tot_sim_insn = 17866504
gpu_tot_ipc =      75.9253
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56184
gpu_stall_icnt2sh    = 129303
gpu_total_sim_rate=75386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344664
	L1I_total_cache_misses = 7056
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5502
L1D_cache:
	L1D_cache_core[0]: Access = 2925, Miss = 1778, Miss_rate = 0.608, Pending_hits = 185, Reservation_fails = 10022
	L1D_cache_core[1]: Access = 2700, Miss = 1754, Miss_rate = 0.650, Pending_hits = 134, Reservation_fails = 11838
	L1D_cache_core[2]: Access = 2733, Miss = 1495, Miss_rate = 0.547, Pending_hits = 139, Reservation_fails = 10764
	L1D_cache_core[3]: Access = 2605, Miss = 1699, Miss_rate = 0.652, Pending_hits = 106, Reservation_fails = 11514
	L1D_cache_core[4]: Access = 2846, Miss = 1781, Miss_rate = 0.626, Pending_hits = 140, Reservation_fails = 9876
	L1D_cache_core[5]: Access = 2621, Miss = 1634, Miss_rate = 0.623, Pending_hits = 161, Reservation_fails = 10606
	L1D_cache_core[6]: Access = 2733, Miss = 1647, Miss_rate = 0.603, Pending_hits = 178, Reservation_fails = 10936
	L1D_cache_core[7]: Access = 2621, Miss = 1569, Miss_rate = 0.599, Pending_hits = 154, Reservation_fails = 10720
	L1D_cache_core[8]: Access = 2669, Miss = 1759, Miss_rate = 0.659, Pending_hits = 128, Reservation_fails = 11284
	L1D_cache_core[9]: Access = 2797, Miss = 1794, Miss_rate = 0.641, Pending_hits = 133, Reservation_fails = 10554
	L1D_cache_core[10]: Access = 2797, Miss = 1739, Miss_rate = 0.622, Pending_hits = 140, Reservation_fails = 10789
	L1D_cache_core[11]: Access = 2733, Miss = 1659, Miss_rate = 0.607, Pending_hits = 188, Reservation_fails = 11066
	L1D_cache_core[12]: Access = 2733, Miss = 1729, Miss_rate = 0.633, Pending_hits = 149, Reservation_fails = 11085
	L1D_cache_core[13]: Access = 3020, Miss = 1811, Miss_rate = 0.600, Pending_hits = 187, Reservation_fails = 8019
	L1D_cache_core[14]: Access = 2669, Miss = 1715, Miss_rate = 0.643, Pending_hits = 171, Reservation_fails = 11083
	L1D_total_cache_accesses = 41202
	L1D_total_cache_misses = 25563
	L1D_total_cache_miss_rate = 0.6204
	L1D_total_cache_pending_hits = 2293
	L1D_total_cache_reservation_fails = 160156
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 14562
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 150740
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 337608
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7056
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5502
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
12803, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 
gpgpu_n_tot_thrd_icount = 20948544
gpgpu_n_tot_w_icount = 654642
gpgpu_n_stall_shd_mem = 265598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25449
gpgpu_n_mem_write_global = 10802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486400
gpgpu_n_store_insn = 172832
gpgpu_n_shmem_insn = 5743908
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 86562
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 179036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:344919	W0_Idle:1908208	W0_Scoreboard:1187297	W1:1508	W2:1412	W3:1316	W4:1220	W5:1124	W6:1028	W7:932	W8:836	W9:740	W10:644	W11:548	W12:452	W13:356	W14:260	W15:148	W16:169320	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:472798
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 203592 {8:25449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 777744 {72:10802,}
traffic_breakdown_coretomem[INST_ACC_R] = 13408 {8:1676,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3461064 {136:25449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86416 {8:10802,}
traffic_breakdown_memtocore[INST_ACC_R] = 227936 {136:1676,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 337 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 235316 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17690 	12585 	5035 	956 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18101 	4379 	2595 	3468 	3449 	3212 	2693 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3891 	14628 	6508 	437 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	146 	57 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13250      7729     20183      3267     15381      3203     12100      2612      8462      1963
dram[1]:          0         0    none      none        4764      5489      6924      7495      3163      3676      3048      3267      2567      2353      1972      1947
dram[2]:          0         0    none      none        4726      5484      7658     13550      3677     21053      3409     14545      2561     10133      1944      6767
dram[3]:          0         0    none      none        5634      4784      6845      6794      3300      3272      2903      3117      2386      2456      1970      1968
dram[4]:          0         0    none      none        6016      4615     13022      6376     19547      2981     14010      2921     10064      2402      6763      1941
dram[5]:          0         0    none      none        4811      5693      7668      6677      3399      3348      3178      2970      2585      2470      1970      1960
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1276       862      1233       587      1115       556      1000       311
dram[1]:          0         0         0         0       734       771       935       923       636       657       599       598       544       508       408       305
dram[2]:          0         0         0         0       757       907       843      1417       733      1330       622      1327       585      1038       309       865
dram[3]:          0         0         0         0       871       741       930       909       566       668       673       618       540       530       289       451
dram[4]:          0         0         0         0      1076       763      1372       760      1268       732      1279       580      1152       509       794       326
dram[5]:          0         0         0         0       745       803       891       858       689       654       613       679       557       503       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235317 n_nop=234597 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.005966
n_activity=4662 dram_eff=0.3012
bk0: 14a 235227i bk1: 8a 235285i bk2: 0a 235316i bk3: 0a 235316i bk4: 20a 235264i bk5: 20a 235267i bk6: 64a 235158i bk7: 64a 235083i bk8: 64a 235170i bk9: 64a 235153i bk10: 64a 235173i bk11: 64a 235156i bk12: 64a 235167i bk13: 64a 235148i bk14: 64a 235174i bk15: 64a 235160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000420709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235317 n_nop=234603 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005949
n_activity=3961 dram_eff=0.3534
bk0: 12a 235278i bk1: 8a 235288i bk2: 0a 235316i bk3: 0a 235317i bk4: 20a 235266i bk5: 20a 235265i bk6: 64a 235119i bk7: 64a 235103i bk8: 64a 235170i bk9: 64a 235131i bk10: 64a 235160i bk11: 64a 235159i bk12: 64a 235142i bk13: 64a 235111i bk14: 64a 235146i bk15: 64a 235148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00361215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235317 n_nop=234599 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005983
n_activity=4629 dram_eff=0.3042
bk0: 12a 235278i bk1: 8a 235287i bk2: 0a 235314i bk3: 0a 235314i bk4: 20a 235261i bk5: 24a 235258i bk6: 64a 235145i bk7: 64a 235165i bk8: 64a 235166i bk9: 64a 235146i bk10: 64a 235171i bk11: 64a 235178i bk12: 64a 235166i bk13: 64a 235157i bk14: 64a 235166i bk15: 64a 235162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000709681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235317 n_nop=234603 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005949
n_activity=4081 dram_eff=0.3431
bk0: 8a 235284i bk1: 8a 235286i bk2: 0a 235316i bk3: 0a 235321i bk4: 20a 235269i bk5: 24a 235261i bk6: 64a 235131i bk7: 64a 235113i bk8: 64a 235163i bk9: 64a 235161i bk10: 64a 235164i bk11: 64a 235158i bk12: 64a 235159i bk13: 64a 235123i bk14: 64a 235157i bk15: 64a 235126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0046108
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235317 n_nop=234603 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005949
n_activity=4557 dram_eff=0.3072
bk0: 8a 235286i bk1: 8a 235286i bk2: 0a 235315i bk3: 0a 235317i bk4: 20a 235265i bk5: 24a 235254i bk6: 64a 235162i bk7: 64a 235144i bk8: 64a 235169i bk9: 64a 235137i bk10: 64a 235176i bk11: 64a 235168i bk12: 64a 235172i bk13: 64a 235165i bk14: 64a 235166i bk15: 64a 235156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000688433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235317 n_nop=234603 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005949
n_activity=4059 dram_eff=0.3449
bk0: 8a 235288i bk1: 8a 235288i bk2: 0a 235316i bk3: 0a 235317i bk4: 20a 235265i bk5: 24a 235256i bk6: 64a 235123i bk7: 64a 235071i bk8: 64a 235161i bk9: 64a 235140i bk10: 64a 235172i bk11: 64a 235153i bk12: 64a 235128i bk13: 64a 235155i bk14: 64a 235137i bk15: 64a 235147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00410085

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4683, Miss = 177, Miss_rate = 0.038, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 2626, Miss = 174, Miss_rate = 0.066, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 2694, Miss = 176, Miss_rate = 0.065, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 2644, Miss = 174, Miss_rate = 0.066, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 2697, Miss = 176, Miss_rate = 0.065, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 4694, Miss = 176, Miss_rate = 0.037, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 2624, Miss = 174, Miss_rate = 0.066, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 2685, Miss = 176, Miss_rate = 0.066, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 4575, Miss = 174, Miss_rate = 0.038, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 2684, Miss = 176, Miss_rate = 0.066, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 2622, Miss = 174, Miss_rate = 0.066, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 2714, Miss = 176, Miss_rate = 0.065, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 37942
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10802
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1613
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=146472
icnt_total_pkts_simt_to_mem=59546
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 75789
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 205947
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154
	minimum = 0 (at node 0)
	maximum = 0.002079 (at node 13)
Accepted packet rate average = 0.000154
	minimum = 0 (at node 0)
	maximum = 0.002079 (at node 13)
Injected flit rate average = 0.000413875
	minimum = 0 (at node 0)
	maximum = 0.00337838 (at node 13)
Accepted flit rate average= 0.000413875
	minimum = 0 (at node 0)
	maximum = 0.00779626 (at node 13)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.551 (10 samples)
	minimum = 6 (10 samples)
	maximum = 293.8 (10 samples)
Network latency average = 16.839 (10 samples)
	minimum = 6 (10 samples)
	maximum = 221.5 (10 samples)
Flit latency average = 11.154 (10 samples)
	minimum = 6 (10 samples)
	maximum = 220.3 (10 samples)
Fragmentation average = 0.0129762 (10 samples)
	minimum = 0 (10 samples)
	maximum = 79.9 (10 samples)
Injected packet rate average = 0.0214111 (10 samples)
	minimum = 0.0154068 (10 samples)
	maximum = 0.0345034 (10 samples)
Accepted packet rate average = 0.0214111 (10 samples)
	minimum = 0.0154068 (10 samples)
	maximum = 0.0345034 (10 samples)
Injected flit rate average = 0.0581631 (10 samples)
	minimum = 0.0253475 (10 samples)
	maximum = 0.152405 (10 samples)
Accepted flit rate average = 0.0581631 (10 samples)
	minimum = 0.0317057 (10 samples)
	maximum = 0.0890207 (10 samples)
Injected packet size average = 2.7165 (10 samples)
Accepted packet size average = 2.7165 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 57 sec (237 sec)
gpgpu_simulation_rate = 75386 (inst/sec)
gpgpu_simulation_rate = 992 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,235317)
GPGPU-Sim uArch: cycles simulated: 236317  inst.: 17874808 (ipc= 8.3) sim_rate=75104 (inst/sec) elapsed = 0:0:03:58 / Tue Jan 29 18:06:50 2019
GPGPU-Sim uArch: cycles simulated: 237817  inst.: 17880584 (ipc= 5.6) sim_rate=74814 (inst/sec) elapsed = 0:0:03:59 / Tue Jan 29 18:06:51 2019
GPGPU-Sim uArch: cycles simulated: 238817  inst.: 17885784 (ipc= 5.5) sim_rate=74524 (inst/sec) elapsed = 0:0:04:00 / Tue Jan 29 18:06:52 2019
GPGPU-Sim uArch: cycles simulated: 239317  inst.: 17887800 (ipc= 5.3) sim_rate=74223 (inst/sec) elapsed = 0:0:04:01 / Tue Jan 29 18:06:53 2019
GPGPU-Sim uArch: cycles simulated: 239817  inst.: 17889880 (ipc= 5.2) sim_rate=73925 (inst/sec) elapsed = 0:0:04:02 / Tue Jan 29 18:06:54 2019
GPGPU-Sim uArch: cycles simulated: 241317  inst.: 17898024 (ipc= 5.3) sim_rate=73654 (inst/sec) elapsed = 0:0:04:03 / Tue Jan 29 18:06:55 2019
GPGPU-Sim uArch: cycles simulated: 242317  inst.: 17901896 (ipc= 5.1) sim_rate=73368 (inst/sec) elapsed = 0:0:04:04 / Tue Jan 29 18:06:56 2019
GPGPU-Sim uArch: cycles simulated: 243317  inst.: 17907784 (ipc= 5.2) sim_rate=73092 (inst/sec) elapsed = 0:0:04:05 / Tue Jan 29 18:06:57 2019
GPGPU-Sim uArch: cycles simulated: 244317  inst.: 17915496 (ipc= 5.4) sim_rate=72827 (inst/sec) elapsed = 0:0:04:06 / Tue Jan 29 18:06:58 2019
GPGPU-Sim uArch: cycles simulated: 245817  inst.: 17935416 (ipc= 6.6) sim_rate=72613 (inst/sec) elapsed = 0:0:04:07 / Tue Jan 29 18:06:59 2019
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 247317  inst.: 17987704 (ipc=10.1) sim_rate=72531 (inst/sec) elapsed = 0:0:04:08 / Tue Jan 29 18:07:00 2019
GPGPU-Sim uArch: cycles simulated: 248317  inst.: 18027608 (ipc=12.4) sim_rate=72400 (inst/sec) elapsed = 0:0:04:09 / Tue Jan 29 18:07:01 2019
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(11,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 249817  inst.: 18087400 (ipc=15.2) sim_rate=72349 (inst/sec) elapsed = 0:0:04:10 / Tue Jan 29 18:07:02 2019
GPGPU-Sim uArch: cycles simulated: 251317  inst.: 18147192 (ipc=17.5) sim_rate=72299 (inst/sec) elapsed = 0:0:04:11 / Tue Jan 29 18:07:03 2019
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(3,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 252317  inst.: 18184968 (ipc=18.7) sim_rate=72162 (inst/sec) elapsed = 0:0:04:12 / Tue Jan 29 18:07:04 2019
GPGPU-Sim uArch: cycles simulated: 253817  inst.: 18240472 (ipc=20.2) sim_rate=72096 (inst/sec) elapsed = 0:0:04:13 / Tue Jan 29 18:07:05 2019
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 255317  inst.: 18282600 (ipc=20.8) sim_rate=71978 (inst/sec) elapsed = 0:0:04:14 / Tue Jan 29 18:07:06 2019
GPGPU-Sim uArch: cycles simulated: 256317  inst.: 18314536 (ipc=21.3) sim_rate=71821 (inst/sec) elapsed = 0:0:04:15 / Tue Jan 29 18:07:07 2019
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 257817  inst.: 18362440 (ipc=22.0) sim_rate=71728 (inst/sec) elapsed = 0:0:04:16 / Tue Jan 29 18:07:08 2019
GPGPU-Sim uArch: cycles simulated: 259317  inst.: 18411640 (ipc=22.7) sim_rate=71640 (inst/sec) elapsed = 0:0:04:17 / Tue Jan 29 18:07:09 2019
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 260817  inst.: 18461784 (ipc=23.3) sim_rate=71557 (inst/sec) elapsed = 0:0:04:18 / Tue Jan 29 18:07:10 2019
GPGPU-Sim uArch: cycles simulated: 262317  inst.: 18511192 (ipc=23.9) sim_rate=71471 (inst/sec) elapsed = 0:0:04:19 / Tue Jan 29 18:07:11 2019
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(11,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 263317  inst.: 18543096 (ipc=24.2) sim_rate=71319 (inst/sec) elapsed = 0:0:04:20 / Tue Jan 29 18:07:12 2019
GPGPU-Sim uArch: cycles simulated: 264817  inst.: 18585464 (ipc=24.4) sim_rate=71208 (inst/sec) elapsed = 0:0:04:21 / Tue Jan 29 18:07:13 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30340,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30362,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30862,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 266317  inst.: 18608264 (ipc=23.9) sim_rate=71023 (inst/sec) elapsed = 0:0:04:22 / Tue Jan 29 18:07:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32471,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32578,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32592,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32611,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32625,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32633,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32651,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32674,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32692,235317), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 10.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 32693
gpu_sim_insn = 759552
gpu_ipc =      23.2329
gpu_tot_sim_cycle = 268010
gpu_tot_sim_insn = 18626056
gpu_tot_ipc =      69.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56184
gpu_stall_icnt2sh    = 129404
gpu_total_sim_rate=70821

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 371759
	L1I_total_cache_misses = 7439
	L1I_total_cache_miss_rate = 0.0200
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5502
L1D_cache:
	L1D_cache_core[0]: Access = 3004, Miss = 1826, Miss_rate = 0.608, Pending_hits = 185, Reservation_fails = 10022
	L1D_cache_core[1]: Access = 2779, Miss = 1790, Miss_rate = 0.644, Pending_hits = 134, Reservation_fails = 11838
	L1D_cache_core[2]: Access = 2812, Miss = 1543, Miss_rate = 0.549, Pending_hits = 139, Reservation_fails = 10764
	L1D_cache_core[3]: Access = 2684, Miss = 1747, Miss_rate = 0.651, Pending_hits = 106, Reservation_fails = 11514
	L1D_cache_core[4]: Access = 2925, Miss = 1829, Miss_rate = 0.625, Pending_hits = 140, Reservation_fails = 9876
	L1D_cache_core[5]: Access = 2700, Miss = 1682, Miss_rate = 0.623, Pending_hits = 161, Reservation_fails = 10606
	L1D_cache_core[6]: Access = 2812, Miss = 1695, Miss_rate = 0.603, Pending_hits = 178, Reservation_fails = 10936
	L1D_cache_core[7]: Access = 2700, Miss = 1601, Miss_rate = 0.593, Pending_hits = 154, Reservation_fails = 10720
	L1D_cache_core[8]: Access = 2748, Miss = 1807, Miss_rate = 0.658, Pending_hits = 128, Reservation_fails = 11284
	L1D_cache_core[9]: Access = 2876, Miss = 1826, Miss_rate = 0.635, Pending_hits = 133, Reservation_fails = 10554
	L1D_cache_core[10]: Access = 2876, Miss = 1787, Miss_rate = 0.621, Pending_hits = 140, Reservation_fails = 10789
	L1D_cache_core[11]: Access = 2733, Miss = 1659, Miss_rate = 0.607, Pending_hits = 188, Reservation_fails = 11066
	L1D_cache_core[12]: Access = 2733, Miss = 1729, Miss_rate = 0.633, Pending_hits = 149, Reservation_fails = 11085
	L1D_cache_core[13]: Access = 3020, Miss = 1811, Miss_rate = 0.600, Pending_hits = 187, Reservation_fails = 8019
	L1D_cache_core[14]: Access = 2748, Miss = 1763, Miss_rate = 0.642, Pending_hits = 171, Reservation_fails = 11083
	L1D_total_cache_accesses = 42150
	L1D_total_cache_misses = 26095
	L1D_total_cache_miss_rate = 0.6191
	L1D_total_cache_pending_hits = 2293
	L1D_total_cache_reservation_fails = 160156
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14670
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 150740
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14653
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364320
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7439
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5502
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
16804, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 
gpgpu_n_tot_thrd_icount = 22484928
gpgpu_n_tot_w_icount = 702654
gpgpu_n_stall_shd_mem = 289706
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25981
gpgpu_n_mem_write_global = 11174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 495616
gpgpu_n_store_insn = 178784
gpgpu_n_shmem_insn = 5912292
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 462144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 110670
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 179036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:344919	W0_Idle:2380273	W0_Scoreboard:1437432	W1:1508	W2:1412	W3:1316	W4:1220	W5:1124	W6:1028	W7:932	W8:836	W9:740	W10:644	W11:548	W12:452	W13:356	W14:260	W15:148	W16:217104	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:473026
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 207848 {8:25981,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 804528 {72:11174,}
traffic_breakdown_coretomem[INST_ACC_R] = 16472 {8:2059,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3533416 {136:25981,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 89392 {8:11174,}
traffic_breakdown_memtocore[INST_ACC_R] = 280024 {136:2059,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 332 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 268009 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18594 	12585 	5035 	956 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19374 	4393 	2595 	3468 	3449 	3212 	2693 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4413 	14638 	6508 	437 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	372 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	176 	57 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      7906     20307      3267     15523      3203     12220      2612      8581      1963
dram[1]:          0         0    none      none        4764      5489      7102      7673      3163      3676      3048      3267      2567      2353      1972      1947
dram[2]:          0         0    none      none        4726      5484      7835     13872      3677     21173      3409     14688      2561     10248      1944      6887
dram[3]:          0         0    none      none        5634      4784      7022      6990      3300      3272      2903      3117      2386      2456      1970      1968
dram[4]:          0         0    none      none        6016      4615     13290      6571     19676      2981     14152      2921     10184      2402      6879      1941
dram[5]:          0         0    none      none        4811      5693      7846      6872      3399      3348      3178      2970      2585      2470      1970      1960
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1276       862      1233       587      1115       556      1000       311
dram[1]:          0         0         0         0       734       771       935       923       636       657       599       598       544       508       408       305
dram[2]:          0         0         0         0       757       907       843      1417       733      1330       622      1327       585      1038       309       865
dram[3]:          0         0         0         0       871       741       930       909       566       668       673       618       540       530       289       451
dram[4]:          0         0         0         0      1076       763      1372       760      1268       732      1279       580      1152       509       794       326
dram[5]:          0         0         0         0       745       803       891       858       689       654       613       679       557       503       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268010 n_nop=267290 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.005239
n_activity=4662 dram_eff=0.3012
bk0: 14a 267920i bk1: 8a 267978i bk2: 0a 268009i bk3: 0a 268009i bk4: 20a 267957i bk5: 20a 267960i bk6: 64a 267851i bk7: 64a 267776i bk8: 64a 267863i bk9: 64a 267846i bk10: 64a 267866i bk11: 64a 267849i bk12: 64a 267860i bk13: 64a 267841i bk14: 64a 267867i bk15: 64a 267853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000369389
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268010 n_nop=267296 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005224
n_activity=3961 dram_eff=0.3534
bk0: 12a 267971i bk1: 8a 267981i bk2: 0a 268009i bk3: 0a 268010i bk4: 20a 267959i bk5: 20a 267958i bk6: 64a 267812i bk7: 64a 267796i bk8: 64a 267863i bk9: 64a 267824i bk10: 64a 267853i bk11: 64a 267852i bk12: 64a 267835i bk13: 64a 267804i bk14: 64a 267839i bk15: 64a 267841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00317152
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268010 n_nop=267292 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005254
n_activity=4629 dram_eff=0.3042
bk0: 12a 267971i bk1: 8a 267980i bk2: 0a 268007i bk3: 0a 268007i bk4: 20a 267954i bk5: 24a 267951i bk6: 64a 267838i bk7: 64a 267858i bk8: 64a 267859i bk9: 64a 267839i bk10: 64a 267864i bk11: 64a 267871i bk12: 64a 267859i bk13: 64a 267850i bk14: 64a 267859i bk15: 64a 267855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000623111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268010 n_nop=267296 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005224
n_activity=4081 dram_eff=0.3431
bk0: 8a 267977i bk1: 8a 267979i bk2: 0a 268009i bk3: 0a 268014i bk4: 20a 267962i bk5: 24a 267954i bk6: 64a 267824i bk7: 64a 267806i bk8: 64a 267856i bk9: 64a 267854i bk10: 64a 267857i bk11: 64a 267851i bk12: 64a 267852i bk13: 64a 267816i bk14: 64a 267850i bk15: 64a 267819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00404836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268010 n_nop=267296 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005224
n_activity=4557 dram_eff=0.3072
bk0: 8a 267979i bk1: 8a 267979i bk2: 0a 268008i bk3: 0a 268010i bk4: 20a 267958i bk5: 24a 267947i bk6: 64a 267855i bk7: 64a 267837i bk8: 64a 267862i bk9: 64a 267830i bk10: 64a 267869i bk11: 64a 267861i bk12: 64a 267865i bk13: 64a 267858i bk14: 64a 267859i bk15: 64a 267849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000604455
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=268010 n_nop=267296 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005224
n_activity=4059 dram_eff=0.3449
bk0: 8a 267981i bk1: 8a 267981i bk2: 0a 268009i bk3: 0a 268010i bk4: 20a 267958i bk5: 24a 267949i bk6: 64a 267816i bk7: 64a 267764i bk8: 64a 267854i bk9: 64a 267833i bk10: 64a 267865i bk11: 64a 267846i bk12: 64a 267821i bk13: 64a 267848i bk14: 64a 267830i bk15: 64a 267840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00360061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4881, Miss = 177, Miss_rate = 0.036, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 2690, Miss = 174, Miss_rate = 0.065, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 2758, Miss = 176, Miss_rate = 0.064, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 2708, Miss = 174, Miss_rate = 0.064, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 2761, Miss = 176, Miss_rate = 0.064, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 4925, Miss = 176, Miss_rate = 0.036, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 2688, Miss = 174, Miss_rate = 0.065, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 2777, Miss = 176, Miss_rate = 0.063, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 4773, Miss = 174, Miss_rate = 0.036, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 2776, Miss = 176, Miss_rate = 0.063, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 2686, Miss = 174, Miss_rate = 0.065, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 2806, Miss = 176, Miss_rate = 0.063, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 39229
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0536
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11174
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1996
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=151419
icnt_total_pkts_simt_to_mem=61577
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.93551
	minimum = 6
	maximum = 26
Network latency average = 7.88073
	minimum = 6
	maximum = 26
Slowest packet = 75893
Flit latency average = 6.18845
	minimum = 6
	maximum = 26
Slowest flit = 206027
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00291602
	minimum = 0 (at node 11)
	maximum = 0.00706573 (at node 20)
Accepted packet rate average = 0.00291602
	minimum = 0 (at node 11)
	maximum = 0.00706573 (at node 20)
Injected flit rate average = 0.00790519
	minimum = 0 (at node 11)
	maximum = 0.0274982 (at node 20)
Accepted flit rate average= 0.00790519
	minimum = 0 (at node 11)
	maximum = 0.0131833 (at node 0)
Injected packet length average = 2.71096
Accepted packet length average = 2.71096
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1314 (11 samples)
	minimum = 6 (11 samples)
	maximum = 269.455 (11 samples)
Network latency average = 16.0246 (11 samples)
	minimum = 6 (11 samples)
	maximum = 203.727 (11 samples)
Flit latency average = 10.7026 (11 samples)
	minimum = 6 (11 samples)
	maximum = 202.636 (11 samples)
Fragmentation average = 0.0117965 (11 samples)
	minimum = 0 (11 samples)
	maximum = 72.6364 (11 samples)
Injected packet rate average = 0.0197297 (11 samples)
	minimum = 0.0140061 (11 samples)
	maximum = 0.0320091 (11 samples)
Accepted packet rate average = 0.0197297 (11 samples)
	minimum = 0.0140061 (11 samples)
	maximum = 0.0320091 (11 samples)
Injected flit rate average = 0.0535942 (11 samples)
	minimum = 0.0230432 (11 samples)
	maximum = 0.14105 (11 samples)
Accepted flit rate average = 0.0535942 (11 samples)
	minimum = 0.0288234 (11 samples)
	maximum = 0.0821264 (11 samples)
Injected packet size average = 2.71642 (11 samples)
Accepted packet size average = 2.71642 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 23 sec (263 sec)
gpgpu_simulation_rate = 70821 (inst/sec)
gpgpu_simulation_rate = 1019 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,268010)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,268010)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,268010)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,268010)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,268010)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,268010)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,268010)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(9,5,0) tid=(15,8,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(9,2,0) tid=(15,4,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(4,4,0) tid=(15,6,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(7,2,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 268510  inst.: 19005960 (ipc=759.8) sim_rate=71720 (inst/sec) elapsed = 0:0:04:25 / Tue Jan 29 18:07:17 2019
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(6,2,0) tid=(15,14,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(9,4,0) tid=(15,8,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(3,0,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 269010  inst.: 19253992 (ipc=627.9) sim_rate=72383 (inst/sec) elapsed = 0:0:04:26 / Tue Jan 29 18:07:18 2019
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(3,7,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 269510  inst.: 19407656 (ipc=521.1) sim_rate=72687 (inst/sec) elapsed = 0:0:04:27 / Tue Jan 29 18:07:19 2019
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(4,1,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 270010  inst.: 19473064 (ipc=423.5) sim_rate=72390 (inst/sec) elapsed = 0:0:04:29 / Tue Jan 29 18:07:21 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2004,268010), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2005,268010)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2355,268010), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2356,268010)
GPGPU-Sim uArch: cycles simulated: 270510  inst.: 19523944 (ipc=359.2) sim_rate=72310 (inst/sec) elapsed = 0:0:04:30 / Tue Jan 29 18:07:22 2019
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(7,2,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 271010  inst.: 19613160 (ipc=329.0) sim_rate=72373 (inst/sec) elapsed = 0:0:04:31 / Tue Jan 29 18:07:23 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3083,268010), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3084,268010)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3093,268010), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3094,268010)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(8,7,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 271510  inst.: 19720232 (ipc=312.6) sim_rate=72500 (inst/sec) elapsed = 0:0:04:32 / Tue Jan 29 18:07:24 2019
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(9,0,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3716,268010), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3717,268010)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3739,268010), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3740,268010)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(7,0,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 272010  inst.: 19932968 (ipc=326.7) sim_rate=73014 (inst/sec) elapsed = 0:0:04:33 / Tue Jan 29 18:07:25 2019
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,1,0) tid=(15,4,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(11,7,0) tid=(15,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(8,1,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4375,268010), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4376,268010)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4470,268010), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4471,268010)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4486,268010), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4487,268010)
GPGPU-Sim uArch: cycles simulated: 272510  inst.: 20231816 (ipc=356.8) sim_rate=73570 (inst/sec) elapsed = 0:0:04:35 / Tue Jan 29 18:07:27 2019
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(3,6,0) tid=(15,14,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(9,4,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4720,268010), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4721,268010)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4750,268010), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4751,268010)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4812,268010), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4813,268010)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(8,2,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4855,268010), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4856,268010)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4885,268010), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4886,268010)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4954,268010), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4955,268010)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4998,268010), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4999,268010)
GPGPU-Sim uArch: cycles simulated: 273010  inst.: 20503176 (ipc=375.4) sim_rate=74018 (inst/sec) elapsed = 0:0:04:37 / Tue Jan 29 18:07:29 2019
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(6,4,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5078,268010), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5079,268010)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5159,268010), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5160,268010)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5176,268010), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5177,268010)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5214,268010), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5215,268010)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(8,8,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5252,268010), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5253,268010)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5278,268010), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5279,268010)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5419,268010), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5420,268010)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(5,5,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5491,268010), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5492,268010)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5499,268010), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5500,268010)
GPGPU-Sim uArch: cycles simulated: 273510  inst.: 20765064 (ipc=388.9) sim_rate=74694 (inst/sec) elapsed = 0:0:04:38 / Tue Jan 29 18:07:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5541,268010), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5542,268010)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5543,268010), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5544,268010)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5556,268010), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5557,268010)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5591,268010), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5592,268010)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5621,268010), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5622,268010)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(7,8,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5694,268010), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5695,268010)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5717,268010), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5718,268010)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5730,268010), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5731,268010)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5746,268010), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5747,268010)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5828,268010), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5829,268010)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(10,7,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5868,268010), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5869,268010)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5901,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5901,268010), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5902,268010)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5902,268010)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5918,268010), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5919,268010)
GPGPU-Sim uArch: cycles simulated: 274010  inst.: 20990088 (ipc=394.0) sim_rate=74964 (inst/sec) elapsed = 0:0:04:40 / Tue Jan 29 18:07:32 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6004,268010), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6005,268010)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6054,268010), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6055,268010)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(5,7,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6093,268010), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6094,268010)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6132,268010), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6133,268010)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6212,268010), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6213,268010)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6282,268010), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6283,268010)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(11,7,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6305,268010), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6306,268010)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6384,268010), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6385,268010)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6398,268010), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6399,268010)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6430,268010), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6431,268010)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6448,268010), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6449,268010)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6463,268010), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(6464,268010)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(2,8,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6472,268010), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6473,268010)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6494,268010), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6495,268010)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6496,268010), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6497,268010)
GPGPU-Sim uArch: cycles simulated: 274510  inst.: 21249480 (ipc=403.6) sim_rate=75352 (inst/sec) elapsed = 0:0:04:42 / Tue Jan 29 18:07:34 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6547,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6588,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6596,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6621,268010), 5 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,10,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6656,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6656,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6678,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6680,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6680,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6696,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6706,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6736,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6780,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6790,268010), 5 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(2,11,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6882,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6916,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6923,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6968,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6984,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6986,268010), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 275010  inst.: 21508840 (ipc=411.8) sim_rate=76002 (inst/sec) elapsed = 0:0:04:43 / Tue Jan 29 18:07:35 2019
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(9,6,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7072,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7152,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7156,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7173,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7190,268010), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7236,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7238,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7240,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7305,268010), 3 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(7,8,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7361,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7405,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7462,268010), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 275510  inst.: 21705000 (ipc=410.5) sim_rate=76157 (inst/sec) elapsed = 0:0:04:45 / Tue Jan 29 18:07:37 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7505,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7525,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7545,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7565,268010), 1 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,8,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7586,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7602,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7604,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7620,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7628,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7685,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7702,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7721,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7732,268010), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7736,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7746,268010), 4 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(8,9,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7984,268010), 3 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(2,9,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 276010  inst.: 21938760 (ipc=414.1) sim_rate=76708 (inst/sec) elapsed = 0:0:04:46 / Tue Jan 29 18:07:38 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8018,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8019,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8053,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8132,268010), 4 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(7,10,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8232,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8263,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8317,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8325,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8355,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8373,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(2,10,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8455,268010), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 276510  inst.: 22166376 (ipc=416.5) sim_rate=76966 (inst/sec) elapsed = 0:0:04:48 / Tue Jan 29 18:07:40 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8514,268010), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8525,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8557,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8602,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8604,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8665,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8669,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8718,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8727,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8734,268010), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8747,268010), 1 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(6,11,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8766,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8828,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8842,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8863,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8887,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8920,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8952,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8959,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 277010  inst.: 22287944 (ipc=406.9) sim_rate=77120 (inst/sec) elapsed = 0:0:04:49 / Tue Jan 29 18:07:41 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9013,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9049,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9124,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9133,268010), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9177,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9198,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9223,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9324,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9401,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9488,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 277510  inst.: 22312328 (ipc=388.0) sim_rate=76939 (inst/sec) elapsed = 0:0:04:50 / Tue Jan 29 18:07:42 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9562,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9693,268010), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 13.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 9694
gpu_sim_insn = 3686400
gpu_ipc =     380.2765
gpu_tot_sim_cycle = 277704
gpu_tot_sim_insn = 22312456
gpu_tot_ipc =      80.3462
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 74026
gpu_stall_icnt2sh    = 166873
gpu_total_sim_rate=76939

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 431067
	L1I_total_cache_misses = 9147
	L1I_total_cache_miss_rate = 0.0212
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5932
L1D_cache:
	L1D_cache_core[0]: Access = 3580, Miss = 2225, Miss_rate = 0.622, Pending_hits = 195, Reservation_fails = 13375
	L1D_cache_core[1]: Access = 3355, Miss = 2175, Miss_rate = 0.648, Pending_hits = 145, Reservation_fails = 14918
	L1D_cache_core[2]: Access = 3260, Miss = 1866, Miss_rate = 0.572, Pending_hits = 144, Reservation_fails = 14185
	L1D_cache_core[3]: Access = 3388, Miss = 2198, Miss_rate = 0.649, Pending_hits = 122, Reservation_fails = 13992
	L1D_cache_core[4]: Access = 3501, Miss = 2200, Miss_rate = 0.628, Pending_hits = 174, Reservation_fails = 13595
	L1D_cache_core[5]: Access = 3340, Miss = 2119, Miss_rate = 0.634, Pending_hits = 174, Reservation_fails = 13869
	L1D_cache_core[6]: Access = 3260, Miss = 1994, Miss_rate = 0.612, Pending_hits = 183, Reservation_fails = 14419
	L1D_cache_core[7]: Access = 3084, Miss = 1864, Miss_rate = 0.604, Pending_hits = 156, Reservation_fails = 14580
	L1D_cache_core[8]: Access = 3260, Miss = 2150, Miss_rate = 0.660, Pending_hits = 139, Reservation_fails = 14363
	L1D_cache_core[9]: Access = 3644, Miss = 2312, Miss_rate = 0.634, Pending_hits = 146, Reservation_fails = 12762
	L1D_cache_core[10]: Access = 3452, Miss = 2196, Miss_rate = 0.636, Pending_hits = 154, Reservation_fails = 13505
	L1D_cache_core[11]: Access = 3501, Miss = 2177, Miss_rate = 0.622, Pending_hits = 196, Reservation_fails = 13510
	L1D_cache_core[12]: Access = 3565, Miss = 2273, Miss_rate = 0.638, Pending_hits = 155, Reservation_fails = 12672
	L1D_cache_core[13]: Access = 3724, Miss = 2277, Miss_rate = 0.611, Pending_hits = 210, Reservation_fails = 11244
	L1D_cache_core[14]: Access = 3452, Miss = 2242, Miss_rate = 0.649, Pending_hits = 190, Reservation_fails = 13506
	L1D_total_cache_accesses = 51366
	L1D_total_cache_misses = 32268
	L1D_total_cache_miss_rate = 0.6282
	L1D_total_cache_pending_hits = 2483
	L1D_total_cache_reservation_fails = 204495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 18126
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 192363
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18109
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12132
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 421920
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9147
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5932
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
17004, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 800, 800, 800, 800, 800, 800, 800, 800, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 
gpgpu_n_tot_thrd_icount = 26171328
gpgpu_n_tot_w_icount = 817854
gpgpu_n_stall_shd_mem = 338653
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32081
gpgpu_n_mem_write_global = 13478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606208
gpgpu_n_store_insn = 215648
gpgpu_n_shmem_insn = 7165668
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 572736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 110670
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227983
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:437053	W0_Idle:2397550	W0_Scoreboard:1483741	W1:1508	W2:1412	W3:1316	W4:1220	W5:1124	W6:1028	W7:932	W8:836	W9:740	W10:644	W11:548	W12:452	W13:356	W14:260	W15:148	W16:217104	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:588226
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 256648 {8:32081,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 970416 {72:13478,}
traffic_breakdown_coretomem[INST_ACC_R] = 17104 {8:2138,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4363016 {136:32081,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107824 {8:13478,}
traffic_breakdown_memtocore[INST_ACC_R] = 290768 {136:2138,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 335 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 277703 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22185 	16158 	6037 	1194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22681 	5428 	3365 	4494 	4600 	3723 	3350 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4969 	18215 	8262 	650 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	2676 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	183 	66 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      4296     20717      4360     14939      3543      9836      2576
dram[1]:          0         0    none      none        4764      5489      8756      9806      4339      4910      4277      4327      3475      3303      2565      2541
dram[2]:          0         0    none      none        4726      5484      9938     13872      4937     24512      4724     19483      3589     12562      2551      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283      4755      4264      4283      4085      3571      3342      2566      2561
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      3938     19193      4281     12765      3419      8411      2549
dram[5]:          0         0    none      none        4811      5693      9503      9778      4386      4652      4185      4305      3457      3611      2558      2563
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       862      1395       587      1239       556      1000       311
dram[1]:          0         0         0         0       734       771       935       923       636       657       599       598       544       508       408       305
dram[2]:          0         0         0         0       757       907       843      1417       733      1330       622      1342       585      1227       309       865
dram[3]:          0         0         0         0       871       741       995       909       687       668       705       618       540       530       289       451
dram[4]:          0         0         0         0      1076       763      1372       760      1372       732      1390       595      1278       641       794       326
dram[5]:          0         0         0         0       745       803       891       947       689       654       613       679       557       577       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277704 n_nop=276984 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.005056
n_activity=4662 dram_eff=0.3012
bk0: 14a 277614i bk1: 8a 277672i bk2: 0a 277703i bk3: 0a 277703i bk4: 20a 277651i bk5: 20a 277654i bk6: 64a 277545i bk7: 64a 277470i bk8: 64a 277557i bk9: 64a 277540i bk10: 64a 277560i bk11: 64a 277543i bk12: 64a 277554i bk13: 64a 277535i bk14: 64a 277561i bk15: 64a 277547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000356495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277704 n_nop=276990 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005041
n_activity=3961 dram_eff=0.3534
bk0: 12a 277665i bk1: 8a 277675i bk2: 0a 277703i bk3: 0a 277704i bk4: 20a 277653i bk5: 20a 277652i bk6: 64a 277506i bk7: 64a 277490i bk8: 64a 277557i bk9: 64a 277518i bk10: 64a 277547i bk11: 64a 277546i bk12: 64a 277529i bk13: 64a 277498i bk14: 64a 277533i bk15: 64a 277535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00306081
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277704 n_nop=276986 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00507
n_activity=4629 dram_eff=0.3042
bk0: 12a 277665i bk1: 8a 277674i bk2: 0a 277701i bk3: 0a 277701i bk4: 20a 277648i bk5: 24a 277645i bk6: 64a 277532i bk7: 64a 277552i bk8: 64a 277553i bk9: 64a 277533i bk10: 64a 277558i bk11: 64a 277565i bk12: 64a 277553i bk13: 64a 277544i bk14: 64a 277553i bk15: 64a 277549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00060136
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277704 n_nop=276990 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005041
n_activity=4081 dram_eff=0.3431
bk0: 8a 277671i bk1: 8a 277673i bk2: 0a 277703i bk3: 0a 277708i bk4: 20a 277656i bk5: 24a 277648i bk6: 64a 277518i bk7: 64a 277500i bk8: 64a 277550i bk9: 64a 277548i bk10: 64a 277551i bk11: 64a 277545i bk12: 64a 277546i bk13: 64a 277510i bk14: 64a 277544i bk15: 64a 277513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00390704
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277704 n_nop=276990 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005041
n_activity=4557 dram_eff=0.3072
bk0: 8a 277673i bk1: 8a 277673i bk2: 0a 277702i bk3: 0a 277704i bk4: 20a 277652i bk5: 24a 277641i bk6: 64a 277549i bk7: 64a 277531i bk8: 64a 277556i bk9: 64a 277524i bk10: 64a 277563i bk11: 64a 277555i bk12: 64a 277559i bk13: 64a 277552i bk14: 64a 277553i bk15: 64a 277543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000583355
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277704 n_nop=276990 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005041
n_activity=4059 dram_eff=0.3449
bk0: 8a 277675i bk1: 8a 277675i bk2: 0a 277703i bk3: 0a 277704i bk4: 20a 277652i bk5: 24a 277643i bk6: 64a 277510i bk7: 64a 277458i bk8: 64a 277548i bk9: 64a 277527i bk10: 64a 277559i bk11: 64a 277540i bk12: 64a 277515i bk13: 64a 277542i bk14: 64a 277524i bk15: 64a 277534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00347492

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5591, Miss = 177, Miss_rate = 0.032, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 3382, Miss = 174, Miss_rate = 0.051, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 3477, Miss = 176, Miss_rate = 0.051, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 3412, Miss = 174, Miss_rate = 0.051, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 3479, Miss = 176, Miss_rate = 0.051, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5606, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 3391, Miss = 174, Miss_rate = 0.051, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 3496, Miss = 176, Miss_rate = 0.050, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5455, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 3500, Miss = 176, Miss_rate = 0.050, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 3377, Miss = 174, Miss_rate = 0.052, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 3546, Miss = 176, Miss_rate = 0.050, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 47712
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0441
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2075
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=184618
icnt_total_pkts_simt_to_mem=74668
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.1731
	minimum = 6
	maximum = 1047
Network latency average = 36.366
	minimum = 6
	maximum = 639
Slowest packet = 81275
Flit latency average = 22.6471
	minimum = 6
	maximum = 639
Slowest flit = 220493
Fragmentation average = 0.0921844
	minimum = 0
	maximum = 254
Injected packet rate average = 0.0648205
	minimum = 0.0370332 (at node 7)
	maximum = 0.0765422 (at node 12)
Accepted packet rate average = 0.0648205
	minimum = 0.0370332 (at node 7)
	maximum = 0.0765422 (at node 12)
Injected flit rate average = 0.176856
	minimum = 0.0568393 (at node 7)
	maximum = 0.366206 (at node 15)
Accepted flit rate average= 0.176856
	minimum = 0.0702496 (at node 20)
	maximum = 0.296885 (at node 12)
Injected packet length average = 2.7284
Accepted packet length average = 2.7284
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.0515 (12 samples)
	minimum = 6 (12 samples)
	maximum = 334.25 (12 samples)
Network latency average = 17.7197 (12 samples)
	minimum = 6 (12 samples)
	maximum = 240 (12 samples)
Flit latency average = 11.698 (12 samples)
	minimum = 6 (12 samples)
	maximum = 239 (12 samples)
Fragmentation average = 0.0184955 (12 samples)
	minimum = 0 (12 samples)
	maximum = 87.75 (12 samples)
Injected packet rate average = 0.0234873 (12 samples)
	minimum = 0.0159251 (12 samples)
	maximum = 0.0357202 (12 samples)
Accepted packet rate average = 0.0234873 (12 samples)
	minimum = 0.0159251 (12 samples)
	maximum = 0.0357202 (12 samples)
Injected flit rate average = 0.063866 (12 samples)
	minimum = 0.0258595 (12 samples)
	maximum = 0.159813 (12 samples)
Accepted flit rate average = 0.063866 (12 samples)
	minimum = 0.0322756 (12 samples)
	maximum = 0.100023 (12 samples)
Injected packet size average = 2.71918 (12 samples)
Accepted packet size average = 2.71918 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 50 sec (290 sec)
gpgpu_simulation_rate = 76939 (inst/sec)
gpgpu_simulation_rate = 957 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,277704)
GPGPU-Sim uArch: cycles simulated: 279704  inst.: 22313240 (ipc= 0.4) sim_rate=76677 (inst/sec) elapsed = 0:0:04:51 / Tue Jan 29 18:07:43 2019
GPGPU-Sim uArch: cycles simulated: 281704  inst.: 22314152 (ipc= 0.4) sim_rate=76418 (inst/sec) elapsed = 0:0:04:52 / Tue Jan 29 18:07:44 2019
GPGPU-Sim uArch: cycles simulated: 284204  inst.: 22319389 (ipc= 1.1) sim_rate=76175 (inst/sec) elapsed = 0:0:04:53 / Tue Jan 29 18:07:45 2019
GPGPU-Sim uArch: cycles simulated: 286704  inst.: 22324467 (ipc= 1.3) sim_rate=75933 (inst/sec) elapsed = 0:0:04:54 / Tue Jan 29 18:07:46 2019
GPGPU-Sim uArch: cycles simulated: 288704  inst.: 22327866 (ipc= 1.4) sim_rate=75687 (inst/sec) elapsed = 0:0:04:55 / Tue Jan 29 18:07:47 2019
GPGPU-Sim uArch: cycles simulated: 291704  inst.: 22331829 (ipc= 1.4) sim_rate=75445 (inst/sec) elapsed = 0:0:04:56 / Tue Jan 29 18:07:48 2019
GPGPU-Sim uArch: cycles simulated: 295204  inst.: 22334991 (ipc= 1.3) sim_rate=75201 (inst/sec) elapsed = 0:0:04:57 / Tue Jan 29 18:07:49 2019
GPGPU-Sim uArch: cycles simulated: 298204  inst.: 22336689 (ipc= 1.2) sim_rate=74955 (inst/sec) elapsed = 0:0:04:58 / Tue Jan 29 18:07:50 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23088,277704), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 13 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 5.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 23089
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 300793
gpu_tot_sim_insn = 22338474
gpu_tot_ipc =      74.2653
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 74026
gpu_stall_icnt2sh    = 166873
gpu_total_sim_rate=74961

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 433113
	L1I_total_cache_misses = 9164
	L1I_total_cache_miss_rate = 0.0212
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5932
L1D_cache:
	L1D_cache_core[0]: Access = 3580, Miss = 2225, Miss_rate = 0.622, Pending_hits = 195, Reservation_fails = 13375
	L1D_cache_core[1]: Access = 3355, Miss = 2175, Miss_rate = 0.648, Pending_hits = 145, Reservation_fails = 14918
	L1D_cache_core[2]: Access = 3260, Miss = 1866, Miss_rate = 0.572, Pending_hits = 144, Reservation_fails = 14185
	L1D_cache_core[3]: Access = 3388, Miss = 2198, Miss_rate = 0.649, Pending_hits = 122, Reservation_fails = 13992
	L1D_cache_core[4]: Access = 3501, Miss = 2200, Miss_rate = 0.628, Pending_hits = 174, Reservation_fails = 13595
	L1D_cache_core[5]: Access = 3371, Miss = 2135, Miss_rate = 0.633, Pending_hits = 174, Reservation_fails = 13869
	L1D_cache_core[6]: Access = 3260, Miss = 1994, Miss_rate = 0.612, Pending_hits = 183, Reservation_fails = 14419
	L1D_cache_core[7]: Access = 3084, Miss = 1864, Miss_rate = 0.604, Pending_hits = 156, Reservation_fails = 14580
	L1D_cache_core[8]: Access = 3260, Miss = 2150, Miss_rate = 0.660, Pending_hits = 139, Reservation_fails = 14363
	L1D_cache_core[9]: Access = 3644, Miss = 2312, Miss_rate = 0.634, Pending_hits = 146, Reservation_fails = 12762
	L1D_cache_core[10]: Access = 3452, Miss = 2196, Miss_rate = 0.636, Pending_hits = 154, Reservation_fails = 13505
	L1D_cache_core[11]: Access = 3501, Miss = 2177, Miss_rate = 0.622, Pending_hits = 196, Reservation_fails = 13510
	L1D_cache_core[12]: Access = 3565, Miss = 2273, Miss_rate = 0.638, Pending_hits = 155, Reservation_fails = 12672
	L1D_cache_core[13]: Access = 3724, Miss = 2277, Miss_rate = 0.611, Pending_hits = 210, Reservation_fails = 11244
	L1D_cache_core[14]: Access = 3452, Miss = 2242, Miss_rate = 0.649, Pending_hits = 190, Reservation_fails = 13506
	L1D_total_cache_accesses = 51397
	L1D_total_cache_misses = 32284
	L1D_total_cache_miss_rate = 0.6281
	L1D_total_cache_pending_hits = 2483
	L1D_total_cache_reservation_fails = 204495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 18132
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 192363
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18115
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12132
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 423949
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9164
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5932
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
17004, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 800, 800, 800, 800, 800, 800, 800, 800, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 
gpgpu_n_tot_thrd_icount = 26288128
gpgpu_n_tot_w_icount = 821504
gpgpu_n_stall_shd_mem = 339199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32097
gpgpu_n_mem_write_global = 13493
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606464
gpgpu_n_store_insn = 215888
gpgpu_n_shmem_insn = 7170469
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 572832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 111216
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227983
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:437053	W0_Idle:2425486	W0_Scoreboard:1498361	W1:1885	W2:1765	W3:1645	W4:1525	W5:1405	W6:1285	W7:1165	W8:1045	W9:925	W10:805	W11:685	W12:565	W13:445	W14:325	W15:185	W16:217623	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:588226
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 256776 {8:32097,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 971496 {72:13493,}
traffic_breakdown_coretomem[INST_ACC_R] = 17240 {8:2155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4365192 {136:32097,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107944 {8:13493,}
traffic_breakdown_memtocore[INST_ACC_R] = 293080 {136:2155,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 335 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 300792 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22216 	16158 	6037 	1194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22729 	5428 	3365 	4494 	4600 	3723 	3350 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4985 	18215 	8262 	650 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	2691 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	195 	66 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      4296     20717      4360     14939      3543      9836      2576
dram[1]:          0         0    none      none        4764      5489      8756      9806      4388      4910      4277      4327      3475      3303      2565      2541
dram[2]:          0         0    none      none        4726      5484      9938     13872      4937     24512      4724     19483      3589     12562      2551      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283      4755      4309      4283      4085      3571      3342      2566      2561
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      3938     19193      4281     12765      3419      8411      2549
dram[5]:          0         0    none      none        4811      5693      9503      9778      4431      4652      4185      4305      3457      3611      2558      2563
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       862      1395       587      1239       556      1000       311
dram[1]:          0         0         0         0       734       771       935       923       636       657       599       598       544       508       408       305
dram[2]:          0         0         0         0       757       907       843      1417       733      1330       622      1342       585      1227       309       865
dram[3]:          0         0         0         0       871       741       995       909       687       668       705       618       540       530       289       451
dram[4]:          0         0         0         0      1076       763      1372       760      1372       732      1390       595      1278       641       794       326
dram[5]:          0         0         0         0       745       803       891       947       689       654       613       679       557       577       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300793 n_nop=300073 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.004668
n_activity=4662 dram_eff=0.3012
bk0: 14a 300703i bk1: 8a 300761i bk2: 0a 300792i bk3: 0a 300792i bk4: 20a 300740i bk5: 20a 300743i bk6: 64a 300634i bk7: 64a 300559i bk8: 64a 300646i bk9: 64a 300629i bk10: 64a 300649i bk11: 64a 300632i bk12: 64a 300643i bk13: 64a 300624i bk14: 64a 300650i bk15: 64a 300636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00032913
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300793 n_nop=300079 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004654
n_activity=3961 dram_eff=0.3534
bk0: 12a 300754i bk1: 8a 300764i bk2: 0a 300792i bk3: 0a 300793i bk4: 20a 300742i bk5: 20a 300741i bk6: 64a 300595i bk7: 64a 300579i bk8: 64a 300646i bk9: 64a 300607i bk10: 64a 300636i bk11: 64a 300635i bk12: 64a 300618i bk13: 64a 300587i bk14: 64a 300622i bk15: 64a 300624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00282586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300793 n_nop=300075 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004681
n_activity=4629 dram_eff=0.3042
bk0: 12a 300754i bk1: 8a 300763i bk2: 0a 300790i bk3: 0a 300790i bk4: 20a 300737i bk5: 24a 300734i bk6: 64a 300621i bk7: 64a 300641i bk8: 64a 300642i bk9: 64a 300622i bk10: 64a 300647i bk11: 64a 300654i bk12: 64a 300642i bk13: 64a 300633i bk14: 64a 300642i bk15: 64a 300638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000555199
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300793 n_nop=300079 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004654
n_activity=4081 dram_eff=0.3431
bk0: 8a 300760i bk1: 8a 300762i bk2: 0a 300792i bk3: 0a 300797i bk4: 20a 300745i bk5: 24a 300737i bk6: 64a 300607i bk7: 64a 300589i bk8: 64a 300639i bk9: 64a 300637i bk10: 64a 300640i bk11: 64a 300634i bk12: 64a 300635i bk13: 64a 300599i bk14: 64a 300633i bk15: 64a 300602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00360713
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300793 n_nop=300079 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004654
n_activity=4557 dram_eff=0.3072
bk0: 8a 300762i bk1: 8a 300762i bk2: 0a 300791i bk3: 0a 300793i bk4: 20a 300741i bk5: 24a 300730i bk6: 64a 300638i bk7: 64a 300620i bk8: 64a 300645i bk9: 64a 300613i bk10: 64a 300652i bk11: 64a 300644i bk12: 64a 300648i bk13: 64a 300641i bk14: 64a 300642i bk15: 64a 300632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000538576
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300793 n_nop=300079 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004654
n_activity=4059 dram_eff=0.3449
bk0: 8a 300764i bk1: 8a 300764i bk2: 0a 300792i bk3: 0a 300793i bk4: 20a 300741i bk5: 24a 300732i bk6: 64a 300599i bk7: 64a 300547i bk8: 64a 300637i bk9: 64a 300616i bk10: 64a 300648i bk11: 64a 300629i bk12: 64a 300604i bk13: 64a 300631i bk14: 64a 300613i bk15: 64a 300623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00320819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5593, Miss = 177, Miss_rate = 0.032, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 3384, Miss = 174, Miss_rate = 0.051, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 3490, Miss = 176, Miss_rate = 0.050, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 3414, Miss = 174, Miss_rate = 0.051, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 3481, Miss = 176, Miss_rate = 0.051, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5607, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 3393, Miss = 174, Miss_rate = 0.051, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 3506, Miss = 176, Miss_rate = 0.050, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5457, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 3500, Miss = 176, Miss_rate = 0.050, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 3389, Miss = 174, Miss_rate = 0.051, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 3546, Miss = 176, Miss_rate = 0.050, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 47760
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0440
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13493
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2092
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=184798
icnt_total_pkts_simt_to_mem=74746
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 95425
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 259473
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 5)
Accepted packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 5)
Injected flit rate average = 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00337823 (at node 5)
Accepted flit rate average= 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00779592 (at node 5)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7167 (13 samples)
	minimum = 6 (13 samples)
	maximum = 309.308 (13 samples)
Network latency average = 16.9488 (13 samples)
	minimum = 6 (13 samples)
	maximum = 222.308 (13 samples)
Flit latency average = 11.26 (13 samples)
	minimum = 6 (13 samples)
	maximum = 221.154 (13 samples)
Fragmentation average = 0.0170728 (13 samples)
	minimum = 0 (13 samples)
	maximum = 81 (13 samples)
Injected packet rate average = 0.0216924 (13 samples)
	minimum = 0.0147001 (13 samples)
	maximum = 0.0331324 (13 samples)
Accepted packet rate average = 0.0216924 (13 samples)
	minimum = 0.0147001 (13 samples)
	maximum = 0.0331324 (13 samples)
Injected flit rate average = 0.0589851 (13 samples)
	minimum = 0.0238703 (13 samples)
	maximum = 0.14778 (13 samples)
Accepted flit rate average = 0.0589851 (13 samples)
	minimum = 0.0297928 (13 samples)
	maximum = 0.0929286 (13 samples)
Injected packet size average = 2.71916 (13 samples)
Accepted packet size average = 2.71916 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 58 sec (298 sec)
gpgpu_simulation_rate = 74961 (inst/sec)
gpgpu_simulation_rate = 1009 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,300793)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,300793)
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,300793)
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,300793)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,300793)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,300793)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,300793)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,300793)
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,300793)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,300793)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,300793)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 301293  inst.: 22343706 (ipc=10.5) sim_rate=74728 (inst/sec) elapsed = 0:0:04:59 / Tue Jan 29 18:07:51 2019
GPGPU-Sim uArch: cycles simulated: 301793  inst.: 22346090 (ipc= 7.6) sim_rate=74486 (inst/sec) elapsed = 0:0:05:00 / Tue Jan 29 18:07:52 2019
GPGPU-Sim uArch: cycles simulated: 302793  inst.: 22349082 (ipc= 5.3) sim_rate=74249 (inst/sec) elapsed = 0:0:05:01 / Tue Jan 29 18:07:53 2019
GPGPU-Sim uArch: cycles simulated: 303793  inst.: 22354458 (ipc= 5.3) sim_rate=74021 (inst/sec) elapsed = 0:0:05:02 / Tue Jan 29 18:07:54 2019
GPGPU-Sim uArch: cycles simulated: 304793  inst.: 22358554 (ipc= 5.0) sim_rate=73790 (inst/sec) elapsed = 0:0:05:03 / Tue Jan 29 18:07:55 2019
GPGPU-Sim uArch: cycles simulated: 305793  inst.: 22362954 (ipc= 4.9) sim_rate=73562 (inst/sec) elapsed = 0:0:05:04 / Tue Jan 29 18:07:56 2019
GPGPU-Sim uArch: cycles simulated: 306793  inst.: 22368106 (ipc= 4.9) sim_rate=73338 (inst/sec) elapsed = 0:0:05:05 / Tue Jan 29 18:07:57 2019
GPGPU-Sim uArch: cycles simulated: 307793  inst.: 22371658 (ipc= 4.7) sim_rate=73109 (inst/sec) elapsed = 0:0:05:06 / Tue Jan 29 18:07:58 2019
GPGPU-Sim uArch: cycles simulated: 309293  inst.: 22377658 (ipc= 4.6) sim_rate=72891 (inst/sec) elapsed = 0:0:05:07 / Tue Jan 29 18:07:59 2019
GPGPU-Sim uArch: cycles simulated: 310293  inst.: 22383306 (ipc= 4.7) sim_rate=72673 (inst/sec) elapsed = 0:0:05:08 / Tue Jan 29 18:08:00 2019
GPGPU-Sim uArch: cycles simulated: 311293  inst.: 22390906 (ipc= 5.0) sim_rate=72462 (inst/sec) elapsed = 0:0:05:09 / Tue Jan 29 18:08:01 2019
GPGPU-Sim uArch: cycles simulated: 312293  inst.: 22419018 (ipc= 7.0) sim_rate=72319 (inst/sec) elapsed = 0:0:05:10 / Tue Jan 29 18:08:02 2019
GPGPU-Sim uArch: cycles simulated: 312793  inst.: 22437290 (ipc= 8.2) sim_rate=72145 (inst/sec) elapsed = 0:0:05:11 / Tue Jan 29 18:08:03 2019
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(6,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 313793  inst.: 22473866 (ipc=10.4) sim_rate=72031 (inst/sec) elapsed = 0:0:05:12 / Tue Jan 29 18:08:04 2019
GPGPU-Sim uArch: cycles simulated: 314793  inst.: 22510474 (ipc=12.3) sim_rate=71918 (inst/sec) elapsed = 0:0:05:13 / Tue Jan 29 18:08:05 2019
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 315793  inst.: 22547034 (ipc=13.9) sim_rate=71805 (inst/sec) elapsed = 0:0:05:14 / Tue Jan 29 18:08:06 2019
GPGPU-Sim uArch: cycles simulated: 316793  inst.: 22583594 (ipc=15.3) sim_rate=71693 (inst/sec) elapsed = 0:0:05:15 / Tue Jan 29 18:08:07 2019
GPGPU-Sim uArch: cycles simulated: 317793  inst.: 22619530 (ipc=16.5) sim_rate=71580 (inst/sec) elapsed = 0:0:05:16 / Tue Jan 29 18:08:08 2019
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(0,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 318793  inst.: 22654890 (ipc=17.6) sim_rate=71466 (inst/sec) elapsed = 0:0:05:17 / Tue Jan 29 18:08:09 2019
GPGPU-Sim uArch: cycles simulated: 319793  inst.: 22686842 (ipc=18.3) sim_rate=71342 (inst/sec) elapsed = 0:0:05:18 / Tue Jan 29 18:08:10 2019
GPGPU-Sim uArch: cycles simulated: 321293  inst.: 22724634 (ipc=18.8) sim_rate=71237 (inst/sec) elapsed = 0:0:05:19 / Tue Jan 29 18:08:11 2019
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(0,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 322293  inst.: 22753898 (ipc=19.3) sim_rate=71105 (inst/sec) elapsed = 0:0:05:20 / Tue Jan 29 18:08:12 2019
GPGPU-Sim uArch: cycles simulated: 323793  inst.: 22798682 (ipc=20.0) sim_rate=71023 (inst/sec) elapsed = 0:0:05:21 / Tue Jan 29 18:08:13 2019
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(4,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 325293  inst.: 22843866 (ipc=20.6) sim_rate=70943 (inst/sec) elapsed = 0:0:05:22 / Tue Jan 29 18:08:14 2019
GPGPU-Sim uArch: cycles simulated: 326793  inst.: 22888730 (ipc=21.2) sim_rate=70862 (inst/sec) elapsed = 0:0:05:23 / Tue Jan 29 18:08:15 2019
GPGPU-Sim uArch: cycles simulated: 327793  inst.: 22919194 (ipc=21.5) sim_rate=70738 (inst/sec) elapsed = 0:0:05:24 / Tue Jan 29 18:08:16 2019
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(7,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 329293  inst.: 22964010 (ipc=21.9) sim_rate=70658 (inst/sec) elapsed = 0:0:05:25 / Tue Jan 29 18:08:17 2019
GPGPU-Sim uArch: cycles simulated: 330793  inst.: 23006426 (ipc=22.3) sim_rate=70571 (inst/sec) elapsed = 0:0:05:26 / Tue Jan 29 18:08:18 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30541,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 331793  inst.: 23014842 (ipc=21.8) sim_rate=70381 (inst/sec) elapsed = 0:0:05:27 / Tue Jan 29 18:08:19 2019
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(10,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32473,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 333293  inst.: 23034282 (ipc=21.4) sim_rate=70226 (inst/sec) elapsed = 0:0:05:28 / Tue Jan 29 18:08:20 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32586,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32601,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32607,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32621,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32631,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32640,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32651,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32676,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32685,300793), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 1.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 32686
gpu_sim_insn = 696256
gpu_ipc =      21.3014
gpu_tot_sim_cycle = 333479
gpu_tot_sim_insn = 23034730
gpu_tot_ipc =      69.0740
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 74026
gpu_stall_icnt2sh    = 166949
gpu_total_sim_rate=70014

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 457950
	L1I_total_cache_misses = 9515
	L1I_total_cache_miss_rate = 0.0208
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5932
L1D_cache:
	L1D_cache_core[0]: Access = 3659, Miss = 2273, Miss_rate = 0.621, Pending_hits = 195, Reservation_fails = 13375
	L1D_cache_core[1]: Access = 3434, Miss = 2223, Miss_rate = 0.647, Pending_hits = 145, Reservation_fails = 14918
	L1D_cache_core[2]: Access = 3260, Miss = 1866, Miss_rate = 0.572, Pending_hits = 144, Reservation_fails = 14185
	L1D_cache_core[3]: Access = 3388, Miss = 2198, Miss_rate = 0.649, Pending_hits = 122, Reservation_fails = 13992
	L1D_cache_core[4]: Access = 3501, Miss = 2200, Miss_rate = 0.628, Pending_hits = 174, Reservation_fails = 13595
	L1D_cache_core[5]: Access = 3371, Miss = 2135, Miss_rate = 0.633, Pending_hits = 174, Reservation_fails = 13869
	L1D_cache_core[6]: Access = 3339, Miss = 2026, Miss_rate = 0.607, Pending_hits = 183, Reservation_fails = 14419
	L1D_cache_core[7]: Access = 3163, Miss = 1912, Miss_rate = 0.604, Pending_hits = 156, Reservation_fails = 14580
	L1D_cache_core[8]: Access = 3339, Miss = 2198, Miss_rate = 0.658, Pending_hits = 139, Reservation_fails = 14363
	L1D_cache_core[9]: Access = 3723, Miss = 2360, Miss_rate = 0.634, Pending_hits = 146, Reservation_fails = 12762
	L1D_cache_core[10]: Access = 3531, Miss = 2244, Miss_rate = 0.636, Pending_hits = 154, Reservation_fails = 13505
	L1D_cache_core[11]: Access = 3580, Miss = 2225, Miss_rate = 0.622, Pending_hits = 196, Reservation_fails = 13510
	L1D_cache_core[12]: Access = 3644, Miss = 2321, Miss_rate = 0.637, Pending_hits = 155, Reservation_fails = 12672
	L1D_cache_core[13]: Access = 3803, Miss = 2325, Miss_rate = 0.611, Pending_hits = 210, Reservation_fails = 11244
	L1D_cache_core[14]: Access = 3531, Miss = 2290, Miss_rate = 0.649, Pending_hits = 190, Reservation_fails = 13506
	L1D_total_cache_accesses = 52266
	L1D_total_cache_misses = 32796
	L1D_total_cache_miss_rate = 0.6275
	L1D_total_cache_pending_hits = 2483
	L1D_total_cache_reservation_fails = 204495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 18231
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 192363
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18214
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12132
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 448435
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9515
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5932
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21005, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 800, 800, 800, 800, 800, 800, 800, 800, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 
gpgpu_n_tot_thrd_icount = 27696480
gpgpu_n_tot_w_icount = 865515
gpgpu_n_stall_shd_mem = 361298
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32609
gpgpu_n_mem_write_global = 13834
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 614912
gpgpu_n_store_insn = 221344
gpgpu_n_shmem_insn = 7324821
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 574592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 133315
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227983
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:437053	W0_Idle:2861779	W0_Scoreboard:1731511	W1:1885	W2:1765	W3:1645	W4:1525	W5:1405	W6:1285	W7:1165	W8:1045	W9:925	W10:805	W11:685	W12:565	W13:445	W14:325	W15:185	W16:261425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:588435
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 260872 {8:32609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 996048 {72:13834,}
traffic_breakdown_coretomem[INST_ACC_R] = 20048 {8:2506,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4434824 {136:32609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110672 {8:13834,}
traffic_breakdown_memtocore[INST_ACC_R] = 340816 {136:2506,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 332 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 333478 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23069 	16158 	6037 	1194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23920 	5441 	3365 	4494 	4600 	3723 	3350 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5486 	18226 	8262 	650 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	3032 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	224 	66 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      4474     20717      4360     14939      3543      9836      2576
dram[1]:          0         0    none      none        4764      5489      8756      9806      4892      5087      4420      4327      3618      3303      2707      2541
dram[2]:          0         0    none      none        4726      5484      9938     13872      5133     24512      4724     19483      3589     12562      2551      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283      4951      4770      4283      4228      3571      3484      2566      2703
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      4116     19193      4281     12765      3419      8411      2549
dram[5]:          0         0    none      none        4811      5693      9503      9778      4885      4830      4329      4305      3599      3611      2700      2563
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       862      1395       587      1239       556      1000       311
dram[1]:          0         0         0         0       734       771       935       923       636       657       599       598       544       508       408       305
dram[2]:          0         0         0         0       757       907       843      1417       733      1330       622      1342       585      1227       309       865
dram[3]:          0         0         0         0       871       741       995       909       687       668       705       618       540       530       289       451
dram[4]:          0         0         0         0      1076       763      1372       760      1372       732      1390       595      1278       641       794       326
dram[5]:          0         0         0         0       745       803       891       947       689       654       613       679       557       577       456       313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333479 n_nop=332759 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00421
n_activity=4662 dram_eff=0.3012
bk0: 14a 333389i bk1: 8a 333447i bk2: 0a 333478i bk3: 0a 333478i bk4: 20a 333426i bk5: 20a 333429i bk6: 64a 333320i bk7: 64a 333245i bk8: 64a 333332i bk9: 64a 333315i bk10: 64a 333335i bk11: 64a 333318i bk12: 64a 333329i bk13: 64a 333310i bk14: 64a 333336i bk15: 64a 333322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00029687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333479 n_nop=332765 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004198
n_activity=3961 dram_eff=0.3534
bk0: 12a 333440i bk1: 8a 333450i bk2: 0a 333478i bk3: 0a 333479i bk4: 20a 333428i bk5: 20a 333427i bk6: 64a 333281i bk7: 64a 333265i bk8: 64a 333332i bk9: 64a 333293i bk10: 64a 333322i bk11: 64a 333321i bk12: 64a 333304i bk13: 64a 333273i bk14: 64a 333308i bk15: 64a 333310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00254889
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333479 n_nop=332761 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004222
n_activity=4629 dram_eff=0.3042
bk0: 12a 333440i bk1: 8a 333449i bk2: 0a 333476i bk3: 0a 333476i bk4: 20a 333423i bk5: 24a 333420i bk6: 64a 333307i bk7: 64a 333327i bk8: 64a 333328i bk9: 64a 333308i bk10: 64a 333333i bk11: 64a 333340i bk12: 64a 333328i bk13: 64a 333319i bk14: 64a 333328i bk15: 64a 333324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000500781
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333479 n_nop=332765 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004198
n_activity=4081 dram_eff=0.3431
bk0: 8a 333446i bk1: 8a 333448i bk2: 0a 333478i bk3: 0a 333483i bk4: 20a 333431i bk5: 24a 333423i bk6: 64a 333293i bk7: 64a 333275i bk8: 64a 333325i bk9: 64a 333323i bk10: 64a 333326i bk11: 64a 333320i bk12: 64a 333321i bk13: 64a 333285i bk14: 64a 333319i bk15: 64a 333288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00325358
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333479 n_nop=332765 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004198
n_activity=4557 dram_eff=0.3072
bk0: 8a 333448i bk1: 8a 333448i bk2: 0a 333477i bk3: 0a 333479i bk4: 20a 333427i bk5: 24a 333416i bk6: 64a 333324i bk7: 64a 333306i bk8: 64a 333331i bk9: 64a 333299i bk10: 64a 333338i bk11: 64a 333330i bk12: 64a 333334i bk13: 64a 333327i bk14: 64a 333328i bk15: 64a 333318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000485788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333479 n_nop=332765 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004198
n_activity=4059 dram_eff=0.3449
bk0: 8a 333450i bk1: 8a 333450i bk2: 0a 333478i bk3: 0a 333479i bk4: 20a 333427i bk5: 24a 333418i bk6: 64a 333285i bk7: 64a 333233i bk8: 64a 333323i bk9: 64a 333302i bk10: 64a 333334i bk11: 64a 333315i bk12: 64a 333290i bk13: 64a 333317i bk14: 64a 333299i bk15: 64a 333309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00289374

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5615, Miss = 177, Miss_rate = 0.032, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 3446, Miss = 174, Miss_rate = 0.050, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 3721, Miss = 176, Miss_rate = 0.047, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 3476, Miss = 174, Miss_rate = 0.050, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 3547, Miss = 176, Miss_rate = 0.050, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5650, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 3459, Miss = 174, Miss_rate = 0.050, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 3748, Miss = 176, Miss_rate = 0.047, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5479, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 3584, Miss = 176, Miss_rate = 0.049, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 3609, Miss = 174, Miss_rate = 0.048, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 3630, Miss = 176, Miss_rate = 0.048, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 48964
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0429
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13834
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2443
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=189454
icnt_total_pkts_simt_to_mem=76632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.95058
	minimum = 6
	maximum = 24
Network latency average = 7.89867
	minimum = 6
	maximum = 24
Slowest packet = 95521
Flit latency average = 6.2085
	minimum = 6
	maximum = 24
Slowest flit = 259545
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00272854
	minimum = 0 (at node 2)
	maximum = 0.00740378 (at node 22)
Accepted packet rate average = 0.00272854
	minimum = 0 (at node 2)
	maximum = 0.00740378 (at node 22)
Injected flit rate average = 0.00741285
	minimum = 0 (at node 2)
	maximum = 0.027963 (at node 22)
Accepted flit rate average= 0.00741285
	minimum = 0 (at node 2)
	maximum = 0.0131861 (at node 0)
Injected packet length average = 2.71678
Accepted packet length average = 2.71678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5905 (14 samples)
	minimum = 6 (14 samples)
	maximum = 288.929 (14 samples)
Network latency average = 16.3024 (14 samples)
	minimum = 6 (14 samples)
	maximum = 208.143 (14 samples)
Flit latency average = 10.8991 (14 samples)
	minimum = 6 (14 samples)
	maximum = 207.071 (14 samples)
Fragmentation average = 0.0158533 (14 samples)
	minimum = 0 (14 samples)
	maximum = 75.2143 (14 samples)
Injected packet rate average = 0.0203378 (14 samples)
	minimum = 0.0136501 (14 samples)
	maximum = 0.0312946 (14 samples)
Accepted packet rate average = 0.0203378 (14 samples)
	minimum = 0.0136501 (14 samples)
	maximum = 0.0312946 (14 samples)
Injected flit rate average = 0.0553013 (14 samples)
	minimum = 0.0221653 (14 samples)
	maximum = 0.139221 (14 samples)
Accepted flit rate average = 0.0553013 (14 samples)
	minimum = 0.0276648 (14 samples)
	maximum = 0.0872327 (14 samples)
Injected packet size average = 2.71914 (14 samples)
Accepted packet size average = 2.71914 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 29 sec (329 sec)
gpgpu_simulation_rate = 70014 (inst/sec)
gpgpu_simulation_rate = 1013 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,333479)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,333479)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,333479)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,333479)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,333479)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,333479)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,333479)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1,0,0) tid=(3,10,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1,1,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 333979  inst.: 23417578 (ipc=765.7) sim_rate=70747 (inst/sec) elapsed = 0:0:05:31 / Tue Jan 29 18:08:23 2019
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(10,7,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 334479  inst.: 23670506 (ipc=635.8) sim_rate=71296 (inst/sec) elapsed = 0:0:05:32 / Tue Jan 29 18:08:24 2019
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1,0,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 334979  inst.: 23762378 (ipc=485.1) sim_rate=71144 (inst/sec) elapsed = 0:0:05:34 / Tue Jan 29 18:08:26 2019
GPGPU-Sim uArch: cycles simulated: 335479  inst.: 23815786 (ipc=390.5) sim_rate=71091 (inst/sec) elapsed = 0:0:05:35 / Tue Jan 29 18:08:27 2019
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(6,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 335979  inst.: 23891562 (ipc=342.7) sim_rate=71105 (inst/sec) elapsed = 0:0:05:36 / Tue Jan 29 18:08:28 2019
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(8,6,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 336479  inst.: 23972842 (ipc=312.7) sim_rate=71136 (inst/sec) elapsed = 0:0:05:37 / Tue Jan 29 18:08:29 2019
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(4,2,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 336979  inst.: 24033706 (ipc=285.4) sim_rate=71105 (inst/sec) elapsed = 0:0:05:38 / Tue Jan 29 18:08:30 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3875,333479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3876,333479)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(10,2,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3984,333479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3985,333479)
GPGPU-Sim uArch: cycles simulated: 337479  inst.: 24138026 (ipc=275.8) sim_rate=71203 (inst/sec) elapsed = 0:0:05:39 / Tue Jan 29 18:08:31 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4068,333479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4069,333479)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4112,333479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4113,333479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4116,333479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4117,333479)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(4,8,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4259,333479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4260,333479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4268,333479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4269,333479)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(4,5,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4463,333479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4464,333479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4489,333479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4490,333479)
GPGPU-Sim uArch: cycles simulated: 337979  inst.: 24353066 (ipc=293.0) sim_rate=71626 (inst/sec) elapsed = 0:0:05:40 / Tue Jan 29 18:08:32 2019
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(8,5,0) tid=(3,12,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(5,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 338479  inst.: 24643466 (ipc=321.7) sim_rate=72056 (inst/sec) elapsed = 0:0:05:42 / Tue Jan 29 18:08:34 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5097,333479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5098,333479)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5098,333479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5099,333479)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5232,333479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5233,333479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5250,333479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5251,333479)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5267,333479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5268,333479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5289,333479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5290,333479)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,5,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5347,333479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5348,333479)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(10,5,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 338979  inst.: 24928778 (ipc=344.4) sim_rate=72467 (inst/sec) elapsed = 0:0:05:44 / Tue Jan 29 18:08:36 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5591,333479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5592,333479)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5729,333479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5730,333479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5766,333479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5767,333479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5768,333479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5769,333479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5851,333479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5852,333479)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(4,6,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 339479  inst.: 25149450 (ipc=352.5) sim_rate=72686 (inst/sec) elapsed = 0:0:05:46 / Tue Jan 29 18:08:38 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6107,333479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6108,333479)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6127,333479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6128,333479)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,9,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6169,333479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6170,333479)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6219,333479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6220,333479)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6235,333479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6236,333479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6285,333479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6286,333479)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6289,333479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(6290,333479)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6368,333479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6369,333479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6385,333479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6386,333479)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6393,333479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6394,333479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6407,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6421,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6441,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6445,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6480,333479), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 339979  inst.: 25398890 (ipc=363.7) sim_rate=73195 (inst/sec) elapsed = 0:0:05:47 / Tue Jan 29 18:08:39 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6505,333479), 5 CTAs running
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(9,9,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6579,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6587,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6624,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6647,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6679,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6725,333479), 4 CTAs running
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(7,8,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6757,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6763,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6775,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6805,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6811,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6865,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6899,333479), 5 CTAs running
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(7,8,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6917,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6947,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6979,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6997,333479), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 340479  inst.: 25664682 (ipc=375.7) sim_rate=73537 (inst/sec) elapsed = 0:0:05:49 / Tue Jan 29 18:08:41 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7000,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7001,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7002,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7003,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7003,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7035,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7039,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7111,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7147,333479), 2 CTAs running
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,8,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7223,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7258,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7279,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7281,333479), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7299,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7334,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7335,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7381,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7398,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7400,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7402,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7407,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7423,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7427,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7432,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7453,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7458,333479), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7459,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7478,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7497,333479), 3 CTAs running
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(1,10,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 340979  inst.: 25826986 (ipc=372.3) sim_rate=73791 (inst/sec) elapsed = 0:0:05:50 / Tue Jan 29 18:08:42 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7504,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7544,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7562,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7581,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7582,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7586,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7601,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7603,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7613,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7636,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7647,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7690,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7713,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7747,333479), 1 CTAs running
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(5,10,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7845,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7870,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7928,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 341479  inst.: 26012138 (ipc=372.2) sim_rate=74108 (inst/sec) elapsed = 0:0:05:51 / Tue Jan 29 18:08:43 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8031,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(8,10,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8173,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8206,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8255,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8304,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8343,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8383,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8399,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8443,333479), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 341979  inst.: 26095114 (ipc=360.0) sim_rate=74133 (inst/sec) elapsed = 0:0:05:52 / Tue Jan 29 18:08:44 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8519,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8542,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8548,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8591,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8605,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8624,333479), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8717,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8883,333479), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8997,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(7,10,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9134,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9192,333479), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9450,333479), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 13.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 9451
gpu_sim_insn = 3097600
gpu_ipc =     327.7537
gpu_tot_sim_cycle = 342930
gpu_tot_sim_insn = 26132330
gpu_tot_ipc =      76.2031
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 88171
gpu_stall_icnt2sh    = 195898
gpu_total_sim_rate=74029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 507962
	L1I_total_cache_misses = 11127
	L1I_total_cache_miss_rate = 0.0219
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7036
L1D_cache:
	L1D_cache_core[0]: Access = 4107, Miss = 2580, Miss_rate = 0.628, Pending_hits = 195, Reservation_fails = 16898
	L1D_cache_core[1]: Access = 4074, Miss = 2585, Miss_rate = 0.635, Pending_hits = 166, Reservation_fails = 17270
	L1D_cache_core[2]: Access = 4028, Miss = 2317, Miss_rate = 0.575, Pending_hits = 176, Reservation_fails = 16389
	L1D_cache_core[3]: Access = 4092, Miss = 2618, Miss_rate = 0.640, Pending_hits = 134, Reservation_fails = 16034
	L1D_cache_core[4]: Access = 4205, Miss = 2670, Miss_rate = 0.635, Pending_hits = 190, Reservation_fails = 15880
	L1D_cache_core[5]: Access = 3755, Miss = 2390, Miss_rate = 0.636, Pending_hits = 193, Reservation_fails = 16936
	L1D_cache_core[6]: Access = 3787, Miss = 2332, Miss_rate = 0.616, Pending_hits = 187, Reservation_fails = 17530
	L1D_cache_core[7]: Access = 3547, Miss = 2169, Miss_rate = 0.612, Pending_hits = 173, Reservation_fails = 17764
	L1D_cache_core[8]: Access = 3723, Miss = 2454, Miss_rate = 0.659, Pending_hits = 144, Reservation_fails = 17883
	L1D_cache_core[9]: Access = 4235, Miss = 2695, Miss_rate = 0.636, Pending_hits = 174, Reservation_fails = 16345
	L1D_cache_core[10]: Access = 3979, Miss = 2569, Miss_rate = 0.646, Pending_hits = 164, Reservation_fails = 16863
	L1D_cache_core[11]: Access = 3964, Miss = 2512, Miss_rate = 0.634, Pending_hits = 203, Reservation_fails = 17087
	L1D_cache_core[12]: Access = 4092, Miss = 2593, Miss_rate = 0.634, Pending_hits = 182, Reservation_fails = 15432
	L1D_cache_core[13]: Access = 4443, Miss = 2766, Miss_rate = 0.623, Pending_hits = 225, Reservation_fails = 14251
	L1D_cache_core[14]: Access = 3979, Miss = 2584, Miss_rate = 0.649, Pending_hits = 225, Reservation_fails = 16559
	L1D_total_cache_accesses = 60010
	L1D_total_cache_misses = 37834
	L1D_total_cache_miss_rate = 0.6305
	L1D_total_cache_pending_hits = 2731
	L1D_total_cache_reservation_fails = 249121
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 21135
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 232863
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21118
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16258
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 496835
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11127
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7036
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21205, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 
gpgpu_n_tot_thrd_icount = 30794080
gpgpu_n_tot_w_icount = 962315
gpgpu_n_stall_shd_mem = 409796
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37545
gpgpu_n_mem_write_global = 15770
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 707840
gpgpu_n_store_insn = 252320
gpgpu_n_shmem_insn = 8378005
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 667520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 133315
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:529147	W0_Idle:2881477	W0_Scoreboard:1774487	W1:1885	W2:1765	W3:1645	W4:1525	W5:1405	W6:1285	W7:1165	W8:1045	W9:925	W10:805	W11:685	W12:565	W13:445	W14:325	W15:185	W16:261425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:685235
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 300360 {8:37545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1135440 {72:15770,}
traffic_breakdown_coretomem[INST_ACC_R] = 20632 {8:2579,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5106120 {136:37545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126160 {8:15770,}
traffic_breakdown_memtocore[INST_ACC_R] = 350744 {136:2579,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 339 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 342929 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25865 	18751 	7254 	1460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26225 	6410 	3979 	5270 	5441 	4260 	4233 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5849 	21451 	9485 	775 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	4968 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	231 	72 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      7463     20717      5369     14939      4433      9836      3278
dram[1]:          0         0    none      none        4764      5489      8756      9806      9615      7833     10052      5437      8963      4384      4333      3194
dram[2]:          0         0    none      none        4726      5484      9938     13872      8849     24512      5859     19483      4618     12562      3359      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283      8095      8483      5326      8976      4628      8158      3266      4207
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      6910     19193      5199     12765      4225      8411      3213
dram[5]:          0         0    none      none        4811      5693      9503      9778      9657      7514      9684      5390      8607      4692      4051      3238
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       587      1239       556      1000       315
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       598      1315       508      1317       340
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       622      1342       585      1227       415       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       705      1089       540      1152       341      1159
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       595      1278       641       794       326
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       679      1331       577      1233       346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342930 n_nop=342210 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.004094
n_activity=4662 dram_eff=0.3012
bk0: 14a 342840i bk1: 8a 342898i bk2: 0a 342929i bk3: 0a 342929i bk4: 20a 342877i bk5: 20a 342880i bk6: 64a 342771i bk7: 64a 342696i bk8: 64a 342783i bk9: 64a 342766i bk10: 64a 342786i bk11: 64a 342769i bk12: 64a 342780i bk13: 64a 342761i bk14: 64a 342787i bk15: 64a 342773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000288689
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342930 n_nop=342216 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004082
n_activity=3961 dram_eff=0.3534
bk0: 12a 342891i bk1: 8a 342901i bk2: 0a 342929i bk3: 0a 342930i bk4: 20a 342879i bk5: 20a 342878i bk6: 64a 342732i bk7: 64a 342716i bk8: 64a 342783i bk9: 64a 342744i bk10: 64a 342773i bk11: 64a 342772i bk12: 64a 342755i bk13: 64a 342724i bk14: 64a 342759i bk15: 64a 342761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00247864
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342930 n_nop=342212 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004106
n_activity=4629 dram_eff=0.3042
bk0: 12a 342891i bk1: 8a 342900i bk2: 0a 342927i bk3: 0a 342927i bk4: 20a 342874i bk5: 24a 342871i bk6: 64a 342758i bk7: 64a 342778i bk8: 64a 342779i bk9: 64a 342759i bk10: 64a 342784i bk11: 64a 342791i bk12: 64a 342779i bk13: 64a 342770i bk14: 64a 342779i bk15: 64a 342775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00048698
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342930 n_nop=342216 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004082
n_activity=4081 dram_eff=0.3431
bk0: 8a 342897i bk1: 8a 342899i bk2: 0a 342929i bk3: 0a 342934i bk4: 20a 342882i bk5: 24a 342874i bk6: 64a 342744i bk7: 64a 342726i bk8: 64a 342776i bk9: 64a 342774i bk10: 64a 342777i bk11: 64a 342771i bk12: 64a 342772i bk13: 64a 342736i bk14: 64a 342770i bk15: 64a 342739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00316391
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342930 n_nop=342216 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004082
n_activity=4557 dram_eff=0.3072
bk0: 8a 342899i bk1: 8a 342899i bk2: 0a 342928i bk3: 0a 342930i bk4: 20a 342878i bk5: 24a 342867i bk6: 64a 342775i bk7: 64a 342757i bk8: 64a 342782i bk9: 64a 342750i bk10: 64a 342789i bk11: 64a 342781i bk12: 64a 342785i bk13: 64a 342778i bk14: 64a 342779i bk15: 64a 342769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0004724
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342930 n_nop=342216 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004082
n_activity=4059 dram_eff=0.3449
bk0: 8a 342901i bk1: 8a 342901i bk2: 0a 342929i bk3: 0a 342930i bk4: 20a 342878i bk5: 24a 342869i bk6: 64a 342736i bk7: 64a 342684i bk8: 64a 342774i bk9: 64a 342753i bk10: 64a 342785i bk11: 64a 342766i bk12: 64a 342741i bk13: 64a 342768i bk14: 64a 342750i bk15: 64a 342760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00281399

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5639, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 4087, Miss = 174, Miss_rate = 0.043, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 4746, Miss = 176, Miss_rate = 0.037, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 4108, Miss = 174, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 4234, Miss = 176, Miss_rate = 0.042, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5650, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 4113, Miss = 174, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 4754, Miss = 176, Miss_rate = 0.037, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5479, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 4224, Miss = 176, Miss_rate = 0.042, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 4608, Miss = 174, Miss_rate = 0.038, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 4267, Miss = 176, Miss_rate = 0.041, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 55909
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0376
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15770
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2516
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=216435
icnt_total_pkts_simt_to_mem=87449
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.8549
	minimum = 6
	maximum = 1010
Network latency average = 42.9304
	minimum = 6
	maximum = 727
Slowest packet = 100330
Flit latency average = 24.8735
	minimum = 6
	maximum = 727
Slowest flit = 272523
Fragmentation average = 0.0953924
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0544328
	minimum = 0 (at node 20)
	maximum = 0.108454 (at node 17)
Accepted packet rate average = 0.0544328
	minimum = 0 (at node 20)
	maximum = 0.108454 (at node 17)
Injected flit rate average = 0.148125
	minimum = 0 (at node 20)
	maximum = 0.468628 (at node 17)
Accepted flit rate average= 0.148125
	minimum = 0 (at node 20)
	maximum = 0.263041 (at node 4)
Injected packet length average = 2.72124
Accepted packet length average = 2.72124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.8081 (15 samples)
	minimum = 6 (15 samples)
	maximum = 337 (15 samples)
Network latency average = 18.0776 (15 samples)
	minimum = 6 (15 samples)
	maximum = 242.733 (15 samples)
Flit latency average = 11.8308 (15 samples)
	minimum = 6 (15 samples)
	maximum = 241.733 (15 samples)
Fragmentation average = 0.0211559 (15 samples)
	minimum = 0 (15 samples)
	maximum = 83.9333 (15 samples)
Injected packet rate average = 0.0226108 (15 samples)
	minimum = 0.01274 (15 samples)
	maximum = 0.0364386 (15 samples)
Accepted packet rate average = 0.0226108 (15 samples)
	minimum = 0.01274 (15 samples)
	maximum = 0.0364386 (15 samples)
Injected flit rate average = 0.0614896 (15 samples)
	minimum = 0.0206876 (15 samples)
	maximum = 0.161182 (15 samples)
Accepted flit rate average = 0.0614896 (15 samples)
	minimum = 0.0258205 (15 samples)
	maximum = 0.0989532 (15 samples)
Injected packet size average = 2.71947 (15 samples)
Accepted packet size average = 2.71947 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 53 sec (353 sec)
gpgpu_simulation_rate = 74029 (inst/sec)
gpgpu_simulation_rate = 971 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,342930)
GPGPU-Sim uArch: cycles simulated: 343430  inst.: 26132586 (ipc= 0.5) sim_rate=74029 (inst/sec) elapsed = 0:0:05:53 / Tue Jan 29 18:08:45 2019
GPGPU-Sim uArch: cycles simulated: 346930  inst.: 26134026 (ipc= 0.4) sim_rate=73824 (inst/sec) elapsed = 0:0:05:54 / Tue Jan 29 18:08:46 2019
GPGPU-Sim uArch: cycles simulated: 350930  inst.: 26142388 (ipc= 1.3) sim_rate=73640 (inst/sec) elapsed = 0:0:05:55 / Tue Jan 29 18:08:47 2019
GPGPU-Sim uArch: cycles simulated: 354930  inst.: 26149310 (ipc= 1.4) sim_rate=73453 (inst/sec) elapsed = 0:0:05:56 / Tue Jan 29 18:08:48 2019
GPGPU-Sim uArch: cycles simulated: 358930  inst.: 26153672 (ipc= 1.3) sim_rate=73259 (inst/sec) elapsed = 0:0:05:57 / Tue Jan 29 18:08:49 2019
GPGPU-Sim uArch: cycles simulated: 362930  inst.: 26156464 (ipc= 1.2) sim_rate=73062 (inst/sec) elapsed = 0:0:05:58 / Tue Jan 29 18:08:50 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23087,342930), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 16 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 13.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 23088
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 366018
gpu_tot_sim_insn = 26158348
gpu_tot_ipc =      71.4674
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 88171
gpu_stall_icnt2sh    = 195898
gpu_total_sim_rate=73068

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 510008
	L1I_total_cache_misses = 11144
	L1I_total_cache_miss_rate = 0.0219
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7036
L1D_cache:
	L1D_cache_core[0]: Access = 4107, Miss = 2580, Miss_rate = 0.628, Pending_hits = 195, Reservation_fails = 16898
	L1D_cache_core[1]: Access = 4074, Miss = 2585, Miss_rate = 0.635, Pending_hits = 166, Reservation_fails = 17270
	L1D_cache_core[2]: Access = 4028, Miss = 2317, Miss_rate = 0.575, Pending_hits = 176, Reservation_fails = 16389
	L1D_cache_core[3]: Access = 4092, Miss = 2618, Miss_rate = 0.640, Pending_hits = 134, Reservation_fails = 16034
	L1D_cache_core[4]: Access = 4205, Miss = 2670, Miss_rate = 0.635, Pending_hits = 190, Reservation_fails = 15880
	L1D_cache_core[5]: Access = 3755, Miss = 2390, Miss_rate = 0.636, Pending_hits = 193, Reservation_fails = 16936
	L1D_cache_core[6]: Access = 3787, Miss = 2332, Miss_rate = 0.616, Pending_hits = 187, Reservation_fails = 17530
	L1D_cache_core[7]: Access = 3547, Miss = 2169, Miss_rate = 0.612, Pending_hits = 173, Reservation_fails = 17764
	L1D_cache_core[8]: Access = 3723, Miss = 2454, Miss_rate = 0.659, Pending_hits = 144, Reservation_fails = 17883
	L1D_cache_core[9]: Access = 4235, Miss = 2695, Miss_rate = 0.636, Pending_hits = 174, Reservation_fails = 16345
	L1D_cache_core[10]: Access = 3979, Miss = 2569, Miss_rate = 0.646, Pending_hits = 164, Reservation_fails = 16863
	L1D_cache_core[11]: Access = 3964, Miss = 2512, Miss_rate = 0.634, Pending_hits = 203, Reservation_fails = 17087
	L1D_cache_core[12]: Access = 4092, Miss = 2593, Miss_rate = 0.634, Pending_hits = 182, Reservation_fails = 15432
	L1D_cache_core[13]: Access = 4474, Miss = 2782, Miss_rate = 0.622, Pending_hits = 225, Reservation_fails = 14251
	L1D_cache_core[14]: Access = 3979, Miss = 2584, Miss_rate = 0.649, Pending_hits = 225, Reservation_fails = 16559
	L1D_total_cache_accesses = 60041
	L1D_total_cache_misses = 37850
	L1D_total_cache_miss_rate = 0.6304
	L1D_total_cache_pending_hits = 2731
	L1D_total_cache_reservation_fails = 249121
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 21141
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 232863
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21124
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16258
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 498864
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11144
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7036
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21205, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 
gpgpu_n_tot_thrd_icount = 30910880
gpgpu_n_tot_w_icount = 965965
gpgpu_n_stall_shd_mem = 410342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37561
gpgpu_n_mem_write_global = 15785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 708096
gpgpu_n_store_insn = 252560
gpgpu_n_shmem_insn = 8382806
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 667616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 133861
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:529147	W0_Idle:2909412	W0_Scoreboard:1789106	W1:2262	W2:2118	W3:1974	W4:1830	W5:1686	W6:1542	W7:1398	W8:1254	W9:1110	W10:966	W11:822	W12:678	W13:534	W14:390	W15:222	W16:261944	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:685235
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 300488 {8:37561,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1136520 {72:15785,}
traffic_breakdown_coretomem[INST_ACC_R] = 20768 {8:2596,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5108296 {136:37561,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126280 {8:15785,}
traffic_breakdown_memtocore[INST_ACC_R] = 353056 {136:2596,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 339 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 366017 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25896 	18751 	7254 	1460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26273 	6410 	3979 	5270 	5441 	4260 	4233 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5865 	21451 	9485 	775 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	4983 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	243 	72 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      7463     20717      5369     14939      4433      9836      3278
dram[1]:          0         0    none      none        4764      5489      8756      9806      9659      7833     10052      5437      8963      4384      4333      3194
dram[2]:          0         0    none      none        4726      5484      9938     13872      8849     24512      5859     19483      4618     12562      3359      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283      8095      8527      5326      8976      4628      8158      3266      4207
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      6910     19193      5199     12765      4225      8411      3213
dram[5]:          0         0    none      none        4811      5693      9503      9778      9705      7514      9684      5390      8607      4692      4051      3238
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       587      1239       556      1000       315
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       598      1315       508      1317       340
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       622      1342       585      1227       415       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       705      1089       540      1152       341      1159
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       595      1278       641       794       326
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       679      1331       577      1233       346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366018 n_nop=365298 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.003836
n_activity=4662 dram_eff=0.3012
bk0: 14a 365928i bk1: 8a 365986i bk2: 0a 366017i bk3: 0a 366017i bk4: 20a 365965i bk5: 20a 365968i bk6: 64a 365859i bk7: 64a 365784i bk8: 64a 365871i bk9: 64a 365854i bk10: 64a 365874i bk11: 64a 365857i bk12: 64a 365868i bk13: 64a 365849i bk14: 64a 365875i bk15: 64a 365861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000270479
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366018 n_nop=365304 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003825
n_activity=3961 dram_eff=0.3534
bk0: 12a 365979i bk1: 8a 365989i bk2: 0a 366017i bk3: 0a 366018i bk4: 20a 365967i bk5: 20a 365966i bk6: 64a 365820i bk7: 64a 365804i bk8: 64a 365871i bk9: 64a 365832i bk10: 64a 365861i bk11: 64a 365860i bk12: 64a 365843i bk13: 64a 365812i bk14: 64a 365847i bk15: 64a 365849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00232229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366018 n_nop=365300 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003847
n_activity=4629 dram_eff=0.3042
bk0: 12a 365979i bk1: 8a 365988i bk2: 0a 366015i bk3: 0a 366015i bk4: 20a 365962i bk5: 24a 365959i bk6: 64a 365846i bk7: 64a 365866i bk8: 64a 365867i bk9: 64a 365847i bk10: 64a 365872i bk11: 64a 365879i bk12: 64a 365867i bk13: 64a 365858i bk14: 64a 365867i bk15: 64a 365863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456262
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366018 n_nop=365304 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003825
n_activity=4081 dram_eff=0.3431
bk0: 8a 365985i bk1: 8a 365987i bk2: 0a 366017i bk3: 0a 366022i bk4: 20a 365970i bk5: 24a 365962i bk6: 64a 365832i bk7: 64a 365814i bk8: 64a 365864i bk9: 64a 365862i bk10: 64a 365865i bk11: 64a 365859i bk12: 64a 365860i bk13: 64a 365824i bk14: 64a 365858i bk15: 64a 365827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00296434
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366018 n_nop=365304 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003825
n_activity=4557 dram_eff=0.3072
bk0: 8a 365987i bk1: 8a 365987i bk2: 0a 366016i bk3: 0a 366018i bk4: 20a 365966i bk5: 24a 365955i bk6: 64a 365863i bk7: 64a 365845i bk8: 64a 365870i bk9: 64a 365838i bk10: 64a 365877i bk11: 64a 365869i bk12: 64a 365873i bk13: 64a 365866i bk14: 64a 365867i bk15: 64a 365857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000442601
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366018 n_nop=365304 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003825
n_activity=4059 dram_eff=0.3449
bk0: 8a 365989i bk1: 8a 365989i bk2: 0a 366017i bk3: 0a 366018i bk4: 20a 365966i bk5: 24a 365957i bk6: 64a 365824i bk7: 64a 365772i bk8: 64a 365862i bk9: 64a 365841i bk10: 64a 365873i bk11: 64a 365854i bk12: 64a 365829i bk13: 64a 365856i bk14: 64a 365838i bk15: 64a 365848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00263648

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5641, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 4089, Miss = 174, Miss_rate = 0.043, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 4758, Miss = 176, Miss_rate = 0.037, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 4110, Miss = 174, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 4236, Miss = 176, Miss_rate = 0.042, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5651, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 4115, Miss = 174, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 4764, Miss = 176, Miss_rate = 0.037, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5481, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 4224, Miss = 176, Miss_rate = 0.042, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 4621, Miss = 174, Miss_rate = 0.038, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 4267, Miss = 176, Miss_rate = 0.041, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 55957
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0376
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15785
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2533
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=216615
icnt_total_pkts_simt_to_mem=87527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 111819
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 304071
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154
	minimum = 0 (at node 0)
	maximum = 0.002079 (at node 13)
Accepted packet rate average = 0.000154
	minimum = 0 (at node 0)
	maximum = 0.002079 (at node 13)
Injected flit rate average = 0.000413875
	minimum = 0 (at node 0)
	maximum = 0.00337838 (at node 13)
Accepted flit rate average= 0.000413875
	minimum = 0 (at node 0)
	maximum = 0.00779626 (at node 13)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6762 (16 samples)
	minimum = 6 (16 samples)
	maximum = 316.562 (16 samples)
Network latency average = 17.4288 (16 samples)
	minimum = 6 (16 samples)
	maximum = 228.188 (16 samples)
Flit latency average = 11.4666 (16 samples)
	minimum = 6 (16 samples)
	maximum = 227.062 (16 samples)
Fragmentation average = 0.0198336 (16 samples)
	minimum = 0 (16 samples)
	maximum = 78.6875 (16 samples)
Injected packet rate average = 0.0212073 (16 samples)
	minimum = 0.0119438 (16 samples)
	maximum = 0.0342911 (16 samples)
Accepted packet rate average = 0.0212073 (16 samples)
	minimum = 0.0119438 (16 samples)
	maximum = 0.0342911 (16 samples)
Injected flit rate average = 0.0576723 (16 samples)
	minimum = 0.0193947 (16 samples)
	maximum = 0.151319 (16 samples)
Accepted flit rate average = 0.0576723 (16 samples)
	minimum = 0.0242067 (16 samples)
	maximum = 0.0932559 (16 samples)
Injected packet size average = 2.71946 (16 samples)
Accepted packet size average = 2.71946 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 58 sec (358 sec)
gpgpu_simulation_rate = 73068 (inst/sec)
gpgpu_simulation_rate = 1022 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,366018)
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,366018)
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,366018)
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,366018)
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,366018)
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,366018)
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,366018)
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,366018)
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,366018)
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,366018)
GPGPU-Sim uArch: cycles simulated: 366518  inst.: 26163196 (ipc= 9.7) sim_rate=72877 (inst/sec) elapsed = 0:0:05:59 / Tue Jan 29 18:08:51 2019
GPGPU-Sim uArch: cycles simulated: 368018  inst.: 26169852 (ipc= 5.8) sim_rate=72694 (inst/sec) elapsed = 0:0:06:00 / Tue Jan 29 18:08:52 2019
GPGPU-Sim uArch: cycles simulated: 370018  inst.: 26177804 (ipc= 4.9) sim_rate=72514 (inst/sec) elapsed = 0:0:06:01 / Tue Jan 29 18:08:53 2019
GPGPU-Sim uArch: cycles simulated: 371518  inst.: 26184908 (ipc= 4.8) sim_rate=72334 (inst/sec) elapsed = 0:0:06:02 / Tue Jan 29 18:08:54 2019
GPGPU-Sim uArch: cycles simulated: 373518  inst.: 26192716 (ipc= 4.6) sim_rate=72156 (inst/sec) elapsed = 0:0:06:03 / Tue Jan 29 18:08:55 2019
GPGPU-Sim uArch: cycles simulated: 375018  inst.: 26201980 (ipc= 4.8) sim_rate=71983 (inst/sec) elapsed = 0:0:06:04 / Tue Jan 29 18:08:56 2019
GPGPU-Sim uArch: cycles simulated: 376518  inst.: 26225788 (ipc= 6.4) sim_rate=71851 (inst/sec) elapsed = 0:0:06:05 / Tue Jan 29 18:08:57 2019
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 378018  inst.: 26270636 (ipc= 9.4) sim_rate=71777 (inst/sec) elapsed = 0:0:06:06 / Tue Jan 29 18:08:58 2019
GPGPU-Sim uArch: cycles simulated: 379518  inst.: 26320444 (ipc=12.0) sim_rate=71717 (inst/sec) elapsed = 0:0:06:07 / Tue Jan 29 18:08:59 2019
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 381518  inst.: 26386892 (ipc=14.7) sim_rate=71703 (inst/sec) elapsed = 0:0:06:08 / Tue Jan 29 18:09:00 2019
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(6,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 383018  inst.: 26434140 (ipc=16.2) sim_rate=71637 (inst/sec) elapsed = 0:0:06:09 / Tue Jan 29 18:09:01 2019
GPGPU-Sim uArch: cycles simulated: 384518  inst.: 26478316 (ipc=17.3) sim_rate=71563 (inst/sec) elapsed = 0:0:06:10 / Tue Jan 29 18:09:02 2019
GPGPU-Sim uArch: cycles simulated: 386018  inst.: 26514060 (ipc=17.8) sim_rate=71466 (inst/sec) elapsed = 0:0:06:11 / Tue Jan 29 18:09:03 2019
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(5,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 387518  inst.: 26554188 (ipc=18.4) sim_rate=71382 (inst/sec) elapsed = 0:0:06:12 / Tue Jan 29 18:09:04 2019
GPGPU-Sim uArch: cycles simulated: 389018  inst.: 26595196 (ipc=19.0) sim_rate=71300 (inst/sec) elapsed = 0:0:06:13 / Tue Jan 29 18:09:05 2019
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(9,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 390518  inst.: 26636396 (ipc=19.5) sim_rate=71220 (inst/sec) elapsed = 0:0:06:14 / Tue Jan 29 18:09:06 2019
GPGPU-Sim uArch: cycles simulated: 392018  inst.: 26677308 (ipc=20.0) sim_rate=71139 (inst/sec) elapsed = 0:0:06:15 / Tue Jan 29 18:09:07 2019
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(5,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 394018  inst.: 26731308 (ipc=20.5) sim_rate=71093 (inst/sec) elapsed = 0:0:06:16 / Tue Jan 29 18:09:08 2019
GPGPU-Sim uArch: cycles simulated: 395518  inst.: 26761980 (ipc=20.5) sim_rate=70986 (inst/sec) elapsed = 0:0:06:17 / Tue Jan 29 18:09:09 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30142,366018), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30581,366018), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30594,366018), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30599,366018), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 397018  inst.: 26779548 (ipc=20.0) sim_rate=70845 (inst/sec) elapsed = 0:0:06:18 / Tue Jan 29 18:09:10 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32579,366018), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32586,366018), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32594,366018), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32602,366018), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32611,366018), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32620,366018), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 4.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 32621
gpu_sim_insn = 632960
gpu_ipc =      19.4035
gpu_tot_sim_cycle = 398639
gpu_tot_sim_insn = 26791308
gpu_tot_ipc =      67.2069
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 88171
gpu_stall_icnt2sh    = 195918
gpu_total_sim_rate=70876

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 532587
	L1I_total_cache_misses = 11463
	L1I_total_cache_miss_rate = 0.0215
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7036
L1D_cache:
	L1D_cache_core[0]: Access = 4186, Miss = 2628, Miss_rate = 0.628, Pending_hits = 195, Reservation_fails = 16898
	L1D_cache_core[1]: Access = 4153, Miss = 2633, Miss_rate = 0.634, Pending_hits = 166, Reservation_fails = 17270
	L1D_cache_core[2]: Access = 4107, Miss = 2365, Miss_rate = 0.576, Pending_hits = 176, Reservation_fails = 16389
	L1D_cache_core[3]: Access = 4171, Miss = 2666, Miss_rate = 0.639, Pending_hits = 134, Reservation_fails = 16034
	L1D_cache_core[4]: Access = 4284, Miss = 2718, Miss_rate = 0.634, Pending_hits = 190, Reservation_fails = 15880
	L1D_cache_core[5]: Access = 3834, Miss = 2420, Miss_rate = 0.631, Pending_hits = 193, Reservation_fails = 16936
	L1D_cache_core[6]: Access = 3866, Miss = 2364, Miss_rate = 0.611, Pending_hits = 187, Reservation_fails = 17530
	L1D_cache_core[7]: Access = 3626, Miss = 2201, Miss_rate = 0.607, Pending_hits = 173, Reservation_fails = 17764
	L1D_cache_core[8]: Access = 3802, Miss = 2486, Miss_rate = 0.654, Pending_hits = 144, Reservation_fails = 17883
	L1D_cache_core[9]: Access = 4235, Miss = 2695, Miss_rate = 0.636, Pending_hits = 174, Reservation_fails = 16345
	L1D_cache_core[10]: Access = 3979, Miss = 2569, Miss_rate = 0.646, Pending_hits = 164, Reservation_fails = 16863
	L1D_cache_core[11]: Access = 3964, Miss = 2512, Miss_rate = 0.634, Pending_hits = 203, Reservation_fails = 17087
	L1D_cache_core[12]: Access = 4092, Miss = 2593, Miss_rate = 0.634, Pending_hits = 182, Reservation_fails = 15432
	L1D_cache_core[13]: Access = 4474, Miss = 2782, Miss_rate = 0.622, Pending_hits = 225, Reservation_fails = 14251
	L1D_cache_core[14]: Access = 4058, Miss = 2632, Miss_rate = 0.649, Pending_hits = 225, Reservation_fails = 16559
	L1D_total_cache_accesses = 60831
	L1D_total_cache_misses = 38264
	L1D_total_cache_miss_rate = 0.6290
	L1D_total_cache_pending_hits = 2731
	L1D_total_cache_reservation_fails = 249121
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 21231
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 232863
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21214
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16258
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 521124
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11463
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7036
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
25206, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 
gpgpu_n_tot_thrd_icount = 32191200
gpgpu_n_tot_w_icount = 1005975
gpgpu_n_stall_shd_mem = 430432
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37975
gpgpu_n_mem_write_global = 16095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 715776
gpgpu_n_store_insn = 257520
gpgpu_n_shmem_insn = 8523126
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 669216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153951
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:529147	W0_Idle:3299069	W0_Scoreboard:1994485	W1:2262	W2:2118	W3:1974	W4:1830	W5:1686	W6:1542	W7:1398	W8:1254	W9:1110	W10:966	W11:822	W12:678	W13:534	W14:390	W15:222	W16:301764	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:685425
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 303800 {8:37975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1158840 {72:16095,}
traffic_breakdown_coretomem[INST_ACC_R] = 23320 {8:2915,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5164600 {136:37975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128760 {8:16095,}
traffic_breakdown_memtocore[INST_ACC_R] = 396440 {136:2915,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 336 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 398638 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26620 	18751 	7254 	1460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27311 	6415 	3979 	5270 	5441 	4260 	4233 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6274 	21456 	9485 	775 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	5293 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	273 	72 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      7659     20717      5369     14939      4433      9836      3278
dram[1]:          0         0    none      none        4764      5489      8756      9806      9928      8029     10194      5437      9101      4384      4475      3194
dram[2]:          0         0    none      none        4726      5484      9938     13872      9027     24512      5859     19483      4618     12562      3359      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283      8273      8803      5326      9118      4628      8296      3266      4349
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      7088     19193      5199     12765      4225      8411      3213
dram[5]:          0         0    none      none        4811      5693      9503      9778     10009      7692      9826      5390      8749      4692      4193      3238
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       587      1239       556      1000       315
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       598      1315       508      1317       340
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       622      1342       585      1227       415       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       705      1089       540      1152       341      1159
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       595      1278       641       794       326
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       679      1331       577      1233       346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398639 n_nop=397919 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.003522
n_activity=4662 dram_eff=0.3012
bk0: 14a 398549i bk1: 8a 398607i bk2: 0a 398638i bk3: 0a 398638i bk4: 20a 398586i bk5: 20a 398589i bk6: 64a 398480i bk7: 64a 398405i bk8: 64a 398492i bk9: 64a 398475i bk10: 64a 398495i bk11: 64a 398478i bk12: 64a 398489i bk13: 64a 398470i bk14: 64a 398496i bk15: 64a 398482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000248345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398639 n_nop=397925 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003512
n_activity=3961 dram_eff=0.3534
bk0: 12a 398600i bk1: 8a 398610i bk2: 0a 398638i bk3: 0a 398639i bk4: 20a 398588i bk5: 20a 398587i bk6: 64a 398441i bk7: 64a 398425i bk8: 64a 398492i bk9: 64a 398453i bk10: 64a 398482i bk11: 64a 398481i bk12: 64a 398464i bk13: 64a 398433i bk14: 64a 398468i bk15: 64a 398470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00213225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398639 n_nop=397921 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003532
n_activity=4629 dram_eff=0.3042
bk0: 12a 398600i bk1: 8a 398609i bk2: 0a 398636i bk3: 0a 398636i bk4: 20a 398583i bk5: 24a 398580i bk6: 64a 398467i bk7: 64a 398487i bk8: 64a 398488i bk9: 64a 398468i bk10: 64a 398493i bk11: 64a 398500i bk12: 64a 398488i bk13: 64a 398479i bk14: 64a 398488i bk15: 64a 398484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000418925
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398639 n_nop=397925 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003512
n_activity=4081 dram_eff=0.3431
bk0: 8a 398606i bk1: 8a 398608i bk2: 0a 398638i bk3: 0a 398643i bk4: 20a 398591i bk5: 24a 398583i bk6: 64a 398453i bk7: 64a 398435i bk8: 64a 398485i bk9: 64a 398483i bk10: 64a 398486i bk11: 64a 398480i bk12: 64a 398481i bk13: 64a 398445i bk14: 64a 398479i bk15: 64a 398448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00272176
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398639 n_nop=397925 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003512
n_activity=4557 dram_eff=0.3072
bk0: 8a 398608i bk1: 8a 398608i bk2: 0a 398637i bk3: 0a 398639i bk4: 20a 398587i bk5: 24a 398576i bk6: 64a 398484i bk7: 64a 398466i bk8: 64a 398491i bk9: 64a 398459i bk10: 64a 398498i bk11: 64a 398490i bk12: 64a 398494i bk13: 64a 398487i bk14: 64a 398488i bk15: 64a 398478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000406383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398639 n_nop=397925 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003512
n_activity=4059 dram_eff=0.3449
bk0: 8a 398610i bk1: 8a 398610i bk2: 0a 398638i bk3: 0a 398639i bk4: 20a 398587i bk5: 24a 398578i bk6: 64a 398445i bk7: 64a 398393i bk8: 64a 398483i bk9: 64a 398462i bk10: 64a 398494i bk11: 64a 398475i bk12: 64a 398450i bk13: 64a 398477i bk14: 64a 398459i bk15: 64a 398469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00242074

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5661, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 4153, Miss = 174, Miss_rate = 0.042, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 4933, Miss = 176, Miss_rate = 0.036, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 4174, Miss = 174, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 4296, Miss = 176, Miss_rate = 0.041, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5690, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 4175, Miss = 174, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 4961, Miss = 176, Miss_rate = 0.035, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5501, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 4304, Miss = 176, Miss_rate = 0.041, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 4805, Miss = 174, Miss_rate = 0.036, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 4347, Miss = 176, Miss_rate = 0.040, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 57000
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0369
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16095
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2852
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=220590
icnt_total_pkts_simt_to_mem=89190
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.84851
	minimum = 6
	maximum = 22
Network latency average = 7.8164
	minimum = 6
	maximum = 22
Slowest packet = 111921
Flit latency average = 6.13037
	minimum = 6
	maximum = 22
Slowest flit = 304149
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00236839
	minimum = 0 (at node 9)
	maximum = 0.00603905 (at node 22)
Accepted packet rate average = 0.00236839
	minimum = 0 (at node 9)
	maximum = 0.00603905 (at node 22)
Injected flit rate average = 0.00640124
	minimum = 0 (at node 9)
	maximum = 0.0223476 (at node 22)
Accepted flit rate average= 0.00640124
	minimum = 0 (at node 9)
	maximum = 0.0132123 (at node 0)
Injected packet length average = 2.70278
Accepted packet length average = 2.70278
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6864 (17 samples)
	minimum = 6 (17 samples)
	maximum = 299.235 (17 samples)
Network latency average = 16.8634 (17 samples)
	minimum = 6 (17 samples)
	maximum = 216.059 (17 samples)
Flit latency average = 11.1527 (17 samples)
	minimum = 6 (17 samples)
	maximum = 215 (17 samples)
Fragmentation average = 0.018667 (17 samples)
	minimum = 0 (17 samples)
	maximum = 74.0588 (17 samples)
Injected packet rate average = 0.0200991 (17 samples)
	minimum = 0.0112412 (17 samples)
	maximum = 0.0326292 (17 samples)
Accepted packet rate average = 0.0200991 (17 samples)
	minimum = 0.0112412 (17 samples)
	maximum = 0.0326292 (17 samples)
Injected flit rate average = 0.0546564 (17 samples)
	minimum = 0.0182538 (17 samples)
	maximum = 0.143732 (17 samples)
Accepted flit rate average = 0.0546564 (17 samples)
	minimum = 0.0227828 (17 samples)
	maximum = 0.0885475 (17 samples)
Injected packet size average = 2.71934 (17 samples)
Accepted packet size average = 2.71934 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 18 sec (378 sec)
gpgpu_simulation_rate = 70876 (inst/sec)
gpgpu_simulation_rate = 1054 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,398639)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,398639)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,398639)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,398639)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,398639)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,398639)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,398639)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(8,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(9,3,0) tid=(7,13,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(8,5,0) tid=(7,11,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(3,3,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 399139  inst.: 27177260 (ipc=771.9) sim_rate=71519 (inst/sec) elapsed = 0:0:06:20 / Tue Jan 29 18:09:12 2019
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(6,8,0) tid=(7,11,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(6,0,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 399639  inst.: 27497900 (ipc=706.6) sim_rate=71984 (inst/sec) elapsed = 0:0:06:22 / Tue Jan 29 18:09:14 2019
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(5,0,0) tid=(7,13,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,5,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 400139  inst.: 27685836 (ipc=596.4) sim_rate=72098 (inst/sec) elapsed = 0:0:06:24 / Tue Jan 29 18:09:16 2019
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 400639  inst.: 27758924 (ipc=483.8) sim_rate=72101 (inst/sec) elapsed = 0:0:06:25 / Tue Jan 29 18:09:17 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2325,398639), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2326,398639)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(3,3,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 401139  inst.: 27820332 (ipc=411.6) sim_rate=72073 (inst/sec) elapsed = 0:0:06:26 / Tue Jan 29 18:09:18 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2672,398639), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2673,398639)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2749,398639), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2750,398639)
GPGPU-Sim uArch: cycles simulated: 401639  inst.: 27888492 (ipc=365.7) sim_rate=72063 (inst/sec) elapsed = 0:0:06:27 / Tue Jan 29 18:09:19 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3020,398639), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3021,398639)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(7,4,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3248,398639), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3249,398639)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3434,398639), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3435,398639)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(9,2,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 402139  inst.: 28023660 (ipc=352.1) sim_rate=72225 (inst/sec) elapsed = 0:0:06:28 / Tue Jan 29 18:09:20 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3617,398639), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3618,398639)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3820,398639), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3821,398639)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3849,398639), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3850,398639)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3957,398639), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3958,398639)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 402639  inst.: 28232940 (ipc=360.4) sim_rate=72578 (inst/sec) elapsed = 0:0:06:29 / Tue Jan 29 18:09:21 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4006,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4056,398639), 5 CTAs running
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(9,2,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4286,398639), 4 CTAs running
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,1,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4397,398639), 5 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(3,4,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4490,398639), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 403139  inst.: 28535852 (ipc=387.7) sim_rate=72981 (inst/sec) elapsed = 0:0:06:31 / Tue Jan 29 18:09:23 2019
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4673,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4715,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4757,398639), 4 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(8,5,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4907,398639), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4921,398639), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 403639  inst.: 28803852 (ipc=402.5) sim_rate=73292 (inst/sec) elapsed = 0:0:06:33 / Tue Jan 29 18:09:25 2019
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(6,9,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5068,398639), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5080,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5087,398639), 3 CTAs running
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(8,8,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5216,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5228,398639), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5266,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5296,398639), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5348,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5349,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5378,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5420,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5424,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5482,398639), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 404139  inst.: 29007916 (ipc=403.0) sim_rate=73624 (inst/sec) elapsed = 0:0:06:34 / Tue Jan 29 18:09:26 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5507,398639), 4 CTAs running
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(3,9,0) tid=(7,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5544,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5638,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5676,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5731,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5744,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5878,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5906,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5910,398639), 3 CTAs running
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(5,8,0) tid=(7,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5972,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5996,398639), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 404639  inst.: 29132812 (ipc=390.3) sim_rate=73753 (inst/sec) elapsed = 0:0:06:35 / Tue Jan 29 18:09:27 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6008,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6016,398639), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6018,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6047,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6082,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6091,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6093,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6127,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6135,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6176,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6180,398639), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6228,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6230,398639), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6232,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6237,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6239,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6240,398639), 4 CTAs running
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(2,8,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6285,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6299,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6323,398639), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6368,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6411,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6412,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6415,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6434,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6441,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6448,398639), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6464,398639), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 405139  inst.: 29277644 (ipc=382.5) sim_rate=73933 (inst/sec) elapsed = 0:0:06:36 / Tue Jan 29 18:09:28 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6529,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6568,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6580,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6596,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6596,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6598,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6623,398639), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6666,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6672,398639), 4 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(8,9,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6736,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6777,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6803,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6809,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6859,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6882,398639), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6908,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6954,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6964,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6988,398639), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 405639  inst.: 29344044 (ipc=364.7) sim_rate=73914 (inst/sec) elapsed = 0:0:06:37 / Tue Jan 29 18:09:29 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7011,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7098,398639), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7166,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7171,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7196,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7242,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7295,398639), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7445,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7521,398639), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 1.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 7522
gpu_sim_insn = 2560000
gpu_ipc =     340.3350
gpu_tot_sim_cycle = 406161
gpu_tot_sim_insn = 29351308
gpu_tot_ipc =      72.2652
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 98146
gpu_stall_icnt2sh    = 216778
gpu_total_sim_rate=73932

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 574313
	L1I_total_cache_misses = 13189
	L1I_total_cache_miss_rate = 0.0230
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8082
L1D_cache:
	L1D_cache_core[0]: Access = 4570, Miss = 2837, Miss_rate = 0.621, Pending_hits = 256, Reservation_fails = 18584
	L1D_cache_core[1]: Access = 4537, Miss = 2854, Miss_rate = 0.629, Pending_hits = 228, Reservation_fails = 20073
	L1D_cache_core[2]: Access = 4491, Miss = 2588, Miss_rate = 0.576, Pending_hits = 237, Reservation_fails = 19155
	L1D_cache_core[3]: Access = 4555, Miss = 2889, Miss_rate = 0.634, Pending_hits = 196, Reservation_fails = 18820
	L1D_cache_core[4]: Access = 4668, Miss = 2939, Miss_rate = 0.630, Pending_hits = 252, Reservation_fails = 18526
	L1D_cache_core[5]: Access = 4218, Miss = 2637, Miss_rate = 0.625, Pending_hits = 243, Reservation_fails = 18995
	L1D_cache_core[6]: Access = 4250, Miss = 2579, Miss_rate = 0.607, Pending_hits = 244, Reservation_fails = 19058
	L1D_cache_core[7]: Access = 4010, Miss = 2416, Miss_rate = 0.602, Pending_hits = 223, Reservation_fails = 19312
	L1D_cache_core[8]: Access = 4186, Miss = 2709, Miss_rate = 0.647, Pending_hits = 206, Reservation_fails = 20221
	L1D_cache_core[9]: Access = 4683, Miss = 2955, Miss_rate = 0.631, Pending_hits = 196, Reservation_fails = 18404
	L1D_cache_core[10]: Access = 4427, Miss = 2819, Miss_rate = 0.637, Pending_hits = 174, Reservation_fails = 18749
	L1D_cache_core[11]: Access = 4604, Miss = 2864, Miss_rate = 0.622, Pending_hits = 230, Reservation_fails = 17803
	L1D_cache_core[12]: Access = 4732, Miss = 2967, Miss_rate = 0.627, Pending_hits = 216, Reservation_fails = 16650
	L1D_cache_core[13]: Access = 4858, Miss = 2990, Miss_rate = 0.615, Pending_hits = 289, Reservation_fails = 16584
	L1D_cache_core[14]: Access = 4442, Miss = 2855, Miss_rate = 0.643, Pending_hits = 287, Reservation_fails = 18601
	L1D_total_cache_accesses = 67231
	L1D_total_cache_misses = 41898
	L1D_total_cache_miss_rate = 0.6232
	L1D_total_cache_pending_hits = 3477
	L1D_total_cache_reservation_fails = 279535
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 23631
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 259943
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19592
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 561124
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13189
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8082
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
25306, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 34751200
gpgpu_n_tot_w_icount = 1085975
gpgpu_n_stall_shd_mem = 464046
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41594
gpgpu_n_mem_write_global = 17695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792576
gpgpu_n_store_insn = 283120
gpgpu_n_shmem_insn = 9393526
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 746016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153951
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 310095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:594032	W0_Idle:3320373	W0_Scoreboard:2030908	W1:2262	W2:2118	W3:1974	W4:1830	W5:1686	W6:1542	W7:1398	W8:1254	W9:1110	W10:966	W11:822	W12:678	W13:534	W14:390	W15:222	W16:301764	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:765425
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 332752 {8:41594,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1274040 {72:17695,}
traffic_breakdown_coretomem[INST_ACC_R] = 23856 {8:2982,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5656784 {136:41594,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141560 {8:17695,}
traffic_breakdown_memtocore[INST_ACC_R] = 405552 {136:2982,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 339 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 406160 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29168 	20328 	8154 	1654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	29288 	7225 	4438 	5762 	5892 	4637 	4943 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6582 	23759 	10384 	884 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	6893 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	281 	75 	32 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      8879     20717      6396     14939      5321      9836      4087
dram[1]:          0         0    none      none        4764      5489      8756      9806     11718      9164     13925      6478     12908      5329      8060      3991
dram[2]:          0         0    none      none        4726      5484      9938     13872     10035     24512      6939     19483      5602     12562      4253      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283      9276     10760      6329     12660      5520     11735      4041      7447
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      8109     19193      6251     12765      5183      8411      4186
dram[5]:          0         0    none      none        4811      5693      9503      9778     11886      8869     13441      6489     12497      5635      7695      4060
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       786      1239       556      1000       377
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       598      1315       508      1317       395
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       740      1342       585      1227       415       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       705      1312       540      1247       397      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       804      1278       641       794       423
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       679      1331       577      1233       431
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406161 n_nop=405441 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.003457
n_activity=4662 dram_eff=0.3012
bk0: 14a 406071i bk1: 8a 406129i bk2: 0a 406160i bk3: 0a 406160i bk4: 20a 406108i bk5: 20a 406111i bk6: 64a 406002i bk7: 64a 405927i bk8: 64a 406014i bk9: 64a 405997i bk10: 64a 406017i bk11: 64a 406000i bk12: 64a 406011i bk13: 64a 405992i bk14: 64a 406018i bk15: 64a 406004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000243746
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406161 n_nop=405447 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003447
n_activity=3961 dram_eff=0.3534
bk0: 12a 406122i bk1: 8a 406132i bk2: 0a 406160i bk3: 0a 406161i bk4: 20a 406110i bk5: 20a 406109i bk6: 64a 405963i bk7: 64a 405947i bk8: 64a 406014i bk9: 64a 405975i bk10: 64a 406004i bk11: 64a 406003i bk12: 64a 405986i bk13: 64a 405955i bk14: 64a 405990i bk15: 64a 405992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00209277
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406161 n_nop=405443 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003467
n_activity=4629 dram_eff=0.3042
bk0: 12a 406122i bk1: 8a 406131i bk2: 0a 406158i bk3: 0a 406158i bk4: 20a 406105i bk5: 24a 406102i bk6: 64a 405989i bk7: 64a 406009i bk8: 64a 406010i bk9: 64a 405990i bk10: 64a 406015i bk11: 64a 406022i bk12: 64a 406010i bk13: 64a 406001i bk14: 64a 406010i bk15: 64a 406006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000411167
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406161 n_nop=405447 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003447
n_activity=4081 dram_eff=0.3431
bk0: 8a 406128i bk1: 8a 406130i bk2: 0a 406160i bk3: 0a 406165i bk4: 20a 406113i bk5: 24a 406105i bk6: 64a 405975i bk7: 64a 405957i bk8: 64a 406007i bk9: 64a 406005i bk10: 64a 406008i bk11: 64a 406002i bk12: 64a 406003i bk13: 64a 405967i bk14: 64a 406001i bk15: 64a 405970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00267135
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406161 n_nop=405447 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003447
n_activity=4557 dram_eff=0.3072
bk0: 8a 406130i bk1: 8a 406130i bk2: 0a 406159i bk3: 0a 406161i bk4: 20a 406109i bk5: 24a 406098i bk6: 64a 406006i bk7: 64a 405988i bk8: 64a 406013i bk9: 64a 405981i bk10: 64a 406020i bk11: 64a 406012i bk12: 64a 406016i bk13: 64a 406009i bk14: 64a 406010i bk15: 64a 406000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000398857
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406161 n_nop=405447 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003447
n_activity=4059 dram_eff=0.3449
bk0: 8a 406132i bk1: 8a 406132i bk2: 0a 406160i bk3: 0a 406161i bk4: 20a 406109i bk5: 24a 406100i bk6: 64a 405967i bk7: 64a 405915i bk8: 64a 406005i bk9: 64a 405984i bk10: 64a 406016i bk11: 64a 405997i bk12: 64a 405972i bk13: 64a 405999i bk14: 64a 405981i bk15: 64a 405991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00237591

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5683, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 4675, Miss = 174, Miss_rate = 0.037, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 5665, Miss = 176, Miss_rate = 0.031, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 4690, Miss = 174, Miss_rate = 0.037, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 4828, Miss = 176, Miss_rate = 0.036, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5690, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 4679, Miss = 174, Miss_rate = 0.037, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 5672, Miss = 176, Miss_rate = 0.031, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5501, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 4822, Miss = 176, Miss_rate = 0.036, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 5521, Miss = 174, Miss_rate = 0.032, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 4860, Miss = 176, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 62286
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0338
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17695
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2919
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=240620
icnt_total_pkts_simt_to_mem=97676
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.8542
	minimum = 6
	maximum = 974
Network latency average = 42.141
	minimum = 6
	maximum = 703
Slowest packet = 115593
Flit latency average = 24.6523
	minimum = 6
	maximum = 703
Slowest flit = 313821
Fragmentation average = 0.0564699
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0520547
	minimum = 0 (at node 20)
	maximum = 0.0973145 (at node 17)
Accepted packet rate average = 0.0520547
	minimum = 0 (at node 20)
	maximum = 0.0973145 (at node 17)
Injected flit rate average = 0.140408
	minimum = 0 (at node 20)
	maximum = 0.430205 (at node 17)
Accepted flit rate average= 0.140408
	minimum = 0 (at node 20)
	maximum = 0.266551 (at node 12)
Injected packet length average = 2.69731
Accepted packet length average = 2.69731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.1957 (18 samples)
	minimum = 6 (18 samples)
	maximum = 336.722 (18 samples)
Network latency average = 18.2677 (18 samples)
	minimum = 6 (18 samples)
	maximum = 243.111 (18 samples)
Flit latency average = 11.9027 (18 samples)
	minimum = 6 (18 samples)
	maximum = 242.111 (18 samples)
Fragmentation average = 0.0207671 (18 samples)
	minimum = 0 (18 samples)
	maximum = 81.3889 (18 samples)
Injected packet rate average = 0.0218744 (18 samples)
	minimum = 0.0106167 (18 samples)
	maximum = 0.0362229 (18 samples)
Accepted packet rate average = 0.0218744 (18 samples)
	minimum = 0.0106167 (18 samples)
	maximum = 0.0362229 (18 samples)
Injected flit rate average = 0.0594204 (18 samples)
	minimum = 0.0172397 (18 samples)
	maximum = 0.159648 (18 samples)
Accepted flit rate average = 0.0594204 (18 samples)
	minimum = 0.0215171 (18 samples)
	maximum = 0.0984366 (18 samples)
Injected packet size average = 2.71643 (18 samples)
Accepted packet size average = 2.71643 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 37 sec (397 sec)
gpgpu_simulation_rate = 73932 (inst/sec)
gpgpu_simulation_rate = 1023 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,406161)
GPGPU-Sim uArch: cycles simulated: 407161  inst.: 29351756 (ipc= 0.4) sim_rate=73748 (inst/sec) elapsed = 0:0:06:38 / Tue Jan 29 18:09:30 2019
GPGPU-Sim uArch: cycles simulated: 411161  inst.: 29354282 (ipc= 0.6) sim_rate=73569 (inst/sec) elapsed = 0:0:06:39 / Tue Jan 29 18:09:31 2019
GPGPU-Sim uArch: cycles simulated: 415161  inst.: 29363319 (ipc= 1.3) sim_rate=73408 (inst/sec) elapsed = 0:0:06:40 / Tue Jan 29 18:09:32 2019
GPGPU-Sim uArch: cycles simulated: 419161  inst.: 29369719 (ipc= 1.4) sim_rate=73241 (inst/sec) elapsed = 0:0:06:41 / Tue Jan 29 18:09:33 2019
GPGPU-Sim uArch: cycles simulated: 423161  inst.: 29373537 (ipc= 1.3) sim_rate=73068 (inst/sec) elapsed = 0:0:06:42 / Tue Jan 29 18:09:34 2019
GPGPU-Sim uArch: cycles simulated: 427161  inst.: 29375664 (ipc= 1.2) sim_rate=72892 (inst/sec) elapsed = 0:0:06:43 / Tue Jan 29 18:09:35 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23088,406161), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 19 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 12.

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 23089
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 429250
gpu_tot_sim_insn = 29377326
gpu_tot_ipc =      68.4387
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 98146
gpu_stall_icnt2sh    = 216778
gpu_total_sim_rate=72896

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 576359
	L1I_total_cache_misses = 13206
	L1I_total_cache_miss_rate = 0.0229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8082
L1D_cache:
	L1D_cache_core[0]: Access = 4570, Miss = 2837, Miss_rate = 0.621, Pending_hits = 256, Reservation_fails = 18584
	L1D_cache_core[1]: Access = 4537, Miss = 2854, Miss_rate = 0.629, Pending_hits = 228, Reservation_fails = 20073
	L1D_cache_core[2]: Access = 4491, Miss = 2588, Miss_rate = 0.576, Pending_hits = 237, Reservation_fails = 19155
	L1D_cache_core[3]: Access = 4555, Miss = 2889, Miss_rate = 0.634, Pending_hits = 196, Reservation_fails = 18820
	L1D_cache_core[4]: Access = 4668, Miss = 2939, Miss_rate = 0.630, Pending_hits = 252, Reservation_fails = 18526
	L1D_cache_core[5]: Access = 4218, Miss = 2637, Miss_rate = 0.625, Pending_hits = 243, Reservation_fails = 18995
	L1D_cache_core[6]: Access = 4250, Miss = 2579, Miss_rate = 0.607, Pending_hits = 244, Reservation_fails = 19058
	L1D_cache_core[7]: Access = 4010, Miss = 2416, Miss_rate = 0.602, Pending_hits = 223, Reservation_fails = 19312
	L1D_cache_core[8]: Access = 4186, Miss = 2709, Miss_rate = 0.647, Pending_hits = 206, Reservation_fails = 20221
	L1D_cache_core[9]: Access = 4683, Miss = 2955, Miss_rate = 0.631, Pending_hits = 196, Reservation_fails = 18404
	L1D_cache_core[10]: Access = 4427, Miss = 2819, Miss_rate = 0.637, Pending_hits = 174, Reservation_fails = 18749
	L1D_cache_core[11]: Access = 4604, Miss = 2864, Miss_rate = 0.622, Pending_hits = 230, Reservation_fails = 17803
	L1D_cache_core[12]: Access = 4763, Miss = 2983, Miss_rate = 0.626, Pending_hits = 216, Reservation_fails = 16650
	L1D_cache_core[13]: Access = 4858, Miss = 2990, Miss_rate = 0.615, Pending_hits = 289, Reservation_fails = 16584
	L1D_cache_core[14]: Access = 4442, Miss = 2855, Miss_rate = 0.643, Pending_hits = 287, Reservation_fails = 18601
	L1D_total_cache_accesses = 67262
	L1D_total_cache_misses = 41914
	L1D_total_cache_miss_rate = 0.6231
	L1D_total_cache_pending_hits = 3477
	L1D_total_cache_reservation_fails = 279535
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 23637
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 259943
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23620
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19592
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 563153
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13206
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8082
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
25306, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 34868000
gpgpu_n_tot_w_icount = 1089625
gpgpu_n_stall_shd_mem = 464592
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41610
gpgpu_n_mem_write_global = 17710
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792832
gpgpu_n_store_insn = 283360
gpgpu_n_shmem_insn = 9398327
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 746112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 154497
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 310095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:594032	W0_Idle:3348309	W0_Scoreboard:2045528	W1:2639	W2:2471	W3:2303	W4:2135	W5:1967	W6:1799	W7:1631	W8:1463	W9:1295	W10:1127	W11:959	W12:791	W13:623	W14:455	W15:259	W16:302283	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:765425
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 332880 {8:41610,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1275120 {72:17710,}
traffic_breakdown_coretomem[INST_ACC_R] = 23992 {8:2999,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5658960 {136:41610,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141680 {8:17710,}
traffic_breakdown_memtocore[INST_ACC_R] = 407864 {136:2999,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 339 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 429249 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29199 	20328 	8154 	1654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	29336 	7225 	4438 	5762 	5892 	4637 	4943 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6598 	23759 	10384 	884 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	6908 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	293 	75 	32 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      8879     20717      6396     14939      5321      9836      4087
dram[1]:          0         0    none      none        4764      5489      8756      9806     11763      9164     13925      6478     12908      5329      8060      3991
dram[2]:          0         0    none      none        4726      5484      9938     13872     10035     24512      6939     19483      5602     12562      4253      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283      9276     10809      6329     12660      5520     11735      4041      7447
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      8109     19193      6251     12765      5183      8411      4186
dram[5]:          0         0    none      none        4811      5693      9503      9778     11931      8869     13441      6489     12497      5635      7695      4060
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       786      1239       556      1000       377
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       598      1315       508      1317       395
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       740      1342       585      1227       415       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       705      1312       540      1247       397      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       804      1278       641       794       423
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       679      1331       577      1233       431
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429250 n_nop=428530 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.003271
n_activity=4662 dram_eff=0.3012
bk0: 14a 429160i bk1: 8a 429218i bk2: 0a 429249i bk3: 0a 429249i bk4: 20a 429197i bk5: 20a 429200i bk6: 64a 429091i bk7: 64a 429016i bk8: 64a 429103i bk9: 64a 429086i bk10: 64a 429106i bk11: 64a 429089i bk12: 64a 429100i bk13: 64a 429081i bk14: 64a 429107i bk15: 64a 429093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000230635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429250 n_nop=428536 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003262
n_activity=3961 dram_eff=0.3534
bk0: 12a 429211i bk1: 8a 429221i bk2: 0a 429249i bk3: 0a 429250i bk4: 20a 429199i bk5: 20a 429198i bk6: 64a 429052i bk7: 64a 429036i bk8: 64a 429103i bk9: 64a 429064i bk10: 64a 429093i bk11: 64a 429092i bk12: 64a 429075i bk13: 64a 429044i bk14: 64a 429079i bk15: 64a 429081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0019802
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429250 n_nop=428532 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00328
n_activity=4629 dram_eff=0.3042
bk0: 12a 429211i bk1: 8a 429220i bk2: 0a 429247i bk3: 0a 429247i bk4: 20a 429194i bk5: 24a 429191i bk6: 64a 429078i bk7: 64a 429098i bk8: 64a 429099i bk9: 64a 429079i bk10: 64a 429104i bk11: 64a 429111i bk12: 64a 429099i bk13: 64a 429090i bk14: 64a 429099i bk15: 64a 429095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000389051
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429250 n_nop=428536 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003262
n_activity=4081 dram_eff=0.3431
bk0: 8a 429217i bk1: 8a 429219i bk2: 0a 429249i bk3: 0a 429254i bk4: 20a 429202i bk5: 24a 429194i bk6: 64a 429064i bk7: 64a 429046i bk8: 64a 429096i bk9: 64a 429094i bk10: 64a 429097i bk11: 64a 429091i bk12: 64a 429092i bk13: 64a 429056i bk14: 64a 429090i bk15: 64a 429059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00252766
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429250 n_nop=428536 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003262
n_activity=4557 dram_eff=0.3072
bk0: 8a 429219i bk1: 8a 429219i bk2: 0a 429248i bk3: 0a 429250i bk4: 20a 429198i bk5: 24a 429187i bk6: 64a 429095i bk7: 64a 429077i bk8: 64a 429102i bk9: 64a 429070i bk10: 64a 429109i bk11: 64a 429101i bk12: 64a 429105i bk13: 64a 429098i bk14: 64a 429099i bk15: 64a 429089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000377402
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429250 n_nop=428536 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003262
n_activity=4059 dram_eff=0.3449
bk0: 8a 429221i bk1: 8a 429221i bk2: 0a 429249i bk3: 0a 429250i bk4: 20a 429198i bk5: 24a 429189i bk6: 64a 429056i bk7: 64a 429004i bk8: 64a 429094i bk9: 64a 429073i bk10: 64a 429105i bk11: 64a 429086i bk12: 64a 429061i bk13: 64a 429088i bk14: 64a 429070i bk15: 64a 429080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00224811

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5685, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 4677, Miss = 174, Miss_rate = 0.037, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 5677, Miss = 176, Miss_rate = 0.031, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 4692, Miss = 174, Miss_rate = 0.037, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 4830, Miss = 176, Miss_rate = 0.036, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5691, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 4681, Miss = 174, Miss_rate = 0.037, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 5683, Miss = 176, Miss_rate = 0.031, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5503, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 4822, Miss = 176, Miss_rate = 0.036, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 5533, Miss = 174, Miss_rate = 0.031, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 4860, Miss = 176, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 62334
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0337
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17710
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2936
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=240800
icnt_total_pkts_simt_to_mem=97754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 124573
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 338483
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 12)
Accepted packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 12)
Injected flit rate average = 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00337823 (at node 12)
Accepted flit rate average= 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00779592 (at node 12)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.2221 (19 samples)
	minimum = 6 (19 samples)
	maximum = 319.526 (19 samples)
Network latency average = 17.7114 (19 samples)
	minimum = 6 (19 samples)
	maximum = 230.842 (19 samples)
Flit latency average = 11.5922 (19 samples)
	minimum = 6 (19 samples)
	maximum = 229.737 (19 samples)
Fragmentation average = 0.0196741 (19 samples)
	minimum = 0 (19 samples)
	maximum = 77.1053 (19 samples)
Injected packet rate average = 0.0207312 (19 samples)
	minimum = 0.0100579 (19 samples)
	maximum = 0.0344258 (19 samples)
Accepted packet rate average = 0.0207312 (19 samples)
	minimum = 0.0100579 (19 samples)
	maximum = 0.0344258 (19 samples)
Injected flit rate average = 0.0563148 (19 samples)
	minimum = 0.0163323 (19 samples)
	maximum = 0.151423 (19 samples)
Accepted flit rate average = 0.0563148 (19 samples)
	minimum = 0.0203846 (19 samples)
	maximum = 0.093666 (19 samples)
Injected packet size average = 2.71642 (19 samples)
Accepted packet size average = 2.71642 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 43 sec (403 sec)
gpgpu_simulation_rate = 72896 (inst/sec)
gpgpu_simulation_rate = 1065 (cycle/sec)
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,429250)
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,429250)
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,429250)
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,429250)
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,429250)
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,429250)
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,429250)
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,429250)
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,429250)
GPGPU-Sim uArch: cycles simulated: 430250  inst.: 29383566 (ipc= 6.2) sim_rate=72731 (inst/sec) elapsed = 0:0:06:44 / Tue Jan 29 18:09:36 2019
GPGPU-Sim uArch: cycles simulated: 432250  inst.: 29390430 (ipc= 4.4) sim_rate=72568 (inst/sec) elapsed = 0:0:06:45 / Tue Jan 29 18:09:37 2019
GPGPU-Sim uArch: cycles simulated: 433750  inst.: 29395406 (ipc= 4.0) sim_rate=72402 (inst/sec) elapsed = 0:0:06:46 / Tue Jan 29 18:09:38 2019
GPGPU-Sim uArch: cycles simulated: 435750  inst.: 29402990 (ipc= 3.9) sim_rate=72243 (inst/sec) elapsed = 0:0:06:47 / Tue Jan 29 18:09:39 2019
GPGPU-Sim uArch: cycles simulated: 437250  inst.: 29407742 (ipc= 3.8) sim_rate=72077 (inst/sec) elapsed = 0:0:06:48 / Tue Jan 29 18:09:40 2019
GPGPU-Sim uArch: cycles simulated: 439250  inst.: 29418142 (ipc= 4.1) sim_rate=71926 (inst/sec) elapsed = 0:0:06:49 / Tue Jan 29 18:09:41 2019
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(1,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 440750  inst.: 29444990 (ipc= 5.9) sim_rate=71817 (inst/sec) elapsed = 0:0:06:50 / Tue Jan 29 18:09:42 2019
GPGPU-Sim uArch: cycles simulated: 442750  inst.: 29504782 (ipc= 9.4) sim_rate=71787 (inst/sec) elapsed = 0:0:06:51 / Tue Jan 29 18:09:43 2019
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(2,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 444250  inst.: 29549726 (ipc=11.5) sim_rate=71722 (inst/sec) elapsed = 0:0:06:52 / Tue Jan 29 18:09:44 2019
GPGPU-Sim uArch: cycles simulated: 445750  inst.: 29594574 (ipc=13.2) sim_rate=71657 (inst/sec) elapsed = 0:0:06:53 / Tue Jan 29 18:09:45 2019
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(8,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 447750  inst.: 29652094 (ipc=14.9) sim_rate=71623 (inst/sec) elapsed = 0:0:06:54 / Tue Jan 29 18:09:46 2019
GPGPU-Sim uArch: cycles simulated: 449250  inst.: 29682782 (ipc=15.3) sim_rate=71524 (inst/sec) elapsed = 0:0:06:55 / Tue Jan 29 18:09:47 2019
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 451250  inst.: 29730670 (ipc=16.1) sim_rate=71467 (inst/sec) elapsed = 0:0:06:56 / Tue Jan 29 18:09:48 2019
GPGPU-Sim uArch: cycles simulated: 452750  inst.: 29767422 (ipc=16.6) sim_rate=71384 (inst/sec) elapsed = 0:0:06:57 / Tue Jan 29 18:09:49 2019
GPGPU-Sim uArch: cycles simulated: 454250  inst.: 29804270 (ipc=17.1) sim_rate=71302 (inst/sec) elapsed = 0:0:06:58 / Tue Jan 29 18:09:50 2019
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 455250  inst.: 29829150 (ipc=17.4) sim_rate=71191 (inst/sec) elapsed = 0:0:06:59 / Tue Jan 29 18:09:51 2019
GPGPU-Sim uArch: cycles simulated: 456750  inst.: 29866862 (ipc=17.8) sim_rate=71111 (inst/sec) elapsed = 0:0:07:00 / Tue Jan 29 18:09:52 2019
GPGPU-Sim uArch: cycles simulated: 457250  inst.: 29878366 (ipc=17.9) sim_rate=70969 (inst/sec) elapsed = 0:0:07:01 / Tue Jan 29 18:09:53 2019
GPGPU-Sim uArch: cycles simulated: 458250  inst.: 29901262 (ipc=18.1) sim_rate=70856 (inst/sec) elapsed = 0:0:07:02 / Tue Jan 29 18:09:54 2019
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 459250  inst.: 29924350 (ipc=18.2) sim_rate=70743 (inst/sec) elapsed = 0:0:07:03 / Tue Jan 29 18:09:55 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30419,429250), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 460750  inst.: 29935374 (ipc=17.7) sim_rate=70602 (inst/sec) elapsed = 0:0:07:04 / Tue Jan 29 18:09:56 2019
GPGPU-Sim uArch: cycles simulated: 461750  inst.: 29946990 (ipc=17.5) sim_rate=70463 (inst/sec) elapsed = 0:0:07:05 / Tue Jan 29 18:09:57 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32579,429250), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32585,429250), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32602,429250), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32608,429250), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32617,429250), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32622,429250), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32628,429250), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32635,429250), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 6.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 32636
gpu_sim_insn = 569664
gpu_ipc =      17.4551
gpu_tot_sim_cycle = 461886
gpu_tot_sim_insn = 29946990
gpu_tot_ipc =      64.8363
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 98146
gpu_stall_icnt2sh    = 216804
gpu_total_sim_rate=70463

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 596680
	L1I_total_cache_misses = 13493
	L1I_total_cache_miss_rate = 0.0226
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8082
L1D_cache:
	L1D_cache_core[0]: Access = 4649, Miss = 2885, Miss_rate = 0.621, Pending_hits = 256, Reservation_fails = 18584
	L1D_cache_core[1]: Access = 4616, Miss = 2902, Miss_rate = 0.629, Pending_hits = 228, Reservation_fails = 20073
	L1D_cache_core[2]: Access = 4570, Miss = 2636, Miss_rate = 0.577, Pending_hits = 237, Reservation_fails = 19155
	L1D_cache_core[3]: Access = 4634, Miss = 2937, Miss_rate = 0.634, Pending_hits = 196, Reservation_fails = 18820
	L1D_cache_core[4]: Access = 4747, Miss = 2987, Miss_rate = 0.629, Pending_hits = 252, Reservation_fails = 18526
	L1D_cache_core[5]: Access = 4297, Miss = 2685, Miss_rate = 0.625, Pending_hits = 243, Reservation_fails = 18995
	L1D_cache_core[6]: Access = 4329, Miss = 2627, Miss_rate = 0.607, Pending_hits = 244, Reservation_fails = 19058
	L1D_cache_core[7]: Access = 4010, Miss = 2416, Miss_rate = 0.602, Pending_hits = 223, Reservation_fails = 19312
	L1D_cache_core[8]: Access = 4186, Miss = 2709, Miss_rate = 0.647, Pending_hits = 206, Reservation_fails = 20221
	L1D_cache_core[9]: Access = 4683, Miss = 2955, Miss_rate = 0.631, Pending_hits = 196, Reservation_fails = 18404
	L1D_cache_core[10]: Access = 4427, Miss = 2819, Miss_rate = 0.637, Pending_hits = 174, Reservation_fails = 18749
	L1D_cache_core[11]: Access = 4604, Miss = 2864, Miss_rate = 0.622, Pending_hits = 230, Reservation_fails = 17803
	L1D_cache_core[12]: Access = 4763, Miss = 2983, Miss_rate = 0.626, Pending_hits = 216, Reservation_fails = 16650
	L1D_cache_core[13]: Access = 4937, Miss = 3022, Miss_rate = 0.612, Pending_hits = 289, Reservation_fails = 16584
	L1D_cache_core[14]: Access = 4521, Miss = 2903, Miss_rate = 0.642, Pending_hits = 287, Reservation_fails = 18601
	L1D_total_cache_accesses = 67973
	L1D_total_cache_misses = 42330
	L1D_total_cache_miss_rate = 0.6227
	L1D_total_cache_pending_hits = 3477
	L1D_total_cache_reservation_fails = 279535
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 23718
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 259943
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23701
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19592
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 583187
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8082
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
29307, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 36020288
gpgpu_n_tot_w_icount = 1125634
gpgpu_n_stall_shd_mem = 482673
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42026
gpgpu_n_mem_write_global = 17989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 799744
gpgpu_n_store_insn = 287824
gpgpu_n_shmem_insn = 9524615
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 747552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 172578
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 310095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:594032	W0_Idle:3704575	W0_Scoreboard:2235873	W1:2639	W2:2471	W3:2303	W4:2135	W5:1967	W6:1799	W7:1631	W8:1463	W9:1295	W10:1127	W11:959	W12:791	W13:623	W14:455	W15:259	W16:338121	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:765596
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336208 {8:42026,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1295208 {72:17989,}
traffic_breakdown_coretomem[INST_ACC_R] = 26288 {8:3286,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5715536 {136:42026,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143912 {8:17989,}
traffic_breakdown_memtocore[INST_ACC_R] = 446896 {136:3286,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 337 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 461885 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29894 	20328 	8154 	1654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	30310 	7233 	4438 	5762 	5892 	4637 	4943 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7009 	23764 	10384 	884 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	7187 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	323 	75 	32 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9057     20717      6396     14939      5321      9836      4087
dram[1]:          0         0    none      none        4764      5489      8756      9806     11986      9341     14068      6478     13050      5329      8202      3991
dram[2]:          0         0    none      none        4726      5484      9938     13872     10214     24512      6939     19483      5602     12562      4253      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283      9454     11073      6329     12803      5520     11877      4041      7589
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      8304     19193      6251     12765      5183      8411      4186
dram[5]:          0         0    none      none        4811      5693      9503      9778     12154      9064     13583      6489     12639      5635      7837      4060
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       786      1239       556      1000       377
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       598      1315       508      1317       395
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       740      1342       585      1227       415       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       705      1312       540      1247       397      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       804      1278       641       794       423
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       679      1331       577      1233       431
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461886 n_nop=461166 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00304
n_activity=4662 dram_eff=0.3012
bk0: 14a 461796i bk1: 8a 461854i bk2: 0a 461885i bk3: 0a 461885i bk4: 20a 461833i bk5: 20a 461836i bk6: 64a 461727i bk7: 64a 461652i bk8: 64a 461739i bk9: 64a 461722i bk10: 64a 461742i bk11: 64a 461725i bk12: 64a 461736i bk13: 64a 461717i bk14: 64a 461743i bk15: 64a 461729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000214339
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461886 n_nop=461172 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003031
n_activity=3961 dram_eff=0.3534
bk0: 12a 461847i bk1: 8a 461857i bk2: 0a 461885i bk3: 0a 461886i bk4: 20a 461835i bk5: 20a 461834i bk6: 64a 461688i bk7: 64a 461672i bk8: 64a 461739i bk9: 64a 461700i bk10: 64a 461729i bk11: 64a 461728i bk12: 64a 461711i bk13: 64a 461680i bk14: 64a 461715i bk15: 64a 461717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00184028
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461886 n_nop=461168 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003048
n_activity=4629 dram_eff=0.3042
bk0: 12a 461847i bk1: 8a 461856i bk2: 0a 461883i bk3: 0a 461883i bk4: 20a 461830i bk5: 24a 461827i bk6: 64a 461714i bk7: 64a 461734i bk8: 64a 461735i bk9: 64a 461715i bk10: 64a 461740i bk11: 64a 461747i bk12: 64a 461735i bk13: 64a 461726i bk14: 64a 461735i bk15: 64a 461731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000361561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461886 n_nop=461172 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003031
n_activity=4081 dram_eff=0.3431
bk0: 8a 461853i bk1: 8a 461855i bk2: 0a 461885i bk3: 0a 461890i bk4: 20a 461838i bk5: 24a 461830i bk6: 64a 461700i bk7: 64a 461682i bk8: 64a 461732i bk9: 64a 461730i bk10: 64a 461733i bk11: 64a 461727i bk12: 64a 461728i bk13: 64a 461692i bk14: 64a 461726i bk15: 64a 461695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00234906
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461886 n_nop=461172 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003031
n_activity=4557 dram_eff=0.3072
bk0: 8a 461855i bk1: 8a 461855i bk2: 0a 461884i bk3: 0a 461886i bk4: 20a 461834i bk5: 24a 461823i bk6: 64a 461731i bk7: 64a 461713i bk8: 64a 461738i bk9: 64a 461706i bk10: 64a 461745i bk11: 64a 461737i bk12: 64a 461741i bk13: 64a 461734i bk14: 64a 461735i bk15: 64a 461725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000350736
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461886 n_nop=461172 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003031
n_activity=4059 dram_eff=0.3449
bk0: 8a 461857i bk1: 8a 461857i bk2: 0a 461885i bk3: 0a 461886i bk4: 20a 461834i bk5: 24a 461825i bk6: 64a 461692i bk7: 64a 461640i bk8: 64a 461730i bk9: 64a 461709i bk10: 64a 461741i bk11: 64a 461722i bk12: 64a 461697i bk13: 64a 461724i bk14: 64a 461706i bk15: 64a 461716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00208926

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5703, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 4735, Miss = 174, Miss_rate = 0.037, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 5841, Miss = 176, Miss_rate = 0.030, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 4750, Miss = 174, Miss_rate = 0.037, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 4888, Miss = 176, Miss_rate = 0.036, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5726, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 4739, Miss = 174, Miss_rate = 0.037, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 5874, Miss = 176, Miss_rate = 0.030, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5521, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 4902, Miss = 176, Miss_rate = 0.036, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 5697, Miss = 174, Miss_rate = 0.031, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 4940, Miss = 176, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 63316
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0332
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17989
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3223
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=244594
icnt_total_pkts_simt_to_mem=99294
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.87475
	minimum = 6
	maximum = 20
Network latency average = 7.83605
	minimum = 6
	maximum = 20
Slowest packet = 124674
Flit latency average = 6.14248
	minimum = 6
	maximum = 20
Slowest flit = 338560
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00222885
	minimum = 0 (at node 7)
	maximum = 0.00585243 (at node 22)
Accepted packet rate average = 0.00222885
	minimum = 0 (at node 7)
	maximum = 0.00585243 (at node 22)
Injected flit rate average = 0.0060533
	minimum = 0 (at node 7)
	maximum = 0.0227663 (at node 22)
Accepted flit rate average= 0.0060533
	minimum = 0 (at node 7)
	maximum = 0.0132063 (at node 0)
Injected packet length average = 2.71589
Accepted packet length average = 2.71589
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.3548 (20 samples)
	minimum = 6 (20 samples)
	maximum = 304.55 (20 samples)
Network latency average = 17.2176 (20 samples)
	minimum = 6 (20 samples)
	maximum = 220.3 (20 samples)
Flit latency average = 11.3197 (20 samples)
	minimum = 6 (20 samples)
	maximum = 219.25 (20 samples)
Fragmentation average = 0.0186904 (20 samples)
	minimum = 0 (20 samples)
	maximum = 73.25 (20 samples)
Injected packet rate average = 0.0198061 (20 samples)
	minimum = 0.00955504 (20 samples)
	maximum = 0.0329971 (20 samples)
Accepted packet rate average = 0.0198061 (20 samples)
	minimum = 0.00955504 (20 samples)
	maximum = 0.0329971 (20 samples)
Injected flit rate average = 0.0538017 (20 samples)
	minimum = 0.0155157 (20 samples)
	maximum = 0.14499 (20 samples)
Accepted flit rate average = 0.0538017 (20 samples)
	minimum = 0.0193653 (20 samples)
	maximum = 0.089643 (20 samples)
Injected packet size average = 2.71642 (20 samples)
Accepted packet size average = 2.71642 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 5 sec (425 sec)
gpgpu_simulation_rate = 70463 (inst/sec)
gpgpu_simulation_rate = 1086 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,461886)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,461886)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,461886)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,461886)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,461886)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,461886)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,461886)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,461886)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,461886)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,461886)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,461886)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(6,0,0) tid=(11,4,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,2,0) tid=(11,4,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(1,2,0) tid=(11,6,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(7,0,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 462386  inst.: 30328718 (ipc=763.5) sim_rate=71027 (inst/sec) elapsed = 0:0:07:07 / Tue Jan 29 18:09:59 2019
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(4,5,0) tid=(11,2,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,3,0) tid=(11,14,0)
GPGPU-Sim uArch: cycles simulated: 462886  inst.: 30556110 (ipc=609.1) sim_rate=71226 (inst/sec) elapsed = 0:0:07:09 / Tue Jan 29 18:10:01 2019
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,0,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 463386  inst.: 30676238 (ipc=486.2) sim_rate=71174 (inst/sec) elapsed = 0:0:07:11 / Tue Jan 29 18:10:03 2019
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(6,1,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 463886  inst.: 30764814 (ipc=408.9) sim_rate=71214 (inst/sec) elapsed = 0:0:07:12 / Tue Jan 29 18:10:04 2019
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(2,4,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 464386  inst.: 30851630 (ipc=361.9) sim_rate=71250 (inst/sec) elapsed = 0:0:07:13 / Tue Jan 29 18:10:05 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2577,461886), 5 CTAs running
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(1,7,0) tid=(11,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2772,461886), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2782,461886), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2927,461886), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2959,461886), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 464886  inst.: 30962254 (ipc=338.4) sim_rate=71177 (inst/sec) elapsed = 0:0:07:15 / Tue Jan 29 18:10:07 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3099,461886), 5 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(6,3,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3169,461886), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3207,461886), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3400,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3444,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3474,461886), 4 CTAs running
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(3,6,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3482,461886), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 465386  inst.: 31112558 (ipc=333.0) sim_rate=71195 (inst/sec) elapsed = 0:0:07:17 / Tue Jan 29 18:10:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3505,461886), 2 CTAs running
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,5,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3723,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3752,461886), 2 CTAs running
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(1,1,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3916,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3936,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3954,461886), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 465886  inst.: 31367246 (ipc=355.1) sim_rate=71451 (inst/sec) elapsed = 0:0:07:19 / Tue Jan 29 18:10:11 2019
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(7,8,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4137,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4139,461886), 2 CTAs running
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,4,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4349,461886), 1 CTAs running
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(8,6,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 466386  inst.: 31652622 (ipc=379.0) sim_rate=71612 (inst/sec) elapsed = 0:0:07:22 / Tue Jan 29 18:10:14 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4561,461886), 4 CTAs running
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(6,8,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4849,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4941,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4992,461886), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 466886  inst.: 31758318 (ipc=362.3) sim_rate=71527 (inst/sec) elapsed = 0:0:07:24 / Tue Jan 29 18:10:16 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5021,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5245,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5267,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5267,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5273,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5301,461886), 4 CTAs running
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(6,7,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5406,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5408,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5440,461886), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5447,461886), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5458,461886), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 467386  inst.: 31851342 (ipc=346.2) sim_rate=71576 (inst/sec) elapsed = 0:0:07:25 / Tue Jan 29 18:10:17 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5536,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5564,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5572,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5590,461886), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5604,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5612,461886), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5617,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5629,461886), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5646,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5654,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(7,7,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5680,461886), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5688,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5735,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5743,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5745,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5811,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5822,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5856,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5871,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5924,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5948,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5979,461886), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 467886  inst.: 31977326 (ipc=338.4) sim_rate=71537 (inst/sec) elapsed = 0:0:07:27 / Tue Jan 29 18:10:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6000,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6060,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6061,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6070,461886), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6086,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6087,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6165,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6168,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6181,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6235,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6247,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6259,461886), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6302,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6304,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6362,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(2,7,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6392,461886), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6406,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6487,461886), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6496,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6504,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6594,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6844,461886), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 468886  inst.: 32020590 (ipc=296.2) sim_rate=71474 (inst/sec) elapsed = 0:0:07:28 / Tue Jan 29 18:10:20 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7040,461886), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 12.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 7041
gpu_sim_insn = 2073600
gpu_ipc =     294.5036
gpu_tot_sim_cycle = 468927
gpu_tot_sim_insn = 32020590
gpu_tot_ipc =      68.2848
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 108782
gpu_stall_icnt2sh    = 232704
gpu_total_sim_rate=71474

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 630348
	L1I_total_cache_misses = 14761
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 4969, Miss = 3092, Miss_rate = 0.622, Pending_hits = 278, Reservation_fails = 21178
	L1D_cache_core[1]: Access = 4936, Miss = 3061, Miss_rate = 0.620, Pending_hits = 242, Reservation_fails = 21962
	L1D_cache_core[2]: Access = 4890, Miss = 2843, Miss_rate = 0.581, Pending_hits = 258, Reservation_fails = 21577
	L1D_cache_core[3]: Access = 4954, Miss = 3144, Miss_rate = 0.635, Pending_hits = 217, Reservation_fails = 21481
	L1D_cache_core[4]: Access = 5067, Miss = 3156, Miss_rate = 0.623, Pending_hits = 268, Reservation_fails = 20142
	L1D_cache_core[5]: Access = 4617, Miss = 2892, Miss_rate = 0.626, Pending_hits = 261, Reservation_fails = 21695
	L1D_cache_core[6]: Access = 4649, Miss = 2834, Miss_rate = 0.610, Pending_hits = 267, Reservation_fails = 21773
	L1D_cache_core[7]: Access = 4394, Miss = 2642, Miss_rate = 0.601, Pending_hits = 224, Reservation_fails = 20842
	L1D_cache_core[8]: Access = 4570, Miss = 2973, Miss_rate = 0.651, Pending_hits = 206, Reservation_fails = 21403
	L1D_cache_core[9]: Access = 5067, Miss = 3226, Miss_rate = 0.637, Pending_hits = 197, Reservation_fails = 19922
	L1D_cache_core[10]: Access = 4811, Miss = 3039, Miss_rate = 0.632, Pending_hits = 176, Reservation_fails = 20046
	L1D_cache_core[11]: Access = 4988, Miss = 3120, Miss_rate = 0.626, Pending_hits = 232, Reservation_fails = 18705
	L1D_cache_core[12]: Access = 5147, Miss = 3223, Miss_rate = 0.626, Pending_hits = 258, Reservation_fails = 19603
	L1D_cache_core[13]: Access = 5257, Miss = 3213, Miss_rate = 0.611, Pending_hits = 316, Reservation_fails = 18740
	L1D_cache_core[14]: Access = 4841, Miss = 3110, Miss_rate = 0.642, Pending_hits = 312, Reservation_fails = 20874
	L1D_total_cache_accesses = 73157
	L1D_total_cache_misses = 45568
	L1D_total_cache_miss_rate = 0.6229
	L1D_total_cache_pending_hits = 3712
	L1D_total_cache_reservation_fails = 309943
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 25662
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 287472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25645
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22471
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 615587
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14761
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
29407, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 38093888
gpgpu_n_tot_w_icount = 1190434
gpgpu_n_stall_shd_mem = 515673
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45264
gpgpu_n_mem_write_global = 19285
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 861952
gpgpu_n_store_insn = 308560
gpgpu_n_shmem_insn = 10229639
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 809760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 172578
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 343095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:653218	W0_Idle:3724929	W0_Scoreboard:2271427	W1:2639	W2:2471	W3:2303	W4:2135	W5:1967	W6:1799	W7:1631	W8:1463	W9:1295	W10:1127	W11:959	W12:791	W13:623	W14:455	W15:259	W16:338121	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:830396
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 362112 {8:45264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1388520 {72:19285,}
traffic_breakdown_coretomem[INST_ACC_R] = 26776 {8:3347,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6155904 {136:45264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154280 {8:19285,}
traffic_breakdown_memtocore[INST_ACC_R] = 455192 {136:3347,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 341 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 468926 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31778 	21847 	9159 	1780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	32023 	7800 	4753 	6085 	6358 	5343 	5443 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7287 	26034 	11030 	928 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8483 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	330 	80 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717      7598     14939      6214      9836      4970
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     16958      7865     16492      6336     11573      4993
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512      8031     19483      6394     12562      5079      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237      7619     15496      6429     15125      4970     10684
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193      7455     12765      6082      8411      5090
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     16304      7864     15913      6624     10973      5064
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       801      1239       556      1000       607
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       612
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       798      1342       585      1227       436       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       753      1312       625      1247       568      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       804      1278       641       794       588
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       756      1331       736      1233       575
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=468927 n_nop=468207 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002994
n_activity=4662 dram_eff=0.3012
bk0: 14a 468837i bk1: 8a 468895i bk2: 0a 468926i bk3: 0a 468926i bk4: 20a 468874i bk5: 20a 468877i bk6: 64a 468768i bk7: 64a 468693i bk8: 64a 468780i bk9: 64a 468763i bk10: 64a 468783i bk11: 64a 468766i bk12: 64a 468777i bk13: 64a 468758i bk14: 64a 468784i bk15: 64a 468770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00021112
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=468927 n_nop=468213 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002986
n_activity=3961 dram_eff=0.3534
bk0: 12a 468888i bk1: 8a 468898i bk2: 0a 468926i bk3: 0a 468927i bk4: 20a 468876i bk5: 20a 468875i bk6: 64a 468729i bk7: 64a 468713i bk8: 64a 468780i bk9: 64a 468741i bk10: 64a 468770i bk11: 64a 468769i bk12: 64a 468752i bk13: 64a 468721i bk14: 64a 468756i bk15: 64a 468758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00181265
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=468927 n_nop=468209 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003003
n_activity=4629 dram_eff=0.3042
bk0: 12a 468888i bk1: 8a 468897i bk2: 0a 468924i bk3: 0a 468924i bk4: 20a 468871i bk5: 24a 468868i bk6: 64a 468755i bk7: 64a 468775i bk8: 64a 468776i bk9: 64a 468756i bk10: 64a 468781i bk11: 64a 468788i bk12: 64a 468776i bk13: 64a 468767i bk14: 64a 468776i bk15: 64a 468772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000356132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=468927 n_nop=468213 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002986
n_activity=4081 dram_eff=0.3431
bk0: 8a 468894i bk1: 8a 468896i bk2: 0a 468926i bk3: 0a 468931i bk4: 20a 468879i bk5: 24a 468871i bk6: 64a 468741i bk7: 64a 468723i bk8: 64a 468773i bk9: 64a 468771i bk10: 64a 468774i bk11: 64a 468768i bk12: 64a 468769i bk13: 64a 468733i bk14: 64a 468767i bk15: 64a 468736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00231379
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=468927 n_nop=468213 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002986
n_activity=4557 dram_eff=0.3072
bk0: 8a 468896i bk1: 8a 468896i bk2: 0a 468925i bk3: 0a 468927i bk4: 20a 468875i bk5: 24a 468864i bk6: 64a 468772i bk7: 64a 468754i bk8: 64a 468779i bk9: 64a 468747i bk10: 64a 468786i bk11: 64a 468778i bk12: 64a 468782i bk13: 64a 468775i bk14: 64a 468776i bk15: 64a 468766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00034547
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=468927 n_nop=468213 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002986
n_activity=4059 dram_eff=0.3449
bk0: 8a 468898i bk1: 8a 468898i bk2: 0a 468926i bk3: 0a 468927i bk4: 20a 468875i bk5: 24a 468866i bk6: 64a 468733i bk7: 64a 468681i bk8: 64a 468771i bk9: 64a 468750i bk10: 64a 468782i bk11: 64a 468763i bk12: 64a 468738i bk13: 64a 468765i bk14: 64a 468747i bk15: 64a 468757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00205789

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5723, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 5226, Miss = 174, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6363, Miss = 176, Miss_rate = 0.028, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 5256, Miss = 174, Miss_rate = 0.033, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 5399, Miss = 176, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5726, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 5243, Miss = 174, Miss_rate = 0.033, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6380, Miss = 176, Miss_rate = 0.028, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5521, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 5410, Miss = 176, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6200, Miss = 174, Miss_rate = 0.028, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 5464, Miss = 176, Miss_rate = 0.032, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 67911
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0310
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42557
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19285
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3284
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=262385
icnt_total_pkts_simt_to_mem=106481
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.4393
	minimum = 6
	maximum = 966
Network latency average = 43.4927
	minimum = 6
	maximum = 621
Slowest packet = 128327
Flit latency average = 24.8506
	minimum = 6
	maximum = 621
Slowest flit = 350471
Fragmentation average = 0.0632209
	minimum = 0
	maximum = 251
Injected packet rate average = 0.0483412
	minimum = 0 (at node 20)
	maximum = 0.0744212 (at node 26)
Accepted packet rate average = 0.0483412
	minimum = 0 (at node 20)
	maximum = 0.0744212 (at node 26)
Injected flit rate average = 0.131389
	minimum = 0 (at node 20)
	maximum = 0.343417 (at node 17)
Accepted flit rate average= 0.131389
	minimum = 0 (at node 20)
	maximum = 0.206079 (at node 9)
Injected packet length average = 2.71795
Accepted packet length average = 2.71795
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.5016 (21 samples)
	minimum = 6 (21 samples)
	maximum = 336.048 (21 samples)
Network latency average = 18.4688 (21 samples)
	minimum = 6 (21 samples)
	maximum = 239.381 (21 samples)
Flit latency average = 11.964 (21 samples)
	minimum = 6 (21 samples)
	maximum = 238.381 (21 samples)
Fragmentation average = 0.0208109 (21 samples)
	minimum = 0 (21 samples)
	maximum = 81.7143 (21 samples)
Injected packet rate average = 0.0211649 (21 samples)
	minimum = 0.00910004 (21 samples)
	maximum = 0.0349697 (21 samples)
Accepted packet rate average = 0.0211649 (21 samples)
	minimum = 0.00910004 (21 samples)
	maximum = 0.0349697 (21 samples)
Injected flit rate average = 0.0574963 (21 samples)
	minimum = 0.0147769 (21 samples)
	maximum = 0.154439 (21 samples)
Accepted flit rate average = 0.0574963 (21 samples)
	minimum = 0.0184432 (21 samples)
	maximum = 0.0951876 (21 samples)
Injected packet size average = 2.71658 (21 samples)
Accepted packet size average = 2.71658 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 28 sec (448 sec)
gpgpu_simulation_rate = 71474 (inst/sec)
gpgpu_simulation_rate = 1046 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,468927)
GPGPU-Sim uArch: cycles simulated: 471927  inst.: 32024485 (ipc= 1.3) sim_rate=71324 (inst/sec) elapsed = 0:0:07:29 / Tue Jan 29 18:10:21 2019
GPGPU-Sim uArch: cycles simulated: 475427  inst.: 32032259 (ipc= 1.8) sim_rate=71182 (inst/sec) elapsed = 0:0:07:30 / Tue Jan 29 18:10:22 2019
GPGPU-Sim uArch: cycles simulated: 478427  inst.: 32037360 (ipc= 1.8) sim_rate=71036 (inst/sec) elapsed = 0:0:07:31 / Tue Jan 29 18:10:23 2019
GPGPU-Sim uArch: cycles simulated: 480927  inst.: 32040293 (ipc= 1.6) sim_rate=70885 (inst/sec) elapsed = 0:0:07:32 / Tue Jan 29 18:10:24 2019
GPGPU-Sim uArch: cycles simulated: 483427  inst.: 32042706 (ipc= 1.5) sim_rate=70734 (inst/sec) elapsed = 0:0:07:33 / Tue Jan 29 18:10:25 2019
GPGPU-Sim uArch: cycles simulated: 485927  inst.: 32044222 (ipc= 1.4) sim_rate=70581 (inst/sec) elapsed = 0:0:07:34 / Tue Jan 29 18:10:26 2019
GPGPU-Sim uArch: cycles simulated: 488927  inst.: 32045968 (ipc= 1.3) sim_rate=70430 (inst/sec) elapsed = 0:0:07:35 / Tue Jan 29 18:10:27 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20773,468927), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 22 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 13.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 20774
gpu_sim_insn = 26018
gpu_ipc =       1.2524
gpu_tot_sim_cycle = 489701
gpu_tot_sim_insn = 32046608
gpu_tot_ipc =      65.4412
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 108782
gpu_stall_icnt2sh    = 232704
gpu_total_sim_rate=70432

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632394
	L1I_total_cache_misses = 14778
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 4969, Miss = 3092, Miss_rate = 0.622, Pending_hits = 278, Reservation_fails = 21178
	L1D_cache_core[1]: Access = 4936, Miss = 3061, Miss_rate = 0.620, Pending_hits = 242, Reservation_fails = 21962
	L1D_cache_core[2]: Access = 4890, Miss = 2843, Miss_rate = 0.581, Pending_hits = 258, Reservation_fails = 21577
	L1D_cache_core[3]: Access = 4954, Miss = 3144, Miss_rate = 0.635, Pending_hits = 217, Reservation_fails = 21481
	L1D_cache_core[4]: Access = 5067, Miss = 3156, Miss_rate = 0.623, Pending_hits = 268, Reservation_fails = 20142
	L1D_cache_core[5]: Access = 4617, Miss = 2892, Miss_rate = 0.626, Pending_hits = 261, Reservation_fails = 21695
	L1D_cache_core[6]: Access = 4649, Miss = 2834, Miss_rate = 0.610, Pending_hits = 267, Reservation_fails = 21773
	L1D_cache_core[7]: Access = 4394, Miss = 2642, Miss_rate = 0.601, Pending_hits = 224, Reservation_fails = 20842
	L1D_cache_core[8]: Access = 4570, Miss = 2973, Miss_rate = 0.651, Pending_hits = 206, Reservation_fails = 21403
	L1D_cache_core[9]: Access = 5067, Miss = 3226, Miss_rate = 0.637, Pending_hits = 197, Reservation_fails = 19922
	L1D_cache_core[10]: Access = 4811, Miss = 3039, Miss_rate = 0.632, Pending_hits = 176, Reservation_fails = 20046
	L1D_cache_core[11]: Access = 4988, Miss = 3120, Miss_rate = 0.626, Pending_hits = 232, Reservation_fails = 18705
	L1D_cache_core[12]: Access = 5147, Miss = 3223, Miss_rate = 0.626, Pending_hits = 258, Reservation_fails = 19603
	L1D_cache_core[13]: Access = 5288, Miss = 3213, Miss_rate = 0.608, Pending_hits = 316, Reservation_fails = 18740
	L1D_cache_core[14]: Access = 4841, Miss = 3110, Miss_rate = 0.642, Pending_hits = 312, Reservation_fails = 20874
	L1D_total_cache_accesses = 73188
	L1D_total_cache_misses = 45568
	L1D_total_cache_miss_rate = 0.6226
	L1D_total_cache_pending_hits = 3712
	L1D_total_cache_reservation_fails = 309943
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 25668
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 287472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25651
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22471
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
29407, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 38210688
gpgpu_n_tot_w_icount = 1194084
gpgpu_n_stall_shd_mem = 516219
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45264
gpgpu_n_mem_write_global = 19300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 862208
gpgpu_n_store_insn = 308800
gpgpu_n_shmem_insn = 10234440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 809856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 173124
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 343095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:653218	W0_Idle:3750550	W0_Scoreboard:2283732	W1:3016	W2:2824	W3:2632	W4:2440	W5:2248	W6:2056	W7:1864	W8:1672	W9:1480	W10:1288	W11:1096	W12:904	W13:712	W14:520	W15:296	W16:338640	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:830396
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 362112 {8:45264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1389600 {72:19300,}
traffic_breakdown_coretomem[INST_ACC_R] = 26912 {8:3364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6155904 {136:45264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154400 {8:19300,}
traffic_breakdown_memtocore[INST_ACC_R] = 457504 {136:3364,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 341 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 489700 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31793 	21847 	9159 	1780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	32055 	7800 	4753 	6085 	6358 	5343 	5443 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7287 	26034 	11030 	928 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8498 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	333 	80 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717      7598     14939      6214      9836      4970
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     16980      7865     16492      6336     11573      4993
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512      8031     19483      6394     12562      5079      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237      7619     15518      6429     15125      4970     10684
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193      7455     12765      6082      8411      5090
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     16326      7864     15913      6624     10973      5064
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       801      1239       556      1000       607
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       612
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       798      1342       585      1227       436       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       753      1312       625      1247       568      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       804      1278       641       794       588
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       756      1331       736      1233       575
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489701 n_nop=488981 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002867
n_activity=4662 dram_eff=0.3012
bk0: 14a 489611i bk1: 8a 489669i bk2: 0a 489700i bk3: 0a 489700i bk4: 20a 489648i bk5: 20a 489651i bk6: 64a 489542i bk7: 64a 489467i bk8: 64a 489554i bk9: 64a 489537i bk10: 64a 489557i bk11: 64a 489540i bk12: 64a 489551i bk13: 64a 489532i bk14: 64a 489558i bk15: 64a 489544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000202164
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489701 n_nop=488987 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002859
n_activity=3961 dram_eff=0.3534
bk0: 12a 489662i bk1: 8a 489672i bk2: 0a 489700i bk3: 0a 489701i bk4: 20a 489650i bk5: 20a 489649i bk6: 64a 489503i bk7: 64a 489487i bk8: 64a 489554i bk9: 64a 489515i bk10: 64a 489544i bk11: 64a 489543i bk12: 64a 489526i bk13: 64a 489495i bk14: 64a 489530i bk15: 64a 489532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00173575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489701 n_nop=488983 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002875
n_activity=4629 dram_eff=0.3042
bk0: 12a 489662i bk1: 8a 489671i bk2: 0a 489698i bk3: 0a 489698i bk4: 20a 489645i bk5: 24a 489642i bk6: 64a 489529i bk7: 64a 489549i bk8: 64a 489550i bk9: 64a 489530i bk10: 64a 489555i bk11: 64a 489562i bk12: 64a 489550i bk13: 64a 489541i bk14: 64a 489550i bk15: 64a 489546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000341024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489701 n_nop=488987 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002859
n_activity=4081 dram_eff=0.3431
bk0: 8a 489668i bk1: 8a 489670i bk2: 0a 489700i bk3: 0a 489705i bk4: 20a 489653i bk5: 24a 489645i bk6: 64a 489515i bk7: 64a 489497i bk8: 64a 489547i bk9: 64a 489545i bk10: 64a 489548i bk11: 64a 489542i bk12: 64a 489543i bk13: 64a 489507i bk14: 64a 489541i bk15: 64a 489510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00221564
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489701 n_nop=488987 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002859
n_activity=4557 dram_eff=0.3072
bk0: 8a 489670i bk1: 8a 489670i bk2: 0a 489699i bk3: 0a 489701i bk4: 20a 489649i bk5: 24a 489638i bk6: 64a 489546i bk7: 64a 489528i bk8: 64a 489553i bk9: 64a 489521i bk10: 64a 489560i bk11: 64a 489552i bk12: 64a 489556i bk13: 64a 489549i bk14: 64a 489550i bk15: 64a 489540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000330814
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489701 n_nop=488987 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002859
n_activity=4059 dram_eff=0.3449
bk0: 8a 489672i bk1: 8a 489672i bk2: 0a 489700i bk3: 0a 489701i bk4: 20a 489649i bk5: 24a 489640i bk6: 64a 489507i bk7: 64a 489455i bk8: 64a 489545i bk9: 64a 489524i bk10: 64a 489556i bk11: 64a 489537i bk12: 64a 489512i bk13: 64a 489539i bk14: 64a 489521i bk15: 64a 489531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00197059

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5725, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 5228, Miss = 174, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6370, Miss = 176, Miss_rate = 0.028, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 5258, Miss = 174, Miss_rate = 0.033, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 5401, Miss = 176, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5727, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 5245, Miss = 174, Miss_rate = 0.033, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6385, Miss = 176, Miss_rate = 0.028, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5523, Miss = 174, Miss_rate = 0.032, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 5410, Miss = 176, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6207, Miss = 174, Miss_rate = 0.028, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 5464, Miss = 176, Miss_rate = 0.032, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 67943
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0310
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42557
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19300
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3301
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=262485
icnt_total_pkts_simt_to_mem=106543
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.54688
	minimum = 6
	maximum = 10
Network latency average = 7.54688
	minimum = 6
	maximum = 10
Slowest packet = 135823
Flit latency average = 6.00617
	minimum = 6
	maximum = 7
Slowest flit = 368957
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000114103
	minimum = 0 (at node 0)
	maximum = 0.00154039 (at node 13)
Accepted packet rate average = 0.000114103
	minimum = 0 (at node 0)
	maximum = 0.00154039 (at node 13)
Injected flit rate average = 0.000288823
	minimum = 0 (at node 0)
	maximum = 0.0029845 (at node 13)
Accepted flit rate average= 0.000288823
	minimum = 0 (at node 0)
	maximum = 0.00481371 (at node 13)
Injected packet length average = 2.53125
Accepted packet length average = 2.53125
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.6401 (22 samples)
	minimum = 6 (22 samples)
	maximum = 321.227 (22 samples)
Network latency average = 17.9724 (22 samples)
	minimum = 6 (22 samples)
	maximum = 228.955 (22 samples)
Flit latency average = 11.6932 (22 samples)
	minimum = 6 (22 samples)
	maximum = 227.864 (22 samples)
Fragmentation average = 0.019865 (22 samples)
	minimum = 0 (22 samples)
	maximum = 78 (22 samples)
Injected packet rate average = 0.0202081 (22 samples)
	minimum = 0.0086864 (22 samples)
	maximum = 0.0334502 (22 samples)
Accepted packet rate average = 0.0202081 (22 samples)
	minimum = 0.0086864 (22 samples)
	maximum = 0.0334502 (22 samples)
Injected flit rate average = 0.054896 (22 samples)
	minimum = 0.0141052 (22 samples)
	maximum = 0.147555 (22 samples)
Accepted flit rate average = 0.054896 (22 samples)
	minimum = 0.0176049 (22 samples)
	maximum = 0.0910797 (22 samples)
Injected packet size average = 2.71654 (22 samples)
Accepted packet size average = 2.71654 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 35 sec (455 sec)
gpgpu_simulation_rate = 70432 (inst/sec)
gpgpu_simulation_rate = 1076 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,489701)
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,489701)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,489701)
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,489701)
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,489701)
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,489701)
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,489701)
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,489701)
GPGPU-Sim uArch: cycles simulated: 491201  inst.: 32053616 (ipc= 4.7) sim_rate=70293 (inst/sec) elapsed = 0:0:07:36 / Tue Jan 29 18:10:28 2019
GPGPU-Sim uArch: cycles simulated: 492701  inst.: 32058288 (ipc= 3.9) sim_rate=70149 (inst/sec) elapsed = 0:0:07:37 / Tue Jan 29 18:10:29 2019
GPGPU-Sim uArch: cycles simulated: 494201  inst.: 32062608 (ipc= 3.6) sim_rate=70005 (inst/sec) elapsed = 0:0:07:38 / Tue Jan 29 18:10:30 2019
GPGPU-Sim uArch: cycles simulated: 496201  inst.: 32069504 (ipc= 3.5) sim_rate=69868 (inst/sec) elapsed = 0:0:07:39 / Tue Jan 29 18:10:31 2019
GPGPU-Sim uArch: cycles simulated: 497701  inst.: 32075840 (ipc= 3.7) sim_rate=69730 (inst/sec) elapsed = 0:0:07:40 / Tue Jan 29 18:10:32 2019
GPGPU-Sim uArch: cycles simulated: 499201  inst.: 32091008 (ipc= 4.7) sim_rate=69611 (inst/sec) elapsed = 0:0:07:41 / Tue Jan 29 18:10:33 2019
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(3,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 500701  inst.: 32117744 (ipc= 6.5) sim_rate=69518 (inst/sec) elapsed = 0:0:07:42 / Tue Jan 29 18:10:34 2019
GPGPU-Sim uArch: cycles simulated: 502701  inst.: 32170960 (ipc= 9.6) sim_rate=69483 (inst/sec) elapsed = 0:0:07:43 / Tue Jan 29 18:10:35 2019
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 504201  inst.: 32210816 (ipc=11.3) sim_rate=69419 (inst/sec) elapsed = 0:0:07:44 / Tue Jan 29 18:10:36 2019
GPGPU-Sim uArch: cycles simulated: 505701  inst.: 32250624 (ipc=12.8) sim_rate=69356 (inst/sec) elapsed = 0:0:07:45 / Tue Jan 29 18:10:37 2019
GPGPU-Sim uArch: cycles simulated: 506701  inst.: 32274000 (ipc=13.4) sim_rate=69257 (inst/sec) elapsed = 0:0:07:46 / Tue Jan 29 18:10:38 2019
GPGPU-Sim uArch: cycles simulated: 507701  inst.: 32296544 (ipc=13.9) sim_rate=69157 (inst/sec) elapsed = 0:0:07:47 / Tue Jan 29 18:10:39 2019
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 508701  inst.: 32317984 (ipc=14.3) sim_rate=69055 (inst/sec) elapsed = 0:0:07:48 / Tue Jan 29 18:10:40 2019
GPGPU-Sim uArch: cycles simulated: 510201  inst.: 32348272 (ipc=14.7) sim_rate=68972 (inst/sec) elapsed = 0:0:07:49 / Tue Jan 29 18:10:41 2019
GPGPU-Sim uArch: cycles simulated: 511701  inst.: 32380496 (ipc=15.2) sim_rate=68894 (inst/sec) elapsed = 0:0:07:50 / Tue Jan 29 18:10:42 2019
GPGPU-Sim uArch: cycles simulated: 512701  inst.: 32402544 (ipc=15.5) sim_rate=68795 (inst/sec) elapsed = 0:0:07:51 / Tue Jan 29 18:10:43 2019
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 514201  inst.: 32435408 (ipc=15.9) sim_rate=68719 (inst/sec) elapsed = 0:0:07:52 / Tue Jan 29 18:10:44 2019
GPGPU-Sim uArch: cycles simulated: 515701  inst.: 32468464 (ipc=16.2) sim_rate=68643 (inst/sec) elapsed = 0:0:07:53 / Tue Jan 29 18:10:45 2019
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 517201  inst.: 32501856 (ipc=16.6) sim_rate=68569 (inst/sec) elapsed = 0:0:07:54 / Tue Jan 29 18:10:46 2019
GPGPU-Sim uArch: cycles simulated: 519201  inst.: 32533296 (ipc=16.5) sim_rate=68491 (inst/sec) elapsed = 0:0:07:55 / Tue Jan 29 18:10:47 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30262,489701), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30310,489701), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30537,489701), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30623,489701), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 521201  inst.: 32547824 (ipc=15.9) sim_rate=68377 (inst/sec) elapsed = 0:0:07:56 / Tue Jan 29 18:10:48 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32024,489701), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32599,489701), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32622,489701), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32645,489701), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 5.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 32646
gpu_sim_insn = 506368
gpu_ipc =      15.5109
gpu_tot_sim_cycle = 522347
gpu_tot_sim_insn = 32552976
gpu_tot_ipc =      62.3206
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 108782
gpu_stall_icnt2sh    = 232745
gpu_total_sim_rate=68388

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 650458
	L1I_total_cache_misses = 15034
	L1I_total_cache_miss_rate = 0.0231
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5048, Miss = 3124, Miss_rate = 0.619, Pending_hits = 278, Reservation_fails = 21178
	L1D_cache_core[1]: Access = 5015, Miss = 3109, Miss_rate = 0.620, Pending_hits = 242, Reservation_fails = 21962
	L1D_cache_core[2]: Access = 4969, Miss = 2887, Miss_rate = 0.581, Pending_hits = 258, Reservation_fails = 21577
	L1D_cache_core[3]: Access = 5033, Miss = 3192, Miss_rate = 0.634, Pending_hits = 217, Reservation_fails = 21481
	L1D_cache_core[4]: Access = 5146, Miss = 3188, Miss_rate = 0.620, Pending_hits = 268, Reservation_fails = 20142
	L1D_cache_core[5]: Access = 4696, Miss = 2940, Miss_rate = 0.626, Pending_hits = 261, Reservation_fails = 21695
	L1D_cache_core[6]: Access = 4728, Miss = 2868, Miss_rate = 0.607, Pending_hits = 267, Reservation_fails = 21773
	L1D_cache_core[7]: Access = 4394, Miss = 2642, Miss_rate = 0.601, Pending_hits = 224, Reservation_fails = 20842
	L1D_cache_core[8]: Access = 4570, Miss = 2973, Miss_rate = 0.651, Pending_hits = 206, Reservation_fails = 21403
	L1D_cache_core[9]: Access = 5067, Miss = 3226, Miss_rate = 0.637, Pending_hits = 197, Reservation_fails = 19922
	L1D_cache_core[10]: Access = 4811, Miss = 3039, Miss_rate = 0.632, Pending_hits = 176, Reservation_fails = 20046
	L1D_cache_core[11]: Access = 4988, Miss = 3120, Miss_rate = 0.626, Pending_hits = 232, Reservation_fails = 18705
	L1D_cache_core[12]: Access = 5147, Miss = 3223, Miss_rate = 0.626, Pending_hits = 258, Reservation_fails = 19603
	L1D_cache_core[13]: Access = 5288, Miss = 3213, Miss_rate = 0.608, Pending_hits = 316, Reservation_fails = 18740
	L1D_cache_core[14]: Access = 4920, Miss = 3142, Miss_rate = 0.639, Pending_hits = 312, Reservation_fails = 20874
	L1D_total_cache_accesses = 73820
	L1D_total_cache_misses = 45886
	L1D_total_cache_miss_rate = 0.6216
	L1D_total_cache_pending_hits = 3712
	L1D_total_cache_reservation_fails = 309943
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 25740
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 287472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25723
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22471
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 635424
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15034
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33408, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 39234944
gpgpu_n_tot_w_icount = 1226092
gpgpu_n_stall_shd_mem = 532291
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45582
gpgpu_n_mem_write_global = 19548
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 868352
gpgpu_n_store_insn = 312768
gpgpu_n_shmem_insn = 10346696
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 811136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 189196
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 343095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:653218	W0_Idle:4060052	W0_Scoreboard:2445496	W1:3016	W2:2824	W3:2632	W4:2440	W5:2248	W6:2056	W7:1864	W8:1672	W9:1480	W10:1288	W11:1096	W12:904	W13:712	W14:520	W15:296	W16:370496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:830548
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 364656 {8:45582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1407456 {72:19548,}
traffic_breakdown_coretomem[INST_ACC_R] = 28960 {8:3620,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6199152 {136:45582,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 156384 {8:19548,}
traffic_breakdown_memtocore[INST_ACC_R] = 492320 {136:3620,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 339 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 522346 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32359 	21847 	9159 	1780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	32873 	7804 	4753 	6085 	6358 	5343 	5443 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7599 	26040 	11030 	928 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8746 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	363 	80 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717      7775     14939      6214      9836      4970
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     17234      8042     16625      6336     11670      4993
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512      8227     19483      6394     12562      5079      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237      7814     15750      6429     15262      4970     10781
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193      7632     12765      6082      8411      5090
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     16558      8042     16051      6624     11070      5064
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       801      1239       556      1000       607
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       612
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       798      1342       585      1227       436       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       753      1312       625      1247       568      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       804      1278       641       794       588
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       756      1331       736      1233       575
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522347 n_nop=521627 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002688
n_activity=4662 dram_eff=0.3012
bk0: 14a 522257i bk1: 8a 522315i bk2: 0a 522346i bk3: 0a 522346i bk4: 20a 522294i bk5: 20a 522297i bk6: 64a 522188i bk7: 64a 522113i bk8: 64a 522200i bk9: 64a 522183i bk10: 64a 522203i bk11: 64a 522186i bk12: 64a 522197i bk13: 64a 522178i bk14: 64a 522204i bk15: 64a 522190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000189529
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522347 n_nop=521633 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00268
n_activity=3961 dram_eff=0.3534
bk0: 12a 522308i bk1: 8a 522318i bk2: 0a 522346i bk3: 0a 522347i bk4: 20a 522296i bk5: 20a 522295i bk6: 64a 522149i bk7: 64a 522133i bk8: 64a 522200i bk9: 64a 522161i bk10: 64a 522190i bk11: 64a 522189i bk12: 64a 522172i bk13: 64a 522141i bk14: 64a 522176i bk15: 64a 522178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00162727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522347 n_nop=521629 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002696
n_activity=4629 dram_eff=0.3042
bk0: 12a 522308i bk1: 8a 522317i bk2: 0a 522344i bk3: 0a 522344i bk4: 20a 522291i bk5: 24a 522288i bk6: 64a 522175i bk7: 64a 522195i bk8: 64a 522196i bk9: 64a 522176i bk10: 64a 522201i bk11: 64a 522208i bk12: 64a 522196i bk13: 64a 522187i bk14: 64a 522196i bk15: 64a 522192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000319711
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522347 n_nop=521633 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00268
n_activity=4081 dram_eff=0.3431
bk0: 8a 522314i bk1: 8a 522316i bk2: 0a 522346i bk3: 0a 522351i bk4: 20a 522299i bk5: 24a 522291i bk6: 64a 522161i bk7: 64a 522143i bk8: 64a 522193i bk9: 64a 522191i bk10: 64a 522194i bk11: 64a 522188i bk12: 64a 522189i bk13: 64a 522153i bk14: 64a 522187i bk15: 64a 522156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00207716
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522347 n_nop=521633 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00268
n_activity=4557 dram_eff=0.3072
bk0: 8a 522316i bk1: 8a 522316i bk2: 0a 522345i bk3: 0a 522347i bk4: 20a 522295i bk5: 24a 522284i bk6: 64a 522192i bk7: 64a 522174i bk8: 64a 522199i bk9: 64a 522167i bk10: 64a 522206i bk11: 64a 522198i bk12: 64a 522202i bk13: 64a 522195i bk14: 64a 522196i bk15: 64a 522186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000310139
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522347 n_nop=521633 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00268
n_activity=4059 dram_eff=0.3449
bk0: 8a 522318i bk1: 8a 522318i bk2: 0a 522346i bk3: 0a 522347i bk4: 20a 522295i bk5: 24a 522286i bk6: 64a 522153i bk7: 64a 522101i bk8: 64a 522191i bk9: 64a 522170i bk10: 64a 522202i bk11: 64a 522183i bk12: 64a 522158i bk13: 64a 522185i bk14: 64a 522167i bk15: 64a 522177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00184743

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5741, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 5284, Miss = 174, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6495, Miss = 176, Miss_rate = 0.027, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 5314, Miss = 174, Miss_rate = 0.033, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 5461, Miss = 176, Miss_rate = 0.032, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5759, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 5305, Miss = 174, Miss_rate = 0.033, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6521, Miss = 176, Miss_rate = 0.027, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5539, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 5482, Miss = 176, Miss_rate = 0.032, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6328, Miss = 174, Miss_rate = 0.027, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 5536, Miss = 176, Miss_rate = 0.032, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 68765
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0306
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19548
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3557
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=265603
icnt_total_pkts_simt_to_mem=107861
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.84246
	minimum = 6
	maximum = 20
Network latency average = 7.79623
	minimum = 6
	maximum = 20
Slowest packet = 135892
Flit latency average = 6.1188
	minimum = 6
	maximum = 20
Slowest flit = 369034
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00186513
	minimum = 0 (at node 7)
	maximum = 0.0041659 (at node 22)
Accepted packet rate average = 0.00186513
	minimum = 0 (at node 7)
	maximum = 0.0041659 (at node 22)
Injected flit rate average = 0.00503266
	minimum = 0 (at node 7)
	maximum = 0.0155609 (at node 22)
Accepted flit rate average= 0.00503266
	minimum = 0 (at node 7)
	maximum = 0.0132022 (at node 1)
Injected packet length average = 2.6983
Accepted packet length average = 2.6983
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.8663 (23 samples)
	minimum = 6 (23 samples)
	maximum = 308.13 (23 samples)
Network latency average = 17.5299 (23 samples)
	minimum = 6 (23 samples)
	maximum = 219.87 (23 samples)
Flit latency average = 11.4509 (23 samples)
	minimum = 6 (23 samples)
	maximum = 218.826 (23 samples)
Fragmentation average = 0.0190013 (23 samples)
	minimum = 0 (23 samples)
	maximum = 74.6087 (23 samples)
Injected packet rate average = 0.0194106 (23 samples)
	minimum = 0.00830873 (23 samples)
	maximum = 0.032177 (23 samples)
Accepted packet rate average = 0.0194106 (23 samples)
	minimum = 0.00830873 (23 samples)
	maximum = 0.032177 (23 samples)
Injected flit rate average = 0.052728 (23 samples)
	minimum = 0.0134919 (23 samples)
	maximum = 0.141816 (23 samples)
Accepted flit rate average = 0.052728 (23 samples)
	minimum = 0.0168394 (23 samples)
	maximum = 0.0876937 (23 samples)
Injected packet size average = 2.71646 (23 samples)
Accepted packet size average = 2.71646 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 56 sec (476 sec)
gpgpu_simulation_rate = 68388 (inst/sec)
gpgpu_simulation_rate = 1097 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,522347)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,522347)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,522347)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,522347)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,522347)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,522347)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,522347)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,522347)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(1,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(3,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(5,5,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 522847  inst.: 32918064 (ipc=730.2) sim_rate=68866 (inst/sec) elapsed = 0:0:07:58 / Tue Jan 29 18:10:50 2019
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(3,6,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 523347  inst.: 33069488 (ipc=516.5) sim_rate=69038 (inst/sec) elapsed = 0:0:07:59 / Tue Jan 29 18:10:51 2019
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(4,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(0,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 523847  inst.: 33256336 (ipc=468.9) sim_rate=69139 (inst/sec) elapsed = 0:0:08:01 / Tue Jan 29 18:10:53 2019
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(3,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(2,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 524347  inst.: 33403472 (ipc=425.2) sim_rate=69301 (inst/sec) elapsed = 0:0:08:02 / Tue Jan 29 18:10:54 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2063,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2078,522347), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2117,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2176,522347), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2245,522347), 2 CTAs running
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,3,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2358,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2386,522347), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2390,522347), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2487,522347), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 524847  inst.: 33584048 (ipc=412.4) sim_rate=69388 (inst/sec) elapsed = 0:0:08:04 / Tue Jan 29 18:10:56 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2504,522347), 3 CTAs running
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(6,7,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2540,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2557,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2604,522347), 2 CTAs running
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,1,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2723,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2804,522347), 2 CTAs running
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(6,0,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 525347  inst.: 33875952 (ipc=441.0) sim_rate=69703 (inst/sec) elapsed = 0:0:08:06 / Tue Jan 29 18:10:58 2019
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(2,6,0) tid=(15,15,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(3,7,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3443,522347), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 525847  inst.: 34046288 (ipc=426.7) sim_rate=69910 (inst/sec) elapsed = 0:0:08:07 / Tue Jan 29 18:10:59 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3685,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3699,522347), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3715,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3749,522347), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3760,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3763,522347), 1 CTAs running
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3901,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3947,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3968,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3979,522347), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3985,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 526347  inst.: 34111760 (ipc=389.7) sim_rate=69901 (inst/sec) elapsed = 0:0:08:08 / Tue Jan 29 18:11:00 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4034,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4035,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4051,522347), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4067,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4073,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4150,522347), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4189,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4203,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4223,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4223,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4235,522347), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4238,522347), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4263,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4273,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4279,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4292,522347), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4319,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4357,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4367,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4402,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4418,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4419,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4420,522347), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4421,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4447,522347), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4454,522347), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 526847  inst.: 34178224 (ipc=361.2) sim_rate=69894 (inst/sec) elapsed = 0:0:08:09 / Tue Jan 29 18:11:01 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4500,522347), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4568,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4579,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4597,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4650,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4771,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4839,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4854,522347), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4860,522347), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 527347  inst.: 34191376 (ipc=327.7) sim_rate=69778 (inst/sec) elapsed = 0:0:08:10 / Tue Jan 29 18:11:02 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5061,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5075,522347), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 13.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 5076
gpu_sim_insn = 1638400
gpu_ipc =     322.7738
gpu_tot_sim_cycle = 527423
gpu_tot_sim_insn = 34191376
gpu_tot_ipc =      64.8272
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 116326
gpu_stall_icnt2sh    = 246775
gpu_total_sim_rate=69778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 677134
	L1I_total_cache_misses = 16110
	L1I_total_cache_miss_rate = 0.0238
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5304, Miss = 3267, Miss_rate = 0.616, Pending_hits = 294, Reservation_fails = 22169
	L1D_cache_core[1]: Access = 5271, Miss = 3221, Miss_rate = 0.611, Pending_hits = 274, Reservation_fails = 22151
	L1D_cache_core[2]: Access = 5225, Miss = 3046, Miss_rate = 0.583, Pending_hits = 274, Reservation_fails = 23063
	L1D_cache_core[3]: Access = 5289, Miss = 3330, Miss_rate = 0.630, Pending_hits = 249, Reservation_fails = 22181
	L1D_cache_core[4]: Access = 5402, Miss = 3353, Miss_rate = 0.621, Pending_hits = 284, Reservation_fails = 21682
	L1D_cache_core[5]: Access = 4952, Miss = 3098, Miss_rate = 0.626, Pending_hits = 293, Reservation_fails = 22942
	L1D_cache_core[6]: Access = 4984, Miss = 3043, Miss_rate = 0.611, Pending_hits = 283, Reservation_fails = 23712
	L1D_cache_core[7]: Access = 4714, Miss = 2838, Miss_rate = 0.602, Pending_hits = 251, Reservation_fails = 21250
	L1D_cache_core[8]: Access = 4890, Miss = 3159, Miss_rate = 0.646, Pending_hits = 238, Reservation_fails = 21994
	L1D_cache_core[9]: Access = 5387, Miss = 3396, Miss_rate = 0.630, Pending_hits = 229, Reservation_fails = 20147
	L1D_cache_core[10]: Access = 5131, Miss = 3219, Miss_rate = 0.627, Pending_hits = 208, Reservation_fails = 20592
	L1D_cache_core[11]: Access = 5244, Miss = 3282, Miss_rate = 0.626, Pending_hits = 248, Reservation_fails = 19252
	L1D_cache_core[12]: Access = 5403, Miss = 3375, Miss_rate = 0.625, Pending_hits = 290, Reservation_fails = 19816
	L1D_cache_core[13]: Access = 5544, Miss = 3381, Miss_rate = 0.610, Pending_hits = 332, Reservation_fails = 20549
	L1D_cache_core[14]: Access = 5176, Miss = 3292, Miss_rate = 0.636, Pending_hits = 344, Reservation_fails = 22165
	L1D_total_cache_accesses = 77916
	L1D_total_cache_misses = 48300
	L1D_total_cache_miss_rate = 0.6199
	L1D_total_cache_pending_hits = 4091
	L1D_total_cache_reservation_fails = 323665
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 27276
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 299071
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27259
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24594
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 661024
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16110
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33508, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 40873344
gpgpu_n_tot_w_icount = 1277292
gpgpu_n_stall_shd_mem = 548061
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 47994
gpgpu_n_mem_write_global = 20572
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917504
gpgpu_n_store_insn = 329152
gpgpu_n_shmem_insn = 10903752
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 189196
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 358865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:685312	W0_Idle:4076147	W0_Scoreboard:2477851	W1:3016	W2:2824	W3:2632	W4:2440	W5:2248	W6:2056	W7:1864	W8:1672	W9:1480	W10:1288	W11:1096	W12:904	W13:712	W14:520	W15:296	W16:370496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:881748
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 383952 {8:47994,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1481184 {72:20572,}
traffic_breakdown_coretomem[INST_ACC_R] = 29400 {8:3675,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6527184 {136:47994,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164576 {8:20572,}
traffic_breakdown_memtocore[INST_ACC_R] = 499800 {136:3675,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 338 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 527422 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33848 	23254 	9699 	1780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34320 	8253 	4989 	6532 	6780 	5806 	5470 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7780 	27645 	11627 	957 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	938 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	368 	86 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717      9582     14939      7133      9836      5873
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064      9647     17963      7345     12930      5963
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     10279     19483      7205     12562      5882      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237      9962     16788      7651     16821      6204     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193      9422     12765      6975      8411      5917
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641      9887     17643      7825     12422      6306
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       801      1239       556      1000       607
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       798      1342       585      1227       471       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       753      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       804      1278       641       794       588
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       756      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527423 n_nop=526703 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002662
n_activity=4662 dram_eff=0.3012
bk0: 14a 527333i bk1: 8a 527391i bk2: 0a 527422i bk3: 0a 527422i bk4: 20a 527370i bk5: 20a 527373i bk6: 64a 527264i bk7: 64a 527189i bk8: 64a 527276i bk9: 64a 527259i bk10: 64a 527279i bk11: 64a 527262i bk12: 64a 527273i bk13: 64a 527254i bk14: 64a 527280i bk15: 64a 527266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000187705
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527423 n_nop=526709 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002654
n_activity=3961 dram_eff=0.3534
bk0: 12a 527384i bk1: 8a 527394i bk2: 0a 527422i bk3: 0a 527423i bk4: 20a 527372i bk5: 20a 527371i bk6: 64a 527225i bk7: 64a 527209i bk8: 64a 527276i bk9: 64a 527237i bk10: 64a 527266i bk11: 64a 527265i bk12: 64a 527248i bk13: 64a 527217i bk14: 64a 527252i bk15: 64a 527254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00161161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527423 n_nop=526705 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00267
n_activity=4629 dram_eff=0.3042
bk0: 12a 527384i bk1: 8a 527393i bk2: 0a 527420i bk3: 0a 527420i bk4: 20a 527367i bk5: 24a 527364i bk6: 64a 527251i bk7: 64a 527271i bk8: 64a 527272i bk9: 64a 527252i bk10: 64a 527277i bk11: 64a 527284i bk12: 64a 527272i bk13: 64a 527263i bk14: 64a 527272i bk15: 64a 527268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000316634
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527423 n_nop=526709 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002654
n_activity=4081 dram_eff=0.3431
bk0: 8a 527390i bk1: 8a 527392i bk2: 0a 527422i bk3: 0a 527427i bk4: 20a 527375i bk5: 24a 527367i bk6: 64a 527237i bk7: 64a 527219i bk8: 64a 527269i bk9: 64a 527267i bk10: 64a 527270i bk11: 64a 527264i bk12: 64a 527265i bk13: 64a 527229i bk14: 64a 527263i bk15: 64a 527232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00205717
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527423 n_nop=526709 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002654
n_activity=4557 dram_eff=0.3072
bk0: 8a 527392i bk1: 8a 527392i bk2: 0a 527421i bk3: 0a 527423i bk4: 20a 527371i bk5: 24a 527360i bk6: 64a 527268i bk7: 64a 527250i bk8: 64a 527275i bk9: 64a 527243i bk10: 64a 527282i bk11: 64a 527274i bk12: 64a 527278i bk13: 64a 527271i bk14: 64a 527272i bk15: 64a 527262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000307154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527423 n_nop=526709 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002654
n_activity=4059 dram_eff=0.3449
bk0: 8a 527394i bk1: 8a 527394i bk2: 0a 527422i bk3: 0a 527423i bk4: 20a 527371i bk5: 24a 527362i bk6: 64a 527229i bk7: 64a 527177i bk8: 64a 527267i bk9: 64a 527246i bk10: 64a 527278i bk11: 64a 527259i bk12: 64a 527234i bk13: 64a 527261i bk14: 64a 527243i bk15: 64a 527253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00182965

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5759, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 5728, Miss = 174, Miss_rate = 0.030, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6759, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 5758, Miss = 174, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 5933, Miss = 176, Miss_rate = 0.030, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5759, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 5759, Miss = 174, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6771, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5539, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 5926, Miss = 176, Miss_rate = 0.030, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6584, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 5981, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 72256
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0291
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45287
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20572
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3612
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=278962
icnt_total_pkts_simt_to_mem=113400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.6492
	minimum = 6
	maximum = 517
Network latency average = 27.3753
	minimum = 6
	maximum = 350
Slowest packet = 139371
Flit latency average = 18.9856
	minimum = 6
	maximum = 350
Slowest flit = 378337
Fragmentation average = 0.0391005
	minimum = 0
	maximum = 151
Injected packet rate average = 0.0509442
	minimum = 0 (at node 20)
	maximum = 0.0929866 (at node 19)
Accepted packet rate average = 0.0509442
	minimum = 0 (at node 20)
	maximum = 0.0929866 (at node 19)
Injected flit rate average = 0.137889
	minimum = 0 (at node 20)
	maximum = 0.332545 (at node 19)
Accepted flit rate average= 0.137889
	minimum = 0 (at node 20)
	maximum = 0.208826 (at node 7)
Injected packet length average = 2.70667
Accepted packet length average = 2.70667
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.4405 (24 samples)
	minimum = 6 (24 samples)
	maximum = 316.833 (24 samples)
Network latency average = 17.9402 (24 samples)
	minimum = 6 (24 samples)
	maximum = 225.292 (24 samples)
Flit latency average = 11.7648 (24 samples)
	minimum = 6 (24 samples)
	maximum = 224.292 (24 samples)
Fragmentation average = 0.0198387 (24 samples)
	minimum = 0 (24 samples)
	maximum = 77.7917 (24 samples)
Injected packet rate average = 0.0207245 (24 samples)
	minimum = 0.00796253 (24 samples)
	maximum = 0.0347107 (24 samples)
Accepted packet rate average = 0.0207245 (24 samples)
	minimum = 0.00796253 (24 samples)
	maximum = 0.0347107 (24 samples)
Injected flit rate average = 0.0562764 (24 samples)
	minimum = 0.0129298 (24 samples)
	maximum = 0.149763 (24 samples)
Accepted flit rate average = 0.0562764 (24 samples)
	minimum = 0.0161378 (24 samples)
	maximum = 0.0927409 (24 samples)
Injected packet size average = 2.71546 (24 samples)
Accepted packet size average = 2.71546 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 10 sec (490 sec)
gpgpu_simulation_rate = 69778 (inst/sec)
gpgpu_simulation_rate = 1076 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,527423)
GPGPU-Sim uArch: cycles simulated: 530923  inst.: 34192736 (ipc= 0.4) sim_rate=69638 (inst/sec) elapsed = 0:0:08:11 / Tue Jan 29 18:11:03 2019
GPGPU-Sim uArch: cycles simulated: 534923  inst.: 34200522 (ipc= 1.2) sim_rate=69513 (inst/sec) elapsed = 0:0:08:12 / Tue Jan 29 18:11:04 2019
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 538423  inst.: 34206786 (ipc= 1.4) sim_rate=69384 (inst/sec) elapsed = 0:0:08:13 / Tue Jan 29 18:11:05 2019
GPGPU-Sim uArch: cycles simulated: 541923  inst.: 34211518 (ipc= 1.4) sim_rate=69254 (inst/sec) elapsed = 0:0:08:14 / Tue Jan 29 18:11:06 2019
GPGPU-Sim uArch: cycles simulated: 544923  inst.: 34213911 (ipc= 1.3) sim_rate=69119 (inst/sec) elapsed = 0:0:08:15 / Tue Jan 29 18:11:07 2019
GPGPU-Sim uArch: cycles simulated: 548923  inst.: 34215835 (ipc= 1.1) sim_rate=68983 (inst/sec) elapsed = 0:0:08:16 / Tue Jan 29 18:11:08 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23088,527423), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 25 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 11.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 23089
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 550512
gpu_tot_sim_insn = 34217394
gpu_tot_ipc =      62.1556
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 116326
gpu_stall_icnt2sh    = 246775
gpu_total_sim_rate=68986

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 679180
	L1I_total_cache_misses = 16127
	L1I_total_cache_miss_rate = 0.0237
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5304, Miss = 3267, Miss_rate = 0.616, Pending_hits = 294, Reservation_fails = 22169
	L1D_cache_core[1]: Access = 5271, Miss = 3221, Miss_rate = 0.611, Pending_hits = 274, Reservation_fails = 22151
	L1D_cache_core[2]: Access = 5225, Miss = 3046, Miss_rate = 0.583, Pending_hits = 274, Reservation_fails = 23063
	L1D_cache_core[3]: Access = 5289, Miss = 3330, Miss_rate = 0.630, Pending_hits = 249, Reservation_fails = 22181
	L1D_cache_core[4]: Access = 5402, Miss = 3353, Miss_rate = 0.621, Pending_hits = 284, Reservation_fails = 21682
	L1D_cache_core[5]: Access = 4952, Miss = 3098, Miss_rate = 0.626, Pending_hits = 293, Reservation_fails = 22942
	L1D_cache_core[6]: Access = 4984, Miss = 3043, Miss_rate = 0.611, Pending_hits = 283, Reservation_fails = 23712
	L1D_cache_core[7]: Access = 4714, Miss = 2838, Miss_rate = 0.602, Pending_hits = 251, Reservation_fails = 21250
	L1D_cache_core[8]: Access = 4890, Miss = 3159, Miss_rate = 0.646, Pending_hits = 238, Reservation_fails = 21994
	L1D_cache_core[9]: Access = 5387, Miss = 3396, Miss_rate = 0.630, Pending_hits = 229, Reservation_fails = 20147
	L1D_cache_core[10]: Access = 5131, Miss = 3219, Miss_rate = 0.627, Pending_hits = 208, Reservation_fails = 20592
	L1D_cache_core[11]: Access = 5275, Miss = 3298, Miss_rate = 0.625, Pending_hits = 248, Reservation_fails = 19252
	L1D_cache_core[12]: Access = 5403, Miss = 3375, Miss_rate = 0.625, Pending_hits = 290, Reservation_fails = 19816
	L1D_cache_core[13]: Access = 5544, Miss = 3381, Miss_rate = 0.610, Pending_hits = 332, Reservation_fails = 20549
	L1D_cache_core[14]: Access = 5176, Miss = 3292, Miss_rate = 0.636, Pending_hits = 344, Reservation_fails = 22165
	L1D_total_cache_accesses = 77947
	L1D_total_cache_misses = 48316
	L1D_total_cache_miss_rate = 0.6199
	L1D_total_cache_pending_hits = 4091
	L1D_total_cache_reservation_fails = 323665
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 27282
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 299071
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27265
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24594
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 663053
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16127
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33508, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 40990144
gpgpu_n_tot_w_icount = 1280942
gpgpu_n_stall_shd_mem = 548607
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48010
gpgpu_n_mem_write_global = 20587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917760
gpgpu_n_store_insn = 329392
gpgpu_n_shmem_insn = 10908553
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 189742
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 358865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:685312	W0_Idle:4104083	W0_Scoreboard:2492471	W1:3393	W2:3177	W3:2961	W4:2745	W5:2529	W6:2313	W7:2097	W8:1881	W9:1665	W10:1449	W11:1233	W12:1017	W13:801	W14:585	W15:333	W16:371015	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:881748
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 384080 {8:48010,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1482264 {72:20587,}
traffic_breakdown_coretomem[INST_ACC_R] = 29536 {8:3692,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6529360 {136:48010,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164696 {8:20587,}
traffic_breakdown_memtocore[INST_ACC_R] = 502112 {136:3692,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 338 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 550511 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33879 	23254 	9699 	1780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34368 	8253 	4989 	6532 	6780 	5806 	5470 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7796 	27645 	11627 	957 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	953 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	380 	86 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717      9631     14939      7133      9836      5873
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064      9647     17963      7345     12930      5963
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     10323     19483      7205     12562      5882      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237      9962     16788      7651     16821      6204     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193      9466     12765      6975      8411      5917
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641      9887     17643      7825     12422      6306
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       801      1239       556      1000       607
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       798      1342       585      1227       471       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       753      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       804      1278       641       794       588
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       756      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550512 n_nop=549792 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00255
n_activity=4662 dram_eff=0.3012
bk0: 14a 550422i bk1: 8a 550480i bk2: 0a 550511i bk3: 0a 550511i bk4: 20a 550459i bk5: 20a 550462i bk6: 64a 550353i bk7: 64a 550278i bk8: 64a 550365i bk9: 64a 550348i bk10: 64a 550368i bk11: 64a 550351i bk12: 64a 550362i bk13: 64a 550343i bk14: 64a 550369i bk15: 64a 550355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000179833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550512 n_nop=549798 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002543
n_activity=3961 dram_eff=0.3534
bk0: 12a 550473i bk1: 8a 550483i bk2: 0a 550511i bk3: 0a 550512i bk4: 20a 550461i bk5: 20a 550460i bk6: 64a 550314i bk7: 64a 550298i bk8: 64a 550365i bk9: 64a 550326i bk10: 64a 550355i bk11: 64a 550354i bk12: 64a 550337i bk13: 64a 550306i bk14: 64a 550341i bk15: 64a 550343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00154402
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550512 n_nop=549794 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002558
n_activity=4629 dram_eff=0.3042
bk0: 12a 550473i bk1: 8a 550482i bk2: 0a 550509i bk3: 0a 550509i bk4: 20a 550456i bk5: 24a 550453i bk6: 64a 550340i bk7: 64a 550360i bk8: 64a 550361i bk9: 64a 550341i bk10: 64a 550366i bk11: 64a 550373i bk12: 64a 550361i bk13: 64a 550352i bk14: 64a 550361i bk15: 64a 550357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000303354
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550512 n_nop=549798 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002543
n_activity=4081 dram_eff=0.3431
bk0: 8a 550479i bk1: 8a 550481i bk2: 0a 550511i bk3: 0a 550516i bk4: 20a 550464i bk5: 24a 550456i bk6: 64a 550326i bk7: 64a 550308i bk8: 64a 550358i bk9: 64a 550356i bk10: 64a 550359i bk11: 64a 550353i bk12: 64a 550354i bk13: 64a 550318i bk14: 64a 550352i bk15: 64a 550321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00197089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550512 n_nop=549798 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002543
n_activity=4557 dram_eff=0.3072
bk0: 8a 550481i bk1: 8a 550481i bk2: 0a 550510i bk3: 0a 550512i bk4: 20a 550460i bk5: 24a 550449i bk6: 64a 550357i bk7: 64a 550339i bk8: 64a 550364i bk9: 64a 550332i bk10: 64a 550371i bk11: 64a 550363i bk12: 64a 550367i bk13: 64a 550360i bk14: 64a 550361i bk15: 64a 550351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000294272
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550512 n_nop=549798 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002543
n_activity=4059 dram_eff=0.3449
bk0: 8a 550483i bk1: 8a 550483i bk2: 0a 550511i bk3: 0a 550512i bk4: 20a 550460i bk5: 24a 550451i bk6: 64a 550318i bk7: 64a 550266i bk8: 64a 550356i bk9: 64a 550335i bk10: 64a 550367i bk11: 64a 550348i bk12: 64a 550323i bk13: 64a 550350i bk14: 64a 550332i bk15: 64a 550342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00175291

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5761, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 5741, Miss = 174, Miss_rate = 0.030, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6761, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 5760, Miss = 174, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 5945, Miss = 176, Miss_rate = 0.030, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5760, Miss = 176, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 5761, Miss = 174, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6771, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5541, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 5936, Miss = 176, Miss_rate = 0.030, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6586, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 5981, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 72304
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0291
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20587
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3629
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=279142
icnt_total_pkts_simt_to_mem=113478
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 144513
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 392549
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 11)
Accepted packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 11)
Injected flit rate average = 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00337823 (at node 11)
Accepted flit rate average= 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00779592 (at node 11)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.7308 (25 samples)
	minimum = 6 (25 samples)
	maximum = 304.56 (25 samples)
Network latency average = 17.5305 (25 samples)
	minimum = 6 (25 samples)
	maximum = 216.68 (25 samples)
Flit latency average = 11.5344 (25 samples)
	minimum = 6 (25 samples)
	maximum = 215.6 (25 samples)
Fragmentation average = 0.0190452 (25 samples)
	minimum = 0 (25 samples)
	maximum = 74.68 (25 samples)
Injected packet rate average = 0.0199016 (25 samples)
	minimum = 0.00764403 (25 samples)
	maximum = 0.0334054 (25 samples)
Accepted packet rate average = 0.0199016 (25 samples)
	minimum = 0.00764403 (25 samples)
	maximum = 0.0334054 (25 samples)
Injected flit rate average = 0.0540419 (25 samples)
	minimum = 0.0124126 (25 samples)
	maximum = 0.143907 (25 samples)
Accepted flit rate average = 0.0540419 (25 samples)
	minimum = 0.0154923 (25 samples)
	maximum = 0.0893431 (25 samples)
Injected packet size average = 2.71545 (25 samples)
Accepted packet size average = 2.71545 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 16 sec (496 sec)
gpgpu_simulation_rate = 68986 (inst/sec)
gpgpu_simulation_rate = 1109 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,550512)
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,550512)
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,550512)
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,550512)
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,550512)
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,550512)
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,550512)
GPGPU-Sim uArch: cycles simulated: 551512  inst.: 34222306 (ipc= 4.9) sim_rate=68857 (inst/sec) elapsed = 0:0:08:17 / Tue Jan 29 18:11:09 2019
GPGPU-Sim uArch: cycles simulated: 553012  inst.: 34226146 (ipc= 3.5) sim_rate=68727 (inst/sec) elapsed = 0:0:08:18 / Tue Jan 29 18:11:10 2019
GPGPU-Sim uArch: cycles simulated: 555012  inst.: 34231698 (ipc= 3.2) sim_rate=68600 (inst/sec) elapsed = 0:0:08:19 / Tue Jan 29 18:11:11 2019
GPGPU-Sim uArch: cycles simulated: 557012  inst.: 34237618 (ipc= 3.1) sim_rate=68475 (inst/sec) elapsed = 0:0:08:20 / Tue Jan 29 18:11:12 2019
GPGPU-Sim uArch: cycles simulated: 559012  inst.: 34242882 (ipc= 3.0) sim_rate=68349 (inst/sec) elapsed = 0:0:08:21 / Tue Jan 29 18:11:13 2019
GPGPU-Sim uArch: cycles simulated: 561012  inst.: 34253874 (ipc= 3.5) sim_rate=68234 (inst/sec) elapsed = 0:0:08:22 / Tue Jan 29 18:11:14 2019
GPGPU-Sim uArch: cycles simulated: 562512  inst.: 34284258 (ipc= 5.6) sim_rate=68159 (inst/sec) elapsed = 0:0:08:23 / Tue Jan 29 18:11:15 2019
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 564512  inst.: 34330818 (ipc= 8.1) sim_rate=68116 (inst/sec) elapsed = 0:0:08:24 / Tue Jan 29 18:11:16 2019
GPGPU-Sim uArch: cycles simulated: 566012  inst.: 34365666 (ipc= 9.6) sim_rate=68050 (inst/sec) elapsed = 0:0:08:25 / Tue Jan 29 18:11:17 2019
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 567512  inst.: 34399586 (ipc=10.7) sim_rate=67983 (inst/sec) elapsed = 0:0:08:26 / Tue Jan 29 18:11:18 2019
GPGPU-Sim uArch: cycles simulated: 569512  inst.: 34441362 (ipc=11.8) sim_rate=67931 (inst/sec) elapsed = 0:0:08:27 / Tue Jan 29 18:11:19 2019
GPGPU-Sim uArch: cycles simulated: 571512  inst.: 34475602 (ipc=12.3) sim_rate=67865 (inst/sec) elapsed = 0:0:08:28 / Tue Jan 29 18:11:20 2019
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(0,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 573012  inst.: 34503730 (ipc=12.7) sim_rate=67787 (inst/sec) elapsed = 0:0:08:29 / Tue Jan 29 18:11:21 2019
GPGPU-Sim uArch: cycles simulated: 574512  inst.: 34532338 (ipc=13.1) sim_rate=67710 (inst/sec) elapsed = 0:0:08:30 / Tue Jan 29 18:11:22 2019
GPGPU-Sim uArch: cycles simulated: 576012  inst.: 34561490 (ipc=13.5) sim_rate=67635 (inst/sec) elapsed = 0:0:08:31 / Tue Jan 29 18:11:23 2019
GPGPU-Sim uArch: cycles simulated: 577512  inst.: 34590306 (ipc=13.8) sim_rate=67559 (inst/sec) elapsed = 0:0:08:32 / Tue Jan 29 18:11:24 2019
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 579012  inst.: 34618082 (ipc=14.1) sim_rate=67481 (inst/sec) elapsed = 0:0:08:33 / Tue Jan 29 18:11:25 2019
GPGPU-Sim uArch: cycles simulated: 580512  inst.: 34643906 (ipc=14.2) sim_rate=67400 (inst/sec) elapsed = 0:0:08:34 / Tue Jan 29 18:11:26 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30395,550512), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 582012  inst.: 34652178 (ipc=13.8) sim_rate=67285 (inst/sec) elapsed = 0:0:08:35 / Tue Jan 29 18:11:27 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32439,550512), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32576,550512), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32581,550512), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32589,550512), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32595,550512), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32601,550512), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 32602
gpu_sim_insn = 443072
gpu_ipc =      13.5903
gpu_tot_sim_cycle = 583114
gpu_tot_sim_insn = 34660466
gpu_tot_ipc =      59.4403
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 116326
gpu_stall_icnt2sh    = 246775
gpu_total_sim_rate=67301

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 694984
	L1I_total_cache_misses = 16349
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5383, Miss = 3315, Miss_rate = 0.616, Pending_hits = 294, Reservation_fails = 22169
	L1D_cache_core[1]: Access = 5350, Miss = 3269, Miss_rate = 0.611, Pending_hits = 274, Reservation_fails = 22151
	L1D_cache_core[2]: Access = 5304, Miss = 3094, Miss_rate = 0.583, Pending_hits = 274, Reservation_fails = 23063
	L1D_cache_core[3]: Access = 5368, Miss = 3378, Miss_rate = 0.629, Pending_hits = 249, Reservation_fails = 22181
	L1D_cache_core[4]: Access = 5402, Miss = 3353, Miss_rate = 0.621, Pending_hits = 284, Reservation_fails = 21682
	L1D_cache_core[5]: Access = 4952, Miss = 3098, Miss_rate = 0.626, Pending_hits = 293, Reservation_fails = 22942
	L1D_cache_core[6]: Access = 4984, Miss = 3043, Miss_rate = 0.611, Pending_hits = 283, Reservation_fails = 23712
	L1D_cache_core[7]: Access = 4714, Miss = 2838, Miss_rate = 0.602, Pending_hits = 251, Reservation_fails = 21250
	L1D_cache_core[8]: Access = 4890, Miss = 3159, Miss_rate = 0.646, Pending_hits = 238, Reservation_fails = 21994
	L1D_cache_core[9]: Access = 5387, Miss = 3396, Miss_rate = 0.630, Pending_hits = 229, Reservation_fails = 20147
	L1D_cache_core[10]: Access = 5131, Miss = 3219, Miss_rate = 0.627, Pending_hits = 208, Reservation_fails = 20592
	L1D_cache_core[11]: Access = 5275, Miss = 3298, Miss_rate = 0.625, Pending_hits = 248, Reservation_fails = 19252
	L1D_cache_core[12]: Access = 5482, Miss = 3407, Miss_rate = 0.621, Pending_hits = 290, Reservation_fails = 19816
	L1D_cache_core[13]: Access = 5623, Miss = 3429, Miss_rate = 0.610, Pending_hits = 332, Reservation_fails = 20549
	L1D_cache_core[14]: Access = 5255, Miss = 3340, Miss_rate = 0.636, Pending_hits = 344, Reservation_fails = 22165
	L1D_total_cache_accesses = 78500
	L1D_total_cache_misses = 48636
	L1D_total_cache_miss_rate = 0.6196
	L1D_total_cache_pending_hits = 4091
	L1D_total_cache_reservation_fails = 323665
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 27345
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 299071
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27328
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24594
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 678635
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16349
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37509, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 41886368
gpgpu_n_tot_w_icount = 1308949
gpgpu_n_stall_shd_mem = 562670
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48330
gpgpu_n_mem_write_global = 20804
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 923136
gpgpu_n_store_insn = 332864
gpgpu_n_shmem_insn = 11006777
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 861504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 203805
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 358865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:685312	W0_Idle:4380065	W0_Scoreboard:2640064	W1:3393	W2:3177	W3:2961	W4:2745	W5:2529	W6:2313	W7:2097	W8:1881	W9:1665	W10:1449	W11:1233	W12:1017	W13:801	W14:585	W15:333	W16:398889	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:881881
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 386640 {8:48330,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1497888 {72:20804,}
traffic_breakdown_coretomem[INST_ACC_R] = 31312 {8:3914,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6572880 {136:48330,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 166432 {8:20804,}
traffic_breakdown_memtocore[INST_ACC_R] = 532304 {136:3914,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1417 
averagemflatency = 336 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 583113 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34416 	23254 	9699 	1780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35126 	8254 	4989 	6532 	6780 	5806 	5470 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8116 	27645 	11627 	957 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	1170 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	410 	86 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717      9983     14939      7275      9836      6015
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064      9843     17963      7345     12930      5963
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     10635     19483      7348     12562      6024      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     10140     16788      7651     16821      6204     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193      9787     12765      7117      8411      6059
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     10064     17643      7825     12422      6306
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395       801      1239       556      1000       607
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       798      1342       585      1227       471       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       753      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       804      1278       641       794       588
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       756      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583114 n_nop=582394 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002408
n_activity=4662 dram_eff=0.3012
bk0: 14a 583024i bk1: 8a 583082i bk2: 0a 583113i bk3: 0a 583113i bk4: 20a 583061i bk5: 20a 583064i bk6: 64a 582955i bk7: 64a 582880i bk8: 64a 582967i bk9: 64a 582950i bk10: 64a 582970i bk11: 64a 582953i bk12: 64a 582964i bk13: 64a 582945i bk14: 64a 582971i bk15: 64a 582957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000169778
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583114 n_nop=582400 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002401
n_activity=3961 dram_eff=0.3534
bk0: 12a 583075i bk1: 8a 583085i bk2: 0a 583113i bk3: 0a 583114i bk4: 20a 583063i bk5: 20a 583062i bk6: 64a 582916i bk7: 64a 582900i bk8: 64a 582967i bk9: 64a 582928i bk10: 64a 582957i bk11: 64a 582956i bk12: 64a 582939i bk13: 64a 582908i bk14: 64a 582943i bk15: 64a 582945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00145769
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583114 n_nop=582396 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002415
n_activity=4629 dram_eff=0.3042
bk0: 12a 583075i bk1: 8a 583084i bk2: 0a 583111i bk3: 0a 583111i bk4: 20a 583058i bk5: 24a 583055i bk6: 64a 582942i bk7: 64a 582962i bk8: 64a 582963i bk9: 64a 582943i bk10: 64a 582968i bk11: 64a 582975i bk12: 64a 582963i bk13: 64a 582954i bk14: 64a 582963i bk15: 64a 582959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000286393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583114 n_nop=582400 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002401
n_activity=4081 dram_eff=0.3431
bk0: 8a 583081i bk1: 8a 583083i bk2: 0a 583113i bk3: 0a 583118i bk4: 20a 583066i bk5: 24a 583058i bk6: 64a 582928i bk7: 64a 582910i bk8: 64a 582960i bk9: 64a 582958i bk10: 64a 582961i bk11: 64a 582955i bk12: 64a 582956i bk13: 64a 582920i bk14: 64a 582954i bk15: 64a 582923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0018607
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583114 n_nop=582400 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002401
n_activity=4557 dram_eff=0.3072
bk0: 8a 583083i bk1: 8a 583083i bk2: 0a 583112i bk3: 0a 583114i bk4: 20a 583062i bk5: 24a 583051i bk6: 64a 582959i bk7: 64a 582941i bk8: 64a 582966i bk9: 64a 582934i bk10: 64a 582973i bk11: 64a 582965i bk12: 64a 582969i bk13: 64a 582962i bk14: 64a 582963i bk15: 64a 582953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000277819
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583114 n_nop=582400 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002401
n_activity=4059 dram_eff=0.3449
bk0: 8a 583085i bk1: 8a 583085i bk2: 0a 583113i bk3: 0a 583114i bk4: 20a 583062i bk5: 24a 583053i bk6: 64a 582920i bk7: 64a 582868i bk8: 64a 582958i bk9: 64a 582937i bk10: 64a 582969i bk11: 64a 582950i bk12: 64a 582925i bk13: 64a 582952i bk14: 64a 582934i bk15: 64a 582944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00165491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5775, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 5898, Miss = 174, Miss_rate = 0.030, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6775, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 5818, Miss = 174, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 6093, Miss = 176, Miss_rate = 0.029, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5786, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 5815, Miss = 174, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6799, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5555, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 6100, Miss = 176, Miss_rate = 0.029, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6600, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 6049, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 73063
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0288
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20804
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3851
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=282069
icnt_total_pkts_simt_to_mem=114671
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78261
	minimum = 6
	maximum = 18
Network latency average = 7.77141
	minimum = 6
	maximum = 15
Slowest packet = 144611
Flit latency average = 6.07451
	minimum = 6
	maximum = 14
Slowest flit = 392623
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0017245
	minimum = 0 (at node 4)
	maximum = 0.00503037 (at node 24)
Accepted packet rate average = 0.0017245
	minimum = 0 (at node 4)
	maximum = 0.00503037 (at node 24)
Injected flit rate average = 0.00468047
	minimum = 0 (at node 4)
	maximum = 0.0186492 (at node 24)
Accepted flit rate average= 0.00468047
	minimum = 0 (at node 4)
	maximum = 0.01322 (at node 0)
Injected packet length average = 2.7141
Accepted packet length average = 2.7141
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.079 (26 samples)
	minimum = 6 (26 samples)
	maximum = 293.538 (26 samples)
Network latency average = 17.1551 (26 samples)
	minimum = 6 (26 samples)
	maximum = 208.923 (26 samples)
Flit latency average = 11.3244 (26 samples)
	minimum = 6 (26 samples)
	maximum = 207.846 (26 samples)
Fragmentation average = 0.0183127 (26 samples)
	minimum = 0 (26 samples)
	maximum = 71.8077 (26 samples)
Injected packet rate average = 0.0192025 (26 samples)
	minimum = 0.00735003 (26 samples)
	maximum = 0.0323141 (26 samples)
Accepted packet rate average = 0.0192025 (26 samples)
	minimum = 0.00735003 (26 samples)
	maximum = 0.0323141 (26 samples)
Injected flit rate average = 0.0521434 (26 samples)
	minimum = 0.0119352 (26 samples)
	maximum = 0.13909 (26 samples)
Accepted flit rate average = 0.0521434 (26 samples)
	minimum = 0.0148964 (26 samples)
	maximum = 0.0864153 (26 samples)
Injected packet size average = 2.71544 (26 samples)
Accepted packet size average = 2.71544 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 35 sec (515 sec)
gpgpu_simulation_rate = 67301 (inst/sec)
gpgpu_simulation_rate = 1132 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,583114)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,583114)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,583114)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,583114)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,583114)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,583114)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,583114)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(5,3,0) tid=(3,5,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(3,2,0) tid=(3,9,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(4,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(6,5,0) tid=(3,15,0)
GPGPU-Sim uArch: cycles simulated: 583614  inst.: 34987602 (ipc=654.3) sim_rate=67543 (inst/sec) elapsed = 0:0:08:38 / Tue Jan 29 18:11:30 2019
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(5,3,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 584114  inst.: 35087634 (ipc=427.2) sim_rate=67476 (inst/sec) elapsed = 0:0:08:40 / Tue Jan 29 18:11:32 2019
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 585114  inst.: 35218546 (ipc=279.0) sim_rate=67468 (inst/sec) elapsed = 0:0:08:42 / Tue Jan 29 18:11:34 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2125,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2142,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2143,583114), 2 CTAs running
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(0,0,0) tid=(3,15,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 585614  inst.: 35409586 (ipc=299.6) sim_rate=67704 (inst/sec) elapsed = 0:0:08:43 / Tue Jan 29 18:11:35 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2629,583114), 1 CTAs running
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2791,583114), 1 CTAs running
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(5,1,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2885,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2890,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2951,583114), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2961,583114), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 586114  inst.: 35656178 (ipc=331.9) sim_rate=68046 (inst/sec) elapsed = 0:0:08:44 / Tue Jan 29 18:11:36 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3026,583114), 3 CTAs running
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(6,5,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3144,583114), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3174,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3174,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3176,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3260,583114), 2 CTAs running
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(3,5,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3332,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3373,583114), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 586614  inst.: 35845458 (ipc=338.6) sim_rate=68147 (inst/sec) elapsed = 0:0:08:46 / Tue Jan 29 18:11:38 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3504,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3623,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3714,583114), 2 CTAs running
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(2,5,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3750,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3752,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3810,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3824,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3860,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3924,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3928,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3930,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3930,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3932,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3946,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3976,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3990,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3995,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3998,583114), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 587114  inst.: 35909234 (ipc=312.2) sim_rate=68009 (inst/sec) elapsed = 0:0:08:48 / Tue Jan 29 18:11:40 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4018,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4054,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4099,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4107,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4119,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4151,583114), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4167,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4216,583114), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4233,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4264,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4268,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4276,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4305,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4449,583114), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 0.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 4450
gpu_sim_insn = 1254400
gpu_ipc =     281.8876
gpu_tot_sim_cycle = 587564
gpu_tot_sim_insn = 35914866
gpu_tot_ipc =      61.1250
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 122515
gpu_stall_icnt2sh    = 256963
gpu_total_sim_rate=68020

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 715293
	L1I_total_cache_misses = 17058
	L1I_total_cache_miss_rate = 0.0238
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5575, Miss = 3442, Miss_rate = 0.617, Pending_hits = 310, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5542, Miss = 3365, Miss_rate = 0.607, Pending_hits = 290, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5496, Miss = 3205, Miss_rate = 0.583, Pending_hits = 274, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5560, Miss = 3474, Miss_rate = 0.625, Pending_hits = 265, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 5658, Miss = 3525, Miss_rate = 0.623, Pending_hits = 300, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5208, Miss = 3258, Miss_rate = 0.626, Pending_hits = 318, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5240, Miss = 3219, Miss_rate = 0.614, Pending_hits = 299, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 4970, Miss = 3000, Miss_rate = 0.604, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5082, Miss = 3287, Miss_rate = 0.647, Pending_hits = 254, Reservation_fails = 22459
	L1D_cache_core[9]: Access = 5579, Miss = 3508, Miss_rate = 0.629, Pending_hits = 245, Reservation_fails = 20475
	L1D_cache_core[10]: Access = 5323, Miss = 3347, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5467, Miss = 3409, Miss_rate = 0.624, Pending_hits = 264, Reservation_fails = 19961
	L1D_cache_core[12]: Access = 5674, Miss = 3535, Miss_rate = 0.623, Pending_hits = 306, Reservation_fails = 20733
	L1D_cache_core[13]: Access = 5815, Miss = 3556, Miss_rate = 0.612, Pending_hits = 348, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5447, Miss = 3468, Miss_rate = 0.637, Pending_hits = 360, Reservation_fails = 23343
	L1D_total_cache_accesses = 81636
	L1D_total_cache_misses = 50598
	L1D_total_cache_miss_rate = 0.6198
	L1D_total_cache_pending_hits = 4322
	L1D_total_cache_reservation_fails = 337078
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 28521
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 311976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28504
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25102
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 698235
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37609, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 43140768
gpgpu_n_tot_w_icount = 1348149
gpgpu_n_stall_shd_mem = 577651
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50292
gpgpu_n_mem_write_global = 21588
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 960768
gpgpu_n_store_insn = 345408
gpgpu_n_shmem_insn = 11433273
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 899136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 203805
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 373846
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:709477	W0_Idle:4392943	W0_Scoreboard:2682391	W1:3393	W2:3177	W3:2961	W4:2745	W5:2529	W6:2313	W7:2097	W8:1881	W9:1665	W10:1449	W11:1233	W12:1017	W13:801	W14:585	W15:333	W16:398889	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921081
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 402336 {8:50292,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1554336 {72:21588,}
traffic_breakdown_coretomem[INST_ACC_R] = 31704 {8:3963,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6839712 {136:50292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172704 {8:21588,}
traffic_breakdown_memtocore[INST_ACC_R] = 538968 {136:3963,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 339 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 587563 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35620 	24144 	10213 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36192 	8649 	5178 	6747 	7095 	6066 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8213 	29204 	11923 	967 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	1954 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	413 	89 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     11582     14939     10653      9836      9575
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     11221     17963      8261     12930      6865
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     11999     19483     10584     12562      9371      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     11238     16788      8705     16821      7228     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11254     12765     10289      8411      9336
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     11237     17643      8750     12422      7233
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587564 n_nop=586844 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00239
n_activity=4662 dram_eff=0.3012
bk0: 14a 587474i bk1: 8a 587532i bk2: 0a 587563i bk3: 0a 587563i bk4: 20a 587511i bk5: 20a 587514i bk6: 64a 587405i bk7: 64a 587330i bk8: 64a 587417i bk9: 64a 587400i bk10: 64a 587420i bk11: 64a 587403i bk12: 64a 587414i bk13: 64a 587395i bk14: 64a 587421i bk15: 64a 587407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000168492
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587564 n_nop=586850 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002383
n_activity=3961 dram_eff=0.3534
bk0: 12a 587525i bk1: 8a 587535i bk2: 0a 587563i bk3: 0a 587564i bk4: 20a 587513i bk5: 20a 587512i bk6: 64a 587366i bk7: 64a 587350i bk8: 64a 587417i bk9: 64a 587378i bk10: 64a 587407i bk11: 64a 587406i bk12: 64a 587389i bk13: 64a 587358i bk14: 64a 587393i bk15: 64a 587395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00144665
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587564 n_nop=586846 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002396
n_activity=4629 dram_eff=0.3042
bk0: 12a 587525i bk1: 8a 587534i bk2: 0a 587561i bk3: 0a 587561i bk4: 20a 587508i bk5: 24a 587505i bk6: 64a 587392i bk7: 64a 587412i bk8: 64a 587413i bk9: 64a 587393i bk10: 64a 587418i bk11: 64a 587425i bk12: 64a 587413i bk13: 64a 587404i bk14: 64a 587413i bk15: 64a 587409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000284224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587564 n_nop=586850 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002383
n_activity=4081 dram_eff=0.3431
bk0: 8a 587531i bk1: 8a 587533i bk2: 0a 587563i bk3: 0a 587568i bk4: 20a 587516i bk5: 24a 587508i bk6: 64a 587378i bk7: 64a 587360i bk8: 64a 587410i bk9: 64a 587408i bk10: 64a 587411i bk11: 64a 587405i bk12: 64a 587406i bk13: 64a 587370i bk14: 64a 587404i bk15: 64a 587373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00184661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587564 n_nop=586850 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002383
n_activity=4557 dram_eff=0.3072
bk0: 8a 587533i bk1: 8a 587533i bk2: 0a 587562i bk3: 0a 587564i bk4: 20a 587512i bk5: 24a 587501i bk6: 64a 587409i bk7: 64a 587391i bk8: 64a 587416i bk9: 64a 587384i bk10: 64a 587423i bk11: 64a 587415i bk12: 64a 587419i bk13: 64a 587412i bk14: 64a 587413i bk15: 64a 587403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000275715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587564 n_nop=586850 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002383
n_activity=4059 dram_eff=0.3449
bk0: 8a 587535i bk1: 8a 587535i bk2: 0a 587563i bk3: 0a 587564i bk4: 20a 587512i bk5: 24a 587503i bk6: 64a 587370i bk7: 64a 587318i bk8: 64a 587408i bk9: 64a 587387i bk10: 64a 587419i bk11: 64a 587400i bk12: 64a 587375i bk13: 64a 587402i bk14: 64a 587384i bk15: 64a 587394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00164237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5791, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 6422, Miss = 174, Miss_rate = 0.027, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6791, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 6221, Miss = 174, Miss_rate = 0.028, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 6621, Miss = 176, Miss_rate = 0.027, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5786, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 6202, Miss = 174, Miss_rate = 0.028, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6799, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5555, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 6626, Miss = 176, Miss_rate = 0.027, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6600, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 6444, Miss = 176, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 75858
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0277
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21588
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3900
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=292908
icnt_total_pkts_simt_to_mem=119034
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.9247
	minimum = 6
	maximum = 884
Network latency average = 46.2465
	minimum = 6
	maximum = 537
Slowest packet = 147186
Flit latency average = 24.9767
	minimum = 6
	maximum = 537
Slowest flit = 400483
Fragmentation average = 0.0252236
	minimum = 0
	maximum = 82
Injected packet rate average = 0.0465252
	minimum = 0 (at node 20)
	maximum = 0.118652 (at node 19)
Accepted packet rate average = 0.0465252
	minimum = 0 (at node 20)
	maximum = 0.118652 (at node 19)
Injected flit rate average = 0.126525
	minimum = 0 (at node 20)
	maximum = 0.493483 (at node 19)
Accepted flit rate average= 0.126525
	minimum = 0 (at node 20)
	maximum = 0.212135 (at node 6)
Injected packet length average = 2.7195
Accepted packet length average = 2.7195
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.8881 (27 samples)
	minimum = 6 (27 samples)
	maximum = 315.407 (27 samples)
Network latency average = 18.2326 (27 samples)
	minimum = 6 (27 samples)
	maximum = 221.074 (27 samples)
Flit latency average = 11.83 (27 samples)
	minimum = 6 (27 samples)
	maximum = 220.037 (27 samples)
Fragmentation average = 0.0185686 (27 samples)
	minimum = 0 (27 samples)
	maximum = 72.1852 (27 samples)
Injected packet rate average = 0.0202145 (27 samples)
	minimum = 0.00707781 (27 samples)
	maximum = 0.0355118 (27 samples)
Accepted packet rate average = 0.0202145 (27 samples)
	minimum = 0.00707781 (27 samples)
	maximum = 0.0355118 (27 samples)
Injected flit rate average = 0.0548983 (27 samples)
	minimum = 0.0114931 (27 samples)
	maximum = 0.152215 (27 samples)
Accepted flit rate average = 0.0548983 (27 samples)
	minimum = 0.0143447 (27 samples)
	maximum = 0.0910715 (27 samples)
Injected packet size average = 2.71579 (27 samples)
Accepted packet size average = 2.71579 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 48 sec (528 sec)
gpgpu_simulation_rate = 68020 (inst/sec)
gpgpu_simulation_rate = 1112 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,587564)
GPGPU-Sim uArch: cycles simulated: 589564  inst.: 35916732 (ipc= 0.9) sim_rate=67895 (inst/sec) elapsed = 0:0:08:49 / Tue Jan 29 18:11:41 2019
GPGPU-Sim uArch: cycles simulated: 592564  inst.: 35923652 (ipc= 1.8) sim_rate=67780 (inst/sec) elapsed = 0:0:08:50 / Tue Jan 29 18:11:42 2019
GPGPU-Sim uArch: cycles simulated: 595564  inst.: 35929284 (ipc= 1.8) sim_rate=67663 (inst/sec) elapsed = 0:0:08:51 / Tue Jan 29 18:11:43 2019
GPGPU-Sim uArch: cycles simulated: 599064  inst.: 35934049 (ipc= 1.7) sim_rate=67545 (inst/sec) elapsed = 0:0:08:52 / Tue Jan 29 18:11:44 2019
GPGPU-Sim uArch: cycles simulated: 602564  inst.: 35937287 (ipc= 1.5) sim_rate=67424 (inst/sec) elapsed = 0:0:08:53 / Tue Jan 29 18:11:45 2019
GPGPU-Sim uArch: cycles simulated: 606064  inst.: 35939183 (ipc= 1.3) sim_rate=67301 (inst/sec) elapsed = 0:0:08:54 / Tue Jan 29 18:11:46 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20772,587564), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 28 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 8.

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 20773
gpu_sim_insn = 26018
gpu_ipc =       1.2525
gpu_tot_sim_cycle = 608337
gpu_tot_sim_insn = 35940884
gpu_tot_ipc =      59.0805
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 122515
gpu_stall_icnt2sh    = 256963
gpu_total_sim_rate=67305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 717339
	L1I_total_cache_misses = 17075
	L1I_total_cache_miss_rate = 0.0238
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5575, Miss = 3442, Miss_rate = 0.617, Pending_hits = 310, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5542, Miss = 3365, Miss_rate = 0.607, Pending_hits = 290, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5496, Miss = 3205, Miss_rate = 0.583, Pending_hits = 274, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5560, Miss = 3474, Miss_rate = 0.625, Pending_hits = 265, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 5658, Miss = 3525, Miss_rate = 0.623, Pending_hits = 300, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5208, Miss = 3258, Miss_rate = 0.626, Pending_hits = 318, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5240, Miss = 3219, Miss_rate = 0.614, Pending_hits = 299, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 4970, Miss = 3000, Miss_rate = 0.604, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5113, Miss = 3287, Miss_rate = 0.643, Pending_hits = 254, Reservation_fails = 22459
	L1D_cache_core[9]: Access = 5579, Miss = 3508, Miss_rate = 0.629, Pending_hits = 245, Reservation_fails = 20475
	L1D_cache_core[10]: Access = 5323, Miss = 3347, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5467, Miss = 3409, Miss_rate = 0.624, Pending_hits = 264, Reservation_fails = 19961
	L1D_cache_core[12]: Access = 5674, Miss = 3535, Miss_rate = 0.623, Pending_hits = 306, Reservation_fails = 20733
	L1D_cache_core[13]: Access = 5815, Miss = 3556, Miss_rate = 0.612, Pending_hits = 348, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5447, Miss = 3468, Miss_rate = 0.637, Pending_hits = 360, Reservation_fails = 23343
	L1D_total_cache_accesses = 81667
	L1D_total_cache_misses = 50598
	L1D_total_cache_miss_rate = 0.6196
	L1D_total_cache_pending_hits = 4322
	L1D_total_cache_reservation_fails = 337078
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 28527
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 311976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28510
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25102
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 700264
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17075
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37609, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 43257568
gpgpu_n_tot_w_icount = 1351799
gpgpu_n_stall_shd_mem = 578197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50292
gpgpu_n_mem_write_global = 21603
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 961024
gpgpu_n_store_insn = 345648
gpgpu_n_shmem_insn = 11438074
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 899232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 204351
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 373846
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:709477	W0_Idle:4418563	W0_Scoreboard:2694695	W1:3770	W2:3530	W3:3290	W4:3050	W5:2810	W6:2570	W7:2330	W8:2090	W9:1850	W10:1610	W11:1370	W12:1130	W13:890	W14:650	W15:370	W16:399408	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921081
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 402336 {8:50292,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1555416 {72:21603,}
traffic_breakdown_coretomem[INST_ACC_R] = 31840 {8:3980,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6839712 {136:50292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172824 {8:21603,}
traffic_breakdown_memtocore[INST_ACC_R] = 541280 {136:3980,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 339 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 608336 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35635 	24144 	10213 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36224 	8649 	5178 	6747 	7095 	6066 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8213 	29204 	11923 	967 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	1969 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	416 	89 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     11604     14939     10653      9836      9575
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     11221     17963      8261     12930      6865
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12021     19483     10584     12562      9371      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     11238     16788      8705     16821      7228     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11276     12765     10289      8411      9336
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     11237     17643      8750     12422      7233
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=608337 n_nop=607617 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002308
n_activity=4662 dram_eff=0.3012
bk0: 14a 608247i bk1: 8a 608305i bk2: 0a 608336i bk3: 0a 608336i bk4: 20a 608284i bk5: 20a 608287i bk6: 64a 608178i bk7: 64a 608103i bk8: 64a 608190i bk9: 64a 608173i bk10: 64a 608193i bk11: 64a 608176i bk12: 64a 608187i bk13: 64a 608168i bk14: 64a 608194i bk15: 64a 608180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000162739
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=608337 n_nop=607623 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002301
n_activity=3961 dram_eff=0.3534
bk0: 12a 608298i bk1: 8a 608308i bk2: 0a 608336i bk3: 0a 608337i bk4: 20a 608286i bk5: 20a 608285i bk6: 64a 608139i bk7: 64a 608123i bk8: 64a 608190i bk9: 64a 608151i bk10: 64a 608180i bk11: 64a 608179i bk12: 64a 608162i bk13: 64a 608131i bk14: 64a 608166i bk15: 64a 608168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00139725
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=608337 n_nop=607619 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002315
n_activity=4629 dram_eff=0.3042
bk0: 12a 608298i bk1: 8a 608307i bk2: 0a 608334i bk3: 0a 608334i bk4: 20a 608281i bk5: 24a 608278i bk6: 64a 608165i bk7: 64a 608185i bk8: 64a 608186i bk9: 64a 608166i bk10: 64a 608191i bk11: 64a 608198i bk12: 64a 608186i bk13: 64a 608177i bk14: 64a 608186i bk15: 64a 608182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000274519
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=608337 n_nop=607623 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002301
n_activity=4081 dram_eff=0.3431
bk0: 8a 608304i bk1: 8a 608306i bk2: 0a 608336i bk3: 0a 608341i bk4: 20a 608289i bk5: 24a 608281i bk6: 64a 608151i bk7: 64a 608133i bk8: 64a 608183i bk9: 64a 608181i bk10: 64a 608184i bk11: 64a 608178i bk12: 64a 608179i bk13: 64a 608143i bk14: 64a 608177i bk15: 64a 608146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00178355
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=608337 n_nop=607623 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002301
n_activity=4557 dram_eff=0.3072
bk0: 8a 608306i bk1: 8a 608306i bk2: 0a 608335i bk3: 0a 608337i bk4: 20a 608285i bk5: 24a 608274i bk6: 64a 608182i bk7: 64a 608164i bk8: 64a 608189i bk9: 64a 608157i bk10: 64a 608196i bk11: 64a 608188i bk12: 64a 608192i bk13: 64a 608185i bk14: 64a 608186i bk15: 64a 608176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0002663
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=608337 n_nop=607623 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002301
n_activity=4059 dram_eff=0.3449
bk0: 8a 608308i bk1: 8a 608308i bk2: 0a 608336i bk3: 0a 608337i bk4: 20a 608285i bk5: 24a 608276i bk6: 64a 608143i bk7: 64a 608091i bk8: 64a 608181i bk9: 64a 608160i bk10: 64a 608192i bk11: 64a 608173i bk12: 64a 608148i bk13: 64a 608175i bk14: 64a 608157i bk15: 64a 608167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00158629

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5793, Miss = 177, Miss_rate = 0.031, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 6429, Miss = 174, Miss_rate = 0.027, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6793, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 6223, Miss = 174, Miss_rate = 0.028, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 6628, Miss = 176, Miss_rate = 0.027, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5787, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 6204, Miss = 174, Miss_rate = 0.028, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6799, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5557, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 6631, Miss = 176, Miss_rate = 0.027, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6602, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 6444, Miss = 176, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 75890
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0277
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21603
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3917
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=293008
icnt_total_pkts_simt_to_mem=119096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.54688
	minimum = 6
	maximum = 10
Network latency average = 7.54688
	minimum = 6
	maximum = 10
Slowest packet = 151717
Flit latency average = 6.00617
	minimum = 6
	maximum = 7
Slowest flit = 412033
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000114108
	minimum = 0 (at node 0)
	maximum = 0.00154046 (at node 8)
Accepted packet rate average = 0.000114108
	minimum = 0 (at node 0)
	maximum = 0.00154046 (at node 8)
Injected flit rate average = 0.000288836
	minimum = 0 (at node 0)
	maximum = 0.00298464 (at node 8)
Accepted flit rate average= 0.000288836
	minimum = 0 (at node 0)
	maximum = 0.00481394 (at node 8)
Injected packet length average = 2.53125
Accepted packet length average = 2.53125
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.233 (28 samples)
	minimum = 6 (28 samples)
	maximum = 304.5 (28 samples)
Network latency average = 17.851 (28 samples)
	minimum = 6 (28 samples)
	maximum = 213.536 (28 samples)
Flit latency average = 11.622 (28 samples)
	minimum = 6 (28 samples)
	maximum = 212.429 (28 samples)
Fragmentation average = 0.0179055 (28 samples)
	minimum = 0 (28 samples)
	maximum = 69.6071 (28 samples)
Injected packet rate average = 0.0194966 (28 samples)
	minimum = 0.00682503 (28 samples)
	maximum = 0.0342985 (28 samples)
Accepted packet rate average = 0.0194966 (28 samples)
	minimum = 0.00682503 (28 samples)
	maximum = 0.0342985 (28 samples)
Injected flit rate average = 0.0529479 (28 samples)
	minimum = 0.0110827 (28 samples)
	maximum = 0.146886 (28 samples)
Accepted flit rate average = 0.0529479 (28 samples)
	minimum = 0.0138324 (28 samples)
	maximum = 0.0879909 (28 samples)
Injected packet size average = 2.71575 (28 samples)
Accepted packet size average = 2.71575 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 54 sec (534 sec)
gpgpu_simulation_rate = 67305 (inst/sec)
gpgpu_simulation_rate = 1139 (cycle/sec)
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,608337)
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,608337)
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,608337)
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,608337)
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,608337)
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,608337)
GPGPU-Sim uArch: cycles simulated: 608837  inst.: 35943796 (ipc= 5.8) sim_rate=67184 (inst/sec) elapsed = 0:0:08:55 / Tue Jan 29 18:11:47 2019
GPGPU-Sim uArch: cycles simulated: 610337  inst.: 35947668 (ipc= 3.4) sim_rate=67066 (inst/sec) elapsed = 0:0:08:56 / Tue Jan 29 18:11:48 2019
GPGPU-Sim uArch: cycles simulated: 612337  inst.: 35952468 (ipc= 2.9) sim_rate=66950 (inst/sec) elapsed = 0:0:08:57 / Tue Jan 29 18:11:49 2019
GPGPU-Sim uArch: cycles simulated: 614337  inst.: 35958132 (ipc= 2.9) sim_rate=66836 (inst/sec) elapsed = 0:0:08:58 / Tue Jan 29 18:11:50 2019
GPGPU-Sim uArch: cycles simulated: 616337  inst.: 35963284 (ipc= 2.8) sim_rate=66722 (inst/sec) elapsed = 0:0:08:59 / Tue Jan 29 18:11:51 2019
GPGPU-Sim uArch: cycles simulated: 617837  inst.: 35977428 (ipc= 3.8) sim_rate=66624 (inst/sec) elapsed = 0:0:09:00 / Tue Jan 29 18:11:52 2019
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 619837  inst.: 36009924 (ipc= 6.0) sim_rate=66561 (inst/sec) elapsed = 0:0:09:01 / Tue Jan 29 18:11:53 2019
GPGPU-Sim uArch: cycles simulated: 620837  inst.: 36029860 (ipc= 7.1) sim_rate=66475 (inst/sec) elapsed = 0:0:09:02 / Tue Jan 29 18:11:54 2019
GPGPU-Sim uArch: cycles simulated: 621837  inst.: 36049812 (ipc= 8.1) sim_rate=66390 (inst/sec) elapsed = 0:0:09:03 / Tue Jan 29 18:11:55 2019
GPGPU-Sim uArch: cycles simulated: 623837  inst.: 36089700 (ipc= 9.6) sim_rate=66341 (inst/sec) elapsed = 0:0:09:04 / Tue Jan 29 18:11:56 2019
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 624837  inst.: 36109220 (ipc=10.2) sim_rate=66255 (inst/sec) elapsed = 0:0:09:05 / Tue Jan 29 18:11:57 2019
GPGPU-Sim uArch: cycles simulated: 626837  inst.: 36141044 (ipc=10.8) sim_rate=66192 (inst/sec) elapsed = 0:0:09:06 / Tue Jan 29 18:11:58 2019
GPGPU-Sim uArch: cycles simulated: 628837  inst.: 36171716 (ipc=11.3) sim_rate=66127 (inst/sec) elapsed = 0:0:09:07 / Tue Jan 29 18:11:59 2019
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 630837  inst.: 36204260 (ipc=11.7) sim_rate=66066 (inst/sec) elapsed = 0:0:09:08 / Tue Jan 29 18:12:00 2019
GPGPU-Sim uArch: cycles simulated: 632337  inst.: 36228852 (ipc=12.0) sim_rate=65990 (inst/sec) elapsed = 0:0:09:09 / Tue Jan 29 18:12:01 2019
GPGPU-Sim uArch: cycles simulated: 633837  inst.: 36253956 (ipc=12.3) sim_rate=65916 (inst/sec) elapsed = 0:0:09:10 / Tue Jan 29 18:12:02 2019
GPGPU-Sim uArch: cycles simulated: 635337  inst.: 36278500 (ipc=12.5) sim_rate=65841 (inst/sec) elapsed = 0:0:09:11 / Tue Jan 29 18:12:03 2019
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 636837  inst.: 36297908 (ipc=12.5) sim_rate=65757 (inst/sec) elapsed = 0:0:09:12 / Tue Jan 29 18:12:04 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30127,608337), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 638837  inst.: 36315700 (ipc=12.3) sim_rate=65670 (inst/sec) elapsed = 0:0:09:13 / Tue Jan 29 18:12:05 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30543,608337), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30548,608337), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30576,608337), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 640837  inst.: 36320660 (ipc=11.7) sim_rate=65560 (inst/sec) elapsed = 0:0:09:14 / Tue Jan 29 18:12:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32591,608337), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32613,608337), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 14.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 32614
gpu_sim_insn = 379776
gpu_ipc =      11.6446
gpu_tot_sim_cycle = 640951
gpu_tot_sim_insn = 36320660
gpu_tot_ipc =      56.6668
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 122515
gpu_stall_icnt2sh    = 256963
gpu_total_sim_rate=65560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 730886
	L1I_total_cache_misses = 17266
	L1I_total_cache_miss_rate = 0.0236
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5575, Miss = 3442, Miss_rate = 0.617, Pending_hits = 310, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5542, Miss = 3365, Miss_rate = 0.607, Pending_hits = 290, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5496, Miss = 3205, Miss_rate = 0.583, Pending_hits = 274, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5560, Miss = 3474, Miss_rate = 0.625, Pending_hits = 265, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 5658, Miss = 3525, Miss_rate = 0.623, Pending_hits = 300, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5208, Miss = 3258, Miss_rate = 0.626, Pending_hits = 318, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5240, Miss = 3219, Miss_rate = 0.614, Pending_hits = 299, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 4970, Miss = 3000, Miss_rate = 0.604, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5113, Miss = 3287, Miss_rate = 0.643, Pending_hits = 254, Reservation_fails = 22459
	L1D_cache_core[9]: Access = 5658, Miss = 3540, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20475
	L1D_cache_core[10]: Access = 5402, Miss = 3379, Miss_rate = 0.626, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5546, Miss = 3441, Miss_rate = 0.620, Pending_hits = 264, Reservation_fails = 19961
	L1D_cache_core[12]: Access = 5753, Miss = 3583, Miss_rate = 0.623, Pending_hits = 306, Reservation_fails = 20733
	L1D_cache_core[13]: Access = 5894, Miss = 3590, Miss_rate = 0.609, Pending_hits = 348, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5526, Miss = 3516, Miss_rate = 0.636, Pending_hits = 360, Reservation_fails = 23343
	L1D_total_cache_accesses = 82141
	L1D_total_cache_misses = 50824
	L1D_total_cache_miss_rate = 0.6187
	L1D_total_cache_pending_hits = 4322
	L1D_total_cache_reservation_fails = 337078
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 28581
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 311976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28564
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25102
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 713620
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17266
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37609, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 44025760
gpgpu_n_tot_w_icount = 1375805
gpgpu_n_stall_shd_mem = 590251
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50518
gpgpu_n_mem_write_global = 21789
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 965632
gpgpu_n_store_insn = 348624
gpgpu_n_shmem_insn = 11522266
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 900192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 216405
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 373846
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:709477	W0_Idle:4648715	W0_Scoreboard:2814563	W1:3770	W2:3530	W3:3290	W4:3050	W5:2810	W6:2570	W7:2330	W8:2090	W9:1850	W10:1610	W11:1370	W12:1130	W13:890	W14:650	W15:370	W16:423300	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921195
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 404144 {8:50518,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1568808 {72:21789,}
traffic_breakdown_coretomem[INST_ACC_R] = 33368 {8:4171,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6870448 {136:50518,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 174312 {8:21789,}
traffic_breakdown_memtocore[INST_ACC_R] = 567256 {136:4171,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 337 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 640950 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36047 	24144 	10213 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36826 	8650 	5178 	6747 	7095 	6066 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8434 	29209 	11923 	967 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	2155 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	446 	89 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     11782     14939     10773      9836      9694
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     11399     17963      8261     12930      6865
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12199     19483     10704     12562      9496      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     11416     16788      8705     16821      7228     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11482     12765     10405      8411      9456
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     11432     17643      8750     12422      7233
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640951 n_nop=640231 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00219
n_activity=4662 dram_eff=0.3012
bk0: 14a 640861i bk1: 8a 640919i bk2: 0a 640950i bk3: 0a 640950i bk4: 20a 640898i bk5: 20a 640901i bk6: 64a 640792i bk7: 64a 640717i bk8: 64a 640804i bk9: 64a 640787i bk10: 64a 640807i bk11: 64a 640790i bk12: 64a 640801i bk13: 64a 640782i bk14: 64a 640808i bk15: 64a 640794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000154458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640951 n_nop=640237 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002184
n_activity=3961 dram_eff=0.3534
bk0: 12a 640912i bk1: 8a 640922i bk2: 0a 640950i bk3: 0a 640951i bk4: 20a 640900i bk5: 20a 640899i bk6: 64a 640753i bk7: 64a 640737i bk8: 64a 640804i bk9: 64a 640765i bk10: 64a 640794i bk11: 64a 640793i bk12: 64a 640776i bk13: 64a 640745i bk14: 64a 640780i bk15: 64a 640782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00132615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640951 n_nop=640233 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002197
n_activity=4629 dram_eff=0.3042
bk0: 12a 640912i bk1: 8a 640921i bk2: 0a 640948i bk3: 0a 640948i bk4: 20a 640895i bk5: 24a 640892i bk6: 64a 640779i bk7: 64a 640799i bk8: 64a 640800i bk9: 64a 640780i bk10: 64a 640805i bk11: 64a 640812i bk12: 64a 640800i bk13: 64a 640791i bk14: 64a 640800i bk15: 64a 640796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00026055
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640951 n_nop=640237 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002184
n_activity=4081 dram_eff=0.3431
bk0: 8a 640918i bk1: 8a 640920i bk2: 0a 640950i bk3: 0a 640955i bk4: 20a 640903i bk5: 24a 640895i bk6: 64a 640765i bk7: 64a 640747i bk8: 64a 640797i bk9: 64a 640795i bk10: 64a 640798i bk11: 64a 640792i bk12: 64a 640793i bk13: 64a 640757i bk14: 64a 640791i bk15: 64a 640760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0016928
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640951 n_nop=640237 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002184
n_activity=4557 dram_eff=0.3072
bk0: 8a 640920i bk1: 8a 640920i bk2: 0a 640949i bk3: 0a 640951i bk4: 20a 640899i bk5: 24a 640888i bk6: 64a 640796i bk7: 64a 640778i bk8: 64a 640803i bk9: 64a 640771i bk10: 64a 640810i bk11: 64a 640802i bk12: 64a 640806i bk13: 64a 640799i bk14: 64a 640800i bk15: 64a 640790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000252749
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640951 n_nop=640237 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002184
n_activity=4059 dram_eff=0.3449
bk0: 8a 640922i bk1: 8a 640922i bk2: 0a 640950i bk3: 0a 640951i bk4: 20a 640899i bk5: 24a 640890i bk6: 64a 640757i bk7: 64a 640705i bk8: 64a 640795i bk9: 64a 640774i bk10: 64a 640806i bk11: 64a 640787i bk12: 64a 640762i bk13: 64a 640789i bk14: 64a 640771i bk15: 64a 640781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00150558

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5805, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 6535, Miss = 174, Miss_rate = 0.027, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6805, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 6275, Miss = 174, Miss_rate = 0.028, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 6735, Miss = 176, Miss_rate = 0.026, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5810, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 6256, Miss = 174, Miss_rate = 0.028, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6823, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5569, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 6754, Miss = 176, Miss_rate = 0.026, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6614, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 6512, Miss = 176, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 76493
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0275
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21789
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4108
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=295279
icnt_total_pkts_simt_to_mem=120071
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78856
	minimum = 6
	maximum = 18
Network latency average = 7.76617
	minimum = 6
	maximum = 16
Slowest packet = 151784
Flit latency average = 6.1029
	minimum = 6
	maximum = 14
Slowest flit = 412108
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00136955
	minimum = 0 (at node 0)
	maximum = 0.00377139 (at node 24)
Accepted packet rate average = 0.00136955
	minimum = 0 (at node 0)
	maximum = 0.00377139 (at node 24)
Injected flit rate average = 0.00368622
	minimum = 0 (at node 0)
	maximum = 0.0137058 (at node 24)
Accepted flit rate average= 0.00368622
	minimum = 0 (at node 0)
	maximum = 0.0132152 (at node 12)
Injected packet length average = 2.69154
Accepted packet length average = 2.69154
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6315 (29 samples)
	minimum = 6 (29 samples)
	maximum = 294.621 (29 samples)
Network latency average = 17.5032 (29 samples)
	minimum = 6 (29 samples)
	maximum = 206.724 (29 samples)
Flit latency average = 11.4317 (29 samples)
	minimum = 6 (29 samples)
	maximum = 205.586 (29 samples)
Fragmentation average = 0.017288 (29 samples)
	minimum = 0 (29 samples)
	maximum = 67.2069 (29 samples)
Injected packet rate average = 0.0188715 (29 samples)
	minimum = 0.00658968 (29 samples)
	maximum = 0.0332459 (29 samples)
Accepted packet rate average = 0.0188715 (29 samples)
	minimum = 0.00658968 (29 samples)
	maximum = 0.0332459 (29 samples)
Injected flit rate average = 0.0512492 (29 samples)
	minimum = 0.0107005 (29 samples)
	maximum = 0.142293 (29 samples)
Accepted flit rate average = 0.0512492 (29 samples)
	minimum = 0.0133554 (29 samples)
	maximum = 0.0854124 (29 samples)
Injected packet size average = 2.71569 (29 samples)
Accepted packet size average = 2.71569 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 14 sec (554 sec)
gpgpu_simulation_rate = 65560 (inst/sec)
gpgpu_simulation_rate = 1156 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,640951)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,640951)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,640951)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,640951)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,640951)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,640951)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,640951)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,640951)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(5,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(0,0,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 641451  inst.: 36580020 (ipc=518.7) sim_rate=65791 (inst/sec) elapsed = 0:0:09:16 / Tue Jan 29 18:12:08 2019
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 641951  inst.: 36757748 (ipc=437.1) sim_rate=65992 (inst/sec) elapsed = 0:0:09:17 / Tue Jan 29 18:12:09 2019
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(1,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 642451  inst.: 36993524 (ipc=448.6) sim_rate=66178 (inst/sec) elapsed = 0:0:09:19 / Tue Jan 29 18:12:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1568,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1578,640951), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1607,640951), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1609,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1625,640951), 2 CTAs running
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1956,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 642951  inst.: 37204628 (ipc=442.0) sim_rate=66436 (inst/sec) elapsed = 0:0:09:20 / Tue Jan 29 18:12:12 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2229,640951), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2252,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2312,640951), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2316,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2336,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2380,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2386,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2400,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2402,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2406,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2414,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2422,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2452,640951), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2462,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2470,640951), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 643451  inst.: 37237076 (ipc=366.6) sim_rate=66376 (inst/sec) elapsed = 0:0:09:21 / Tue Jan 29 18:12:13 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2516,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2520,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2530,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2538,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2556,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2584,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2602,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2614,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2758,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2795,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2809,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2821,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2881,640951), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2901,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2915,640951), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 11.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 2916
gpu_sim_insn = 921600
gpu_ipc =     316.0494
gpu_tot_sim_cycle = 643867
gpu_tot_sim_insn = 37242260
gpu_tot_ipc =      57.8415
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 126050
gpu_stall_icnt2sh    = 264732
gpu_total_sim_rate=66385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 745800
	L1I_total_cache_misses = 17780
	L1I_total_cache_miss_rate = 0.0238
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5767, Miss = 3538, Miss_rate = 0.613, Pending_hits = 325, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5734, Miss = 3461, Miss_rate = 0.604, Pending_hits = 304, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5688, Miss = 3309, Miss_rate = 0.582, Pending_hits = 284, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5752, Miss = 3570, Miss_rate = 0.621, Pending_hits = 273, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 5850, Miss = 3627, Miss_rate = 0.620, Pending_hits = 314, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5400, Miss = 3354, Miss_rate = 0.621, Pending_hits = 332, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5368, Miss = 3289, Miss_rate = 0.613, Pending_hits = 299, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5098, Miss = 3068, Miss_rate = 0.602, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5241, Miss = 3351, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 5786, Miss = 3619, Miss_rate = 0.625, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5530, Miss = 3458, Miss_rate = 0.625, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5674, Miss = 3522, Miss_rate = 0.621, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 5881, Miss = 3646, Miss_rate = 0.620, Pending_hits = 306, Reservation_fails = 20795
	L1D_cache_core[13]: Access = 6022, Miss = 3669, Miss_rate = 0.609, Pending_hits = 348, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5654, Miss = 3595, Miss_rate = 0.636, Pending_hits = 360, Reservation_fails = 23511
	L1D_total_cache_accesses = 84445
	L1D_total_cache_misses = 52076
	L1D_total_cache_miss_rate = 0.6167
	L1D_total_cache_pending_hits = 4397
	L1D_total_cache_reservation_fails = 337758
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 29445
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312393
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29428
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 728020
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17780
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37709, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 44947360
gpgpu_n_tot_w_icount = 1404605
gpgpu_n_stall_shd_mem = 592083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51770
gpgpu_n_mem_write_global = 22365
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993280
gpgpu_n_store_insn = 357840
gpgpu_n_shmem_insn = 11835610
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 927840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 216405
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 375678
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:716112	W0_Idle:4662587	W0_Scoreboard:2842252	W1:3770	W2:3530	W3:3290	W4:3050	W5:2810	W6:2570	W7:2330	W8:2090	W9:1850	W10:1610	W11:1370	W12:1130	W13:890	W14:650	W15:370	W16:423300	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:949995
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 414160 {8:51770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1610280 {72:22365,}
traffic_breakdown_coretomem[INST_ACC_R] = 33712 {8:4214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7040720 {136:51770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178920 {8:22365,}
traffic_breakdown_memtocore[INST_ACC_R] = 573104 {136:4214,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 336 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 643866 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37026 	24916 	10290 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37766 	9002 	5340 	6912 	7257 	6156 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8487 	30097 	12226 	975 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	2731 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	449 	92 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     11534      9836     10365
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963      9140     12930      7824
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     11527     12562     10202      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788      9570     16821      8132     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     11276      8411     10220
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643      9710     12422      8221
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643867 n_nop=643147 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002181
n_activity=4662 dram_eff=0.3012
bk0: 14a 643777i bk1: 8a 643835i bk2: 0a 643866i bk3: 0a 643866i bk4: 20a 643814i bk5: 20a 643817i bk6: 64a 643708i bk7: 64a 643633i bk8: 64a 643720i bk9: 64a 643703i bk10: 64a 643723i bk11: 64a 643706i bk12: 64a 643717i bk13: 64a 643698i bk14: 64a 643724i bk15: 64a 643710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000153758
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643867 n_nop=643153 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002174
n_activity=3961 dram_eff=0.3534
bk0: 12a 643828i bk1: 8a 643838i bk2: 0a 643866i bk3: 0a 643867i bk4: 20a 643816i bk5: 20a 643815i bk6: 64a 643669i bk7: 64a 643653i bk8: 64a 643720i bk9: 64a 643681i bk10: 64a 643710i bk11: 64a 643709i bk12: 64a 643692i bk13: 64a 643661i bk14: 64a 643696i bk15: 64a 643698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00132015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643867 n_nop=643149 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002187
n_activity=4629 dram_eff=0.3042
bk0: 12a 643828i bk1: 8a 643837i bk2: 0a 643864i bk3: 0a 643864i bk4: 20a 643811i bk5: 24a 643808i bk6: 64a 643695i bk7: 64a 643715i bk8: 64a 643716i bk9: 64a 643696i bk10: 64a 643721i bk11: 64a 643728i bk12: 64a 643716i bk13: 64a 643707i bk14: 64a 643716i bk15: 64a 643712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00025937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643867 n_nop=643153 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002174
n_activity=4081 dram_eff=0.3431
bk0: 8a 643834i bk1: 8a 643836i bk2: 0a 643866i bk3: 0a 643871i bk4: 20a 643819i bk5: 24a 643811i bk6: 64a 643681i bk7: 64a 643663i bk8: 64a 643713i bk9: 64a 643711i bk10: 64a 643714i bk11: 64a 643708i bk12: 64a 643709i bk13: 64a 643673i bk14: 64a 643707i bk15: 64a 643676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00168513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643867 n_nop=643153 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002174
n_activity=4557 dram_eff=0.3072
bk0: 8a 643836i bk1: 8a 643836i bk2: 0a 643865i bk3: 0a 643867i bk4: 20a 643815i bk5: 24a 643804i bk6: 64a 643712i bk7: 64a 643694i bk8: 64a 643719i bk9: 64a 643687i bk10: 64a 643726i bk11: 64a 643718i bk12: 64a 643722i bk13: 64a 643715i bk14: 64a 643716i bk15: 64a 643706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000251605
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643867 n_nop=643153 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002174
n_activity=4059 dram_eff=0.3449
bk0: 8a 643838i bk1: 8a 643838i bk2: 0a 643866i bk3: 0a 643867i bk4: 20a 643815i bk5: 24a 643806i bk6: 64a 643673i bk7: 64a 643621i bk8: 64a 643711i bk9: 64a 643690i bk10: 64a 643722i bk11: 64a 643703i bk12: 64a 643678i bk13: 64a 643705i bk14: 64a 643687i bk15: 64a 643697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00149876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5819, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 6780, Miss = 174, Miss_rate = 0.026, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6819, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 6631, Miss = 174, Miss_rate = 0.026, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 6993, Miss = 176, Miss_rate = 0.025, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5810, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 6612, Miss = 174, Miss_rate = 0.026, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6823, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5569, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7009, Miss = 176, Miss_rate = 0.025, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6614, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 6885, Miss = 176, Miss_rate = 0.026, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 78364
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0268
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22365
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4151
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=302330
icnt_total_pkts_simt_to_mem=123094
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4826
	minimum = 6
	maximum = 285
Network latency average = 20.3044
	minimum = 6
	maximum = 269
Slowest packet = 153449
Flit latency average = 15.6897
	minimum = 6
	maximum = 269
Slowest flit = 416149
Fragmentation average = 0.0622662
	minimum = 0
	maximum = 104
Injected packet rate average = 0.0475283
	minimum = 0 (at node 20)
	maximum = 0.127915 (at node 26)
Accepted packet rate average = 0.0475283
	minimum = 0 (at node 20)
	maximum = 0.127915 (at node 26)
Injected flit rate average = 0.127953
	minimum = 0 (at node 20)
	maximum = 0.463992 (at node 26)
Accepted flit rate average= 0.127953
	minimum = 0 (at node 20)
	maximum = 0.215706 (at node 26)
Injected packet length average = 2.69214
Accepted packet length average = 2.69214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6932 (30 samples)
	minimum = 6 (30 samples)
	maximum = 294.3 (30 samples)
Network latency average = 17.5966 (30 samples)
	minimum = 6 (30 samples)
	maximum = 208.8 (30 samples)
Flit latency average = 11.5736 (30 samples)
	minimum = 6 (30 samples)
	maximum = 207.7 (30 samples)
Fragmentation average = 0.0187873 (30 samples)
	minimum = 0 (30 samples)
	maximum = 68.4333 (30 samples)
Injected packet rate average = 0.0198268 (30 samples)
	minimum = 0.00637002 (30 samples)
	maximum = 0.0364015 (30 samples)
Accepted packet rate average = 0.0198268 (30 samples)
	minimum = 0.00637002 (30 samples)
	maximum = 0.0364015 (30 samples)
Injected flit rate average = 0.053806 (30 samples)
	minimum = 0.0103438 (30 samples)
	maximum = 0.153017 (30 samples)
Accepted flit rate average = 0.053806 (30 samples)
	minimum = 0.0129102 (30 samples)
	maximum = 0.0897556 (30 samples)
Injected packet size average = 2.71381 (30 samples)
Accepted packet size average = 2.71381 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 21 sec (561 sec)
gpgpu_simulation_rate = 66385 (inst/sec)
gpgpu_simulation_rate = 1147 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,643867)
GPGPU-Sim uArch: cycles simulated: 645367  inst.: 37242884 (ipc= 0.4) sim_rate=66268 (inst/sec) elapsed = 0:0:09:22 / Tue Jan 29 18:12:14 2019
GPGPU-Sim uArch: cycles simulated: 649367  inst.: 37246571 (ipc= 0.8) sim_rate=66157 (inst/sec) elapsed = 0:0:09:23 / Tue Jan 29 18:12:15 2019
GPGPU-Sim uArch: cycles simulated: 652867  inst.: 37254271 (ipc= 1.3) sim_rate=66053 (inst/sec) elapsed = 0:0:09:24 / Tue Jan 29 18:12:16 2019
GPGPU-Sim uArch: cycles simulated: 656367  inst.: 37259806 (ipc= 1.4) sim_rate=65946 (inst/sec) elapsed = 0:0:09:25 / Tue Jan 29 18:12:17 2019
GPGPU-Sim uArch: cycles simulated: 659867  inst.: 37263602 (ipc= 1.3) sim_rate=65836 (inst/sec) elapsed = 0:0:09:26 / Tue Jan 29 18:12:18 2019
GPGPU-Sim uArch: cycles simulated: 663867  inst.: 37266394 (ipc= 1.2) sim_rate=65725 (inst/sec) elapsed = 0:0:09:27 / Tue Jan 29 18:12:19 2019
GPGPU-Sim uArch: cycles simulated: 666867  inst.: 37268278 (ipc= 1.1) sim_rate=65613 (inst/sec) elapsed = 0:0:09:28 / Tue Jan 29 18:12:20 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23087,643867), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 31 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 6.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 23088
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 666955
gpu_tot_sim_insn = 37268278
gpu_tot_ipc =      55.8783
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 126050
gpu_stall_icnt2sh    = 264732
gpu_total_sim_rate=65613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747846
	L1I_total_cache_misses = 17797
	L1I_total_cache_miss_rate = 0.0238
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5767, Miss = 3538, Miss_rate = 0.613, Pending_hits = 325, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5734, Miss = 3461, Miss_rate = 0.604, Pending_hits = 304, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5688, Miss = 3309, Miss_rate = 0.582, Pending_hits = 284, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5752, Miss = 3570, Miss_rate = 0.621, Pending_hits = 273, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 5850, Miss = 3627, Miss_rate = 0.620, Pending_hits = 314, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5400, Miss = 3354, Miss_rate = 0.621, Pending_hits = 332, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5399, Miss = 3305, Miss_rate = 0.612, Pending_hits = 299, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5098, Miss = 3068, Miss_rate = 0.602, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5241, Miss = 3351, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 5786, Miss = 3619, Miss_rate = 0.625, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5530, Miss = 3458, Miss_rate = 0.625, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5674, Miss = 3522, Miss_rate = 0.621, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 5881, Miss = 3646, Miss_rate = 0.620, Pending_hits = 306, Reservation_fails = 20795
	L1D_cache_core[13]: Access = 6022, Miss = 3669, Miss_rate = 0.609, Pending_hits = 348, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5654, Miss = 3595, Miss_rate = 0.636, Pending_hits = 360, Reservation_fails = 23511
	L1D_total_cache_accesses = 84476
	L1D_total_cache_misses = 52092
	L1D_total_cache_miss_rate = 0.6166
	L1D_total_cache_pending_hits = 4397
	L1D_total_cache_reservation_fails = 337758
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 29451
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312393
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29434
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 730049
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17797
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37709, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 45064160
gpgpu_n_tot_w_icount = 1408255
gpgpu_n_stall_shd_mem = 592629
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51786
gpgpu_n_mem_write_global = 22380
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993536
gpgpu_n_store_insn = 358080
gpgpu_n_shmem_insn = 11840411
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 927936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 216951
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 375678
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:716112	W0_Idle:4690522	W0_Scoreboard:2856871	W1:4147	W2:3883	W3:3619	W4:3355	W5:3091	W6:2827	W7:2563	W8:2299	W9:2035	W10:1771	W11:1507	W12:1243	W13:979	W14:715	W15:407	W16:423819	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:949995
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 414288 {8:51786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1611360 {72:22380,}
traffic_breakdown_coretomem[INST_ACC_R] = 33848 {8:4231,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7042896 {136:51786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 179040 {8:22380,}
traffic_breakdown_memtocore[INST_ACC_R] = 575416 {136:4231,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 336 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 666954 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37057 	24916 	10290 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37814 	9002 	5340 	6912 	7257 	6156 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8503 	30097 	12226 	975 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	2746 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	461 	92 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     11579      9836     10365
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963      9140     12930      7824
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     11576     12562     10202      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788      9570     16821      8132     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     11321      8411     10220
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643      9710     12422      8221
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666955 n_nop=666235 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002105
n_activity=4662 dram_eff=0.3012
bk0: 14a 666865i bk1: 8a 666923i bk2: 0a 666954i bk3: 0a 666954i bk4: 20a 666902i bk5: 20a 666905i bk6: 64a 666796i bk7: 64a 666721i bk8: 64a 666808i bk9: 64a 666791i bk10: 64a 666811i bk11: 64a 666794i bk12: 64a 666805i bk13: 64a 666786i bk14: 64a 666812i bk15: 64a 666798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000148436
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666955 n_nop=666241 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002099
n_activity=3961 dram_eff=0.3534
bk0: 12a 666916i bk1: 8a 666926i bk2: 0a 666954i bk3: 0a 666955i bk4: 20a 666904i bk5: 20a 666903i bk6: 64a 666757i bk7: 64a 666741i bk8: 64a 666808i bk9: 64a 666769i bk10: 64a 666798i bk11: 64a 666797i bk12: 64a 666780i bk13: 64a 666749i bk14: 64a 666784i bk15: 64a 666786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00127445
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666955 n_nop=666237 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002111
n_activity=4629 dram_eff=0.3042
bk0: 12a 666916i bk1: 8a 666925i bk2: 0a 666952i bk3: 0a 666952i bk4: 20a 666899i bk5: 24a 666896i bk6: 64a 666783i bk7: 64a 666803i bk8: 64a 666804i bk9: 64a 666784i bk10: 64a 666809i bk11: 64a 666816i bk12: 64a 666804i bk13: 64a 666795i bk14: 64a 666804i bk15: 64a 666800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000250392
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666955 n_nop=666241 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002099
n_activity=4081 dram_eff=0.3431
bk0: 8a 666922i bk1: 8a 666924i bk2: 0a 666954i bk3: 0a 666959i bk4: 20a 666907i bk5: 24a 666899i bk6: 64a 666769i bk7: 64a 666751i bk8: 64a 666801i bk9: 64a 666799i bk10: 64a 666802i bk11: 64a 666796i bk12: 64a 666797i bk13: 64a 666761i bk14: 64a 666795i bk15: 64a 666764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0016268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666955 n_nop=666241 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002099
n_activity=4557 dram_eff=0.3072
bk0: 8a 666924i bk1: 8a 666924i bk2: 0a 666953i bk3: 0a 666955i bk4: 20a 666903i bk5: 24a 666892i bk6: 64a 666800i bk7: 64a 666782i bk8: 64a 666807i bk9: 64a 666775i bk10: 64a 666814i bk11: 64a 666806i bk12: 64a 666810i bk13: 64a 666803i bk14: 64a 666804i bk15: 64a 666794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000242895
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666955 n_nop=666241 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002099
n_activity=4059 dram_eff=0.3449
bk0: 8a 666926i bk1: 8a 666926i bk2: 0a 666954i bk3: 0a 666955i bk4: 20a 666903i bk5: 24a 666894i bk6: 64a 666761i bk7: 64a 666709i bk8: 64a 666799i bk9: 64a 666778i bk10: 64a 666810i bk11: 64a 666791i bk12: 64a 666766i bk13: 64a 666793i bk14: 64a 666775i bk15: 64a 666785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00144687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5821, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 6792, Miss = 174, Miss_rate = 0.026, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6821, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 6633, Miss = 174, Miss_rate = 0.026, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7006, Miss = 176, Miss_rate = 0.025, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5811, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 6614, Miss = 174, Miss_rate = 0.026, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6823, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5571, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7019, Miss = 176, Miss_rate = 0.025, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6616, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 6885, Miss = 176, Miss_rate = 0.026, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 78412
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0268
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22380
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4168
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=302510
icnt_total_pkts_simt_to_mem=123172
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 156729
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 425611
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154
	minimum = 0 (at node 0)
	maximum = 0.002079 (at node 6)
Accepted packet rate average = 0.000154
	minimum = 0 (at node 0)
	maximum = 0.002079 (at node 6)
Injected flit rate average = 0.000413875
	minimum = 0 (at node 0)
	maximum = 0.00337838 (at node 6)
Accepted flit rate average= 0.000413875
	minimum = 0 (at node 0)
	maximum = 0.00779626 (at node 6)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.145 (31 samples)
	minimum = 6 (31 samples)
	maximum = 285.129 (31 samples)
Network latency average = 17.2773 (31 samples)
	minimum = 6 (31 samples)
	maximum = 202.387 (31 samples)
Flit latency average = 11.394 (31 samples)
	minimum = 6 (31 samples)
	maximum = 201.226 (31 samples)
Fragmentation average = 0.0181813 (31 samples)
	minimum = 0 (31 samples)
	maximum = 66.2258 (31 samples)
Injected packet rate average = 0.0191922 (31 samples)
	minimum = 0.00616454 (31 samples)
	maximum = 0.0352943 (31 samples)
Accepted packet rate average = 0.0191922 (31 samples)
	minimum = 0.00616454 (31 samples)
	maximum = 0.0352943 (31 samples)
Injected flit rate average = 0.0520837 (31 samples)
	minimum = 0.0100101 (31 samples)
	maximum = 0.14819 (31 samples)
Accepted flit rate average = 0.0520837 (31 samples)
	minimum = 0.0124938 (31 samples)
	maximum = 0.0871117 (31 samples)
Injected packet size average = 2.7138 (31 samples)
Accepted packet size average = 2.7138 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 28 sec (568 sec)
gpgpu_simulation_rate = 65613 (inst/sec)
gpgpu_simulation_rate = 1174 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,666955)
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,666955)
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,666955)
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,666955)
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,666955)
GPGPU-Sim uArch: cycles simulated: 669455  inst.: 37274470 (ipc= 2.5) sim_rate=65508 (inst/sec) elapsed = 0:0:09:29 / Tue Jan 29 18:12:21 2019
GPGPU-Sim uArch: cycles simulated: 671955  inst.: 37279846 (ipc= 2.3) sim_rate=65403 (inst/sec) elapsed = 0:0:09:30 / Tue Jan 29 18:12:22 2019
GPGPU-Sim uArch: cycles simulated: 673955  inst.: 37283798 (ipc= 2.2) sim_rate=65295 (inst/sec) elapsed = 0:0:09:31 / Tue Jan 29 18:12:23 2019
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(2,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 675955  inst.: 37288086 (ipc= 2.2) sim_rate=65188 (inst/sec) elapsed = 0:0:09:32 / Tue Jan 29 18:12:24 2019
GPGPU-Sim uArch: cycles simulated: 677455  inst.: 37295750 (ipc= 2.6) sim_rate=65088 (inst/sec) elapsed = 0:0:09:33 / Tue Jan 29 18:12:25 2019
GPGPU-Sim uArch: cycles simulated: 678955  inst.: 37317718 (ipc= 4.1) sim_rate=65013 (inst/sec) elapsed = 0:0:09:34 / Tue Jan 29 18:12:26 2019
GPGPU-Sim uArch: cycles simulated: 680455  inst.: 37342678 (ipc= 5.5) sim_rate=64943 (inst/sec) elapsed = 0:0:09:35 / Tue Jan 29 18:12:27 2019
GPGPU-Sim uArch: cycles simulated: 681955  inst.: 37367606 (ipc= 6.6) sim_rate=64874 (inst/sec) elapsed = 0:0:09:36 / Tue Jan 29 18:12:28 2019
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(3,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 683955  inst.: 37400326 (ipc= 7.8) sim_rate=64818 (inst/sec) elapsed = 0:0:09:37 / Tue Jan 29 18:12:29 2019
GPGPU-Sim uArch: cycles simulated: 685955  inst.: 37429462 (ipc= 8.5) sim_rate=64756 (inst/sec) elapsed = 0:0:09:38 / Tue Jan 29 18:12:30 2019
GPGPU-Sim uArch: cycles simulated: 688455  inst.: 37460870 (ipc= 9.0) sim_rate=64699 (inst/sec) elapsed = 0:0:09:39 / Tue Jan 29 18:12:31 2019
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(2,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 690455  inst.: 37488006 (ipc= 9.4) sim_rate=64634 (inst/sec) elapsed = 0:0:09:40 / Tue Jan 29 18:12:32 2019
GPGPU-Sim uArch: cycles simulated: 692455  inst.: 37515494 (ipc= 9.7) sim_rate=64570 (inst/sec) elapsed = 0:0:09:41 / Tue Jan 29 18:12:33 2019
GPGPU-Sim uArch: cycles simulated: 694955  inst.: 37549734 (ipc=10.1) sim_rate=64518 (inst/sec) elapsed = 0:0:09:42 / Tue Jan 29 18:12:34 2019
GPGPU-Sim uArch: cycles simulated: 697455  inst.: 37575062 (ipc=10.1) sim_rate=64451 (inst/sec) elapsed = 0:0:09:43 / Tue Jan 29 18:12:35 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30545,666955), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(3,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32437,666955), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32586,666955), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32591,666955), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32606,666955), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 11.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 32607
gpu_sim_insn = 316480
gpu_ipc =       9.7059
gpu_tot_sim_cycle = 699562
gpu_tot_sim_insn = 37584758
gpu_tot_ipc =      53.7261
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 126050
gpu_stall_icnt2sh    = 264732
gpu_total_sim_rate=64357

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 759135
	L1I_total_cache_misses = 17956
	L1I_total_cache_miss_rate = 0.0237
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5767, Miss = 3538, Miss_rate = 0.613, Pending_hits = 325, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5734, Miss = 3461, Miss_rate = 0.604, Pending_hits = 304, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5688, Miss = 3309, Miss_rate = 0.582, Pending_hits = 284, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5752, Miss = 3570, Miss_rate = 0.621, Pending_hits = 273, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 5850, Miss = 3627, Miss_rate = 0.620, Pending_hits = 314, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5400, Miss = 3354, Miss_rate = 0.621, Pending_hits = 332, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5399, Miss = 3305, Miss_rate = 0.612, Pending_hits = 299, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5177, Miss = 3100, Miss_rate = 0.599, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5320, Miss = 3399, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 5865, Miss = 3667, Miss_rate = 0.625, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5609, Miss = 3506, Miss_rate = 0.625, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5753, Miss = 3570, Miss_rate = 0.621, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 5881, Miss = 3646, Miss_rate = 0.620, Pending_hits = 306, Reservation_fails = 20795
	L1D_cache_core[13]: Access = 6022, Miss = 3669, Miss_rate = 0.609, Pending_hits = 348, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5654, Miss = 3595, Miss_rate = 0.636, Pending_hits = 360, Reservation_fails = 23511
	L1D_total_cache_accesses = 84871
	L1D_total_cache_misses = 52316
	L1D_total_cache_miss_rate = 0.6164
	L1D_total_cache_pending_hits = 4397
	L1D_total_cache_reservation_fails = 337758
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 29496
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312393
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29479
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 741179
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17956
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37709, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 45704320
gpgpu_n_tot_w_icount = 1428260
gpgpu_n_stall_shd_mem = 602674
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52010
gpgpu_n_mem_write_global = 22535
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 997376
gpgpu_n_store_insn = 360560
gpgpu_n_shmem_insn = 11910571
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 928736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 226996
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 375678
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:716112	W0_Idle:4887218	W0_Scoreboard:2961730	W1:4147	W2:3883	W3:3619	W4:3355	W5:3091	W6:2827	W7:2563	W8:2299	W9:2035	W10:1771	W11:1507	W12:1243	W13:979	W14:715	W15:407	W16:443729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:950090
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 416080 {8:52010,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1622520 {72:22535,}
traffic_breakdown_coretomem[INST_ACC_R] = 35120 {8:4390,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7073360 {136:52010,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180280 {8:22535,}
traffic_breakdown_memtocore[INST_ACC_R] = 597040 {136:4390,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 335 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 699561 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37436 	24916 	10290 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38348 	9006 	5340 	6912 	7257 	6156 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8725 	30099 	12226 	975 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	2901 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	490 	92 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     11810      9836     10508
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963      9317     12930      7824
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     11821     12562     10345      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788      9765     16821      8132     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     11552      8411     10363
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643      9888     12422      8221
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699562 n_nop=698842 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002007
n_activity=4662 dram_eff=0.3012
bk0: 14a 699472i bk1: 8a 699530i bk2: 0a 699561i bk3: 0a 699561i bk4: 20a 699509i bk5: 20a 699512i bk6: 64a 699403i bk7: 64a 699328i bk8: 64a 699415i bk9: 64a 699398i bk10: 64a 699418i bk11: 64a 699401i bk12: 64a 699412i bk13: 64a 699393i bk14: 64a 699419i bk15: 64a 699405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000141517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699562 n_nop=698848 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002001
n_activity=3961 dram_eff=0.3534
bk0: 12a 699523i bk1: 8a 699533i bk2: 0a 699561i bk3: 0a 699562i bk4: 20a 699511i bk5: 20a 699510i bk6: 64a 699364i bk7: 64a 699348i bk8: 64a 699415i bk9: 64a 699376i bk10: 64a 699405i bk11: 64a 699404i bk12: 64a 699387i bk13: 64a 699356i bk14: 64a 699391i bk15: 64a 699393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00121505
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699562 n_nop=698844 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002013
n_activity=4629 dram_eff=0.3042
bk0: 12a 699523i bk1: 8a 699532i bk2: 0a 699559i bk3: 0a 699559i bk4: 20a 699506i bk5: 24a 699503i bk6: 64a 699390i bk7: 64a 699410i bk8: 64a 699411i bk9: 64a 699391i bk10: 64a 699416i bk11: 64a 699423i bk12: 64a 699411i bk13: 64a 699402i bk14: 64a 699411i bk15: 64a 699407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000238721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699562 n_nop=698848 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002001
n_activity=4081 dram_eff=0.3431
bk0: 8a 699529i bk1: 8a 699531i bk2: 0a 699561i bk3: 0a 699566i bk4: 20a 699514i bk5: 24a 699506i bk6: 64a 699376i bk7: 64a 699358i bk8: 64a 699408i bk9: 64a 699406i bk10: 64a 699409i bk11: 64a 699403i bk12: 64a 699404i bk13: 64a 699368i bk14: 64a 699402i bk15: 64a 699371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00155097
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699562 n_nop=698848 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002001
n_activity=4557 dram_eff=0.3072
bk0: 8a 699531i bk1: 8a 699531i bk2: 0a 699560i bk3: 0a 699562i bk4: 20a 699510i bk5: 24a 699499i bk6: 64a 699407i bk7: 64a 699389i bk8: 64a 699414i bk9: 64a 699382i bk10: 64a 699421i bk11: 64a 699413i bk12: 64a 699417i bk13: 64a 699410i bk14: 64a 699411i bk15: 64a 699401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000231573
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699562 n_nop=698848 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002001
n_activity=4059 dram_eff=0.3449
bk0: 8a 699533i bk1: 8a 699533i bk2: 0a 699561i bk3: 0a 699562i bk4: 20a 699510i bk5: 24a 699501i bk6: 64a 699368i bk7: 64a 699316i bk8: 64a 699406i bk9: 64a 699385i bk10: 64a 699417i bk11: 64a 699398i bk12: 64a 699373i bk13: 64a 699400i bk14: 64a 699382i bk15: 64a 699392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00137943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5831, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 6886, Miss = 174, Miss_rate = 0.025, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6831, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 6683, Miss = 174, Miss_rate = 0.026, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7103, Miss = 176, Miss_rate = 0.025, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5830, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 6668, Miss = 174, Miss_rate = 0.026, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6843, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5581, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7123, Miss = 176, Miss_rate = 0.025, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6626, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 6945, Miss = 176, Miss_rate = 0.025, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 78950
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0266
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22535
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4327
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=304580
icnt_total_pkts_simt_to_mem=124020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.84387
	minimum = 6
	maximum = 16
Network latency average = 7.82714
	minimum = 6
	maximum = 14
Slowest packet = 156827
Flit latency average = 6.13639
	minimum = 6
	maximum = 12
Slowest flit = 425685
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00122219
	minimum = 0 (at node 0)
	maximum = 0.00340418 (at node 9)
Accepted packet rate average = 0.00122219
	minimum = 0 (at node 0)
	maximum = 0.00340418 (at node 9)
Injected flit rate average = 0.00331444
	minimum = 0 (at node 0)
	maximum = 0.012022 (at node 24)
Accepted flit rate average= 0.00331444
	minimum = 0 (at node 0)
	maximum = 0.013218 (at node 9)
Injected packet length average = 2.7119
Accepted packet length average = 2.7119
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6356 (32 samples)
	minimum = 6 (32 samples)
	maximum = 276.719 (32 samples)
Network latency average = 16.9819 (32 samples)
	minimum = 6 (32 samples)
	maximum = 196.5 (32 samples)
Flit latency average = 11.2297 (32 samples)
	minimum = 6 (32 samples)
	maximum = 195.312 (32 samples)
Fragmentation average = 0.0176131 (32 samples)
	minimum = 0 (32 samples)
	maximum = 64.1562 (32 samples)
Injected packet rate average = 0.0186306 (32 samples)
	minimum = 0.0059719 (32 samples)
	maximum = 0.0342977 (32 samples)
Accepted packet rate average = 0.0186306 (32 samples)
	minimum = 0.0059719 (32 samples)
	maximum = 0.0342977 (32 samples)
Injected flit rate average = 0.0505597 (32 samples)
	minimum = 0.00969733 (32 samples)
	maximum = 0.143934 (32 samples)
Accepted flit rate average = 0.0505597 (32 samples)
	minimum = 0.0121033 (32 samples)
	maximum = 0.0848026 (32 samples)
Injected packet size average = 2.7138 (32 samples)
Accepted packet size average = 2.7138 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 44 sec (584 sec)
gpgpu_simulation_rate = 64357 (inst/sec)
gpgpu_simulation_rate = 1197 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,699562)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,699562)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,699562)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,699562)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,699562)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,699562)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,699562)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,699562)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,699562)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,699562)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,699562)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(4,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(0,3,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 700062  inst.: 37778934 (ipc=388.4) sim_rate=64579 (inst/sec) elapsed = 0:0:09:45 / Tue Jan 29 18:12:37 2019
GPGPU-Sim uArch: cycles simulated: 700562  inst.: 37825974 (ipc=241.2) sim_rate=64549 (inst/sec) elapsed = 0:0:09:46 / Tue Jan 29 18:12:38 2019
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(1,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(3,3,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 701062  inst.: 37989782 (ipc=270.0) sim_rate=64718 (inst/sec) elapsed = 0:0:09:47 / Tue Jan 29 18:12:39 2019
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(4,1,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1816,699562), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1827,699562), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 701562  inst.: 38177110 (ipc=296.2) sim_rate=64927 (inst/sec) elapsed = 0:0:09:48 / Tue Jan 29 18:12:40 2019
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(3,2,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2014,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2035,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2121,699562), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2175,699562), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2229,699562), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2233,699562), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2249,699562), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2251,699562), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2257,699562), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2300,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2332,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2386,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2388,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2404,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2412,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2458,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 702062  inst.: 38221142 (ipc=254.6) sim_rate=64891 (inst/sec) elapsed = 0:0:09:49 / Tue Jan 29 18:12:41 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2500,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2738,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2740,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2758,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2762,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2849,699562), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2885,699562), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 6.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 2886
gpu_sim_insn = 640000
gpu_ipc =     221.7602
gpu_tot_sim_cycle = 702448
gpu_tot_sim_insn = 38224758
gpu_tot_ipc =      54.4165
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128514
gpu_stall_icnt2sh    = 269687
gpu_total_sim_rate=64897

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 769481
	L1I_total_cache_misses = 18302
	L1I_total_cache_miss_rate = 0.0238
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5895, Miss = 3618, Miss_rate = 0.614, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5862, Miss = 3541, Miss_rate = 0.604, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5816, Miss = 3357, Miss_rate = 0.577, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5880, Miss = 3650, Miss_rate = 0.621, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 5978, Miss = 3707, Miss_rate = 0.620, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5528, Miss = 3434, Miss_rate = 0.621, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5527, Miss = 3385, Miss_rate = 0.612, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5241, Miss = 3131, Miss_rate = 0.597, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5384, Miss = 3446, Miss_rate = 0.640, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 5929, Miss = 3714, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5673, Miss = 3553, Miss_rate = 0.626, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5817, Miss = 3617, Miss_rate = 0.622, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6009, Miss = 3694, Miss_rate = 0.615, Pending_hits = 322, Reservation_fails = 20795
	L1D_cache_core[13]: Access = 6150, Miss = 3749, Miss_rate = 0.610, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5782, Miss = 3675, Miss_rate = 0.636, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 86471
	L1D_total_cache_misses = 53271
	L1D_total_cache_miss_rate = 0.6161
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337758
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 30096
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312393
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30079
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 751179
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18302
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37809, 1800, 1800, 1800, 1800, 1800, 1800, 1800, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 46344320
gpgpu_n_tot_w_icount = 1448260
gpgpu_n_stall_shd_mem = 603474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52965
gpgpu_n_mem_write_global = 22935
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016576
gpgpu_n_store_insn = 366960
gpgpu_n_shmem_insn = 12128171
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 947936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 226996
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 376478
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:720564	W0_Idle:4903953	W0_Scoreboard:2994797	W1:4147	W2:3883	W3:3619	W4:3355	W5:3091	W6:2827	W7:2563	W8:2299	W9:2035	W10:1771	W11:1507	W12:1243	W13:979	W14:715	W15:407	W16:443729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:970090
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 423720 {8:52965,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1651320 {72:22935,}
traffic_breakdown_coretomem[INST_ACC_R] = 35416 {8:4427,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7203240 {136:52965,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183480 {8:22935,}
traffic_breakdown_memtocore[INST_ACC_R] = 602072 {136:4427,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 333 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 702447 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38320 	25309 	10368 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39074 	9349 	5494 	6928 	7327 	6239 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8769 	30853 	12383 	975 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	3301 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	494 	94 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12566      9836     11693
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     10270     12930      8632
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12473     12562     11451      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     10763     16821      8929     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12290      8411     11491
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     10844     12422      9013
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702448 n_nop=701728 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001999
n_activity=4662 dram_eff=0.3012
bk0: 14a 702358i bk1: 8a 702416i bk2: 0a 702447i bk3: 0a 702447i bk4: 20a 702395i bk5: 20a 702398i bk6: 64a 702289i bk7: 64a 702214i bk8: 64a 702301i bk9: 64a 702284i bk10: 64a 702304i bk11: 64a 702287i bk12: 64a 702298i bk13: 64a 702279i bk14: 64a 702305i bk15: 64a 702291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000140936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702448 n_nop=701734 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001993
n_activity=3961 dram_eff=0.3534
bk0: 12a 702409i bk1: 8a 702419i bk2: 0a 702447i bk3: 0a 702448i bk4: 20a 702397i bk5: 20a 702396i bk6: 64a 702250i bk7: 64a 702234i bk8: 64a 702301i bk9: 64a 702262i bk10: 64a 702291i bk11: 64a 702290i bk12: 64a 702273i bk13: 64a 702242i bk14: 64a 702277i bk15: 64a 702279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00121005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702448 n_nop=701730 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002004
n_activity=4629 dram_eff=0.3042
bk0: 12a 702409i bk1: 8a 702418i bk2: 0a 702445i bk3: 0a 702445i bk4: 20a 702392i bk5: 24a 702389i bk6: 64a 702276i bk7: 64a 702296i bk8: 64a 702297i bk9: 64a 702277i bk10: 64a 702302i bk11: 64a 702309i bk12: 64a 702297i bk13: 64a 702288i bk14: 64a 702297i bk15: 64a 702293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00023774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702448 n_nop=701734 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001993
n_activity=4081 dram_eff=0.3431
bk0: 8a 702415i bk1: 8a 702417i bk2: 0a 702447i bk3: 0a 702452i bk4: 20a 702400i bk5: 24a 702392i bk6: 64a 702262i bk7: 64a 702244i bk8: 64a 702294i bk9: 64a 702292i bk10: 64a 702295i bk11: 64a 702289i bk12: 64a 702290i bk13: 64a 702254i bk14: 64a 702288i bk15: 64a 702257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0015446
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702448 n_nop=701734 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001993
n_activity=4557 dram_eff=0.3072
bk0: 8a 702417i bk1: 8a 702417i bk2: 0a 702446i bk3: 0a 702448i bk4: 20a 702396i bk5: 24a 702385i bk6: 64a 702293i bk7: 64a 702275i bk8: 64a 702300i bk9: 64a 702268i bk10: 64a 702307i bk11: 64a 702299i bk12: 64a 702303i bk13: 64a 702296i bk14: 64a 702297i bk15: 64a 702287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000230622
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702448 n_nop=701734 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001993
n_activity=4059 dram_eff=0.3449
bk0: 8a 702419i bk1: 8a 702419i bk2: 0a 702447i bk3: 0a 702448i bk4: 20a 702396i bk5: 24a 702387i bk6: 64a 702254i bk7: 64a 702202i bk8: 64a 702292i bk9: 64a 702271i bk10: 64a 702303i bk11: 64a 702284i bk12: 64a 702259i bk13: 64a 702286i bk14: 64a 702268i bk15: 64a 702278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00137377

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5843, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7063, Miss = 174, Miss_rate = 0.025, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6843, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 6959, Miss = 174, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7288, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5830, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 6944, Miss = 174, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6843, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5581, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7300, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6626, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7222, Miss = 176, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 80342
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0262
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22935
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=309940
icnt_total_pkts_simt_to_mem=126212
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.4113
	minimum = 6
	maximum = 308
Network latency average = 19.3279
	minimum = 6
	maximum = 291
Slowest packet = 158669
Flit latency average = 13.8273
	minimum = 6
	maximum = 291
Slowest flit = 430389
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.035728
	minimum = 0 (at node 20)
	maximum = 0.0959806 (at node 26)
Accepted packet rate average = 0.035728
	minimum = 0 (at node 20)
	maximum = 0.0959806 (at node 26)
Injected flit rate average = 0.0969174
	minimum = 0 (at node 20)
	maximum = 0.334026 (at node 21)
Accepted flit rate average= 0.0969174
	minimum = 0 (at node 20)
	maximum = 0.170825 (at node 26)
Injected packet length average = 2.71264
Accepted packet length average = 2.71264
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6894 (33 samples)
	minimum = 6 (33 samples)
	maximum = 277.667 (33 samples)
Network latency average = 17.053 (33 samples)
	minimum = 6 (33 samples)
	maximum = 199.364 (33 samples)
Flit latency average = 11.3084 (33 samples)
	minimum = 6 (33 samples)
	maximum = 198.212 (33 samples)
Fragmentation average = 0.0170794 (33 samples)
	minimum = 0 (33 samples)
	maximum = 62.2121 (33 samples)
Injected packet rate average = 0.0191487 (33 samples)
	minimum = 0.00579093 (33 samples)
	maximum = 0.0361669 (33 samples)
Accepted packet rate average = 0.0191487 (33 samples)
	minimum = 0.00579093 (33 samples)
	maximum = 0.0361669 (33 samples)
Injected flit rate average = 0.0519645 (33 samples)
	minimum = 0.00940347 (33 samples)
	maximum = 0.149695 (33 samples)
Accepted flit rate average = 0.0519645 (33 samples)
	minimum = 0.0117366 (33 samples)
	maximum = 0.0874093 (33 samples)
Injected packet size average = 2.71373 (33 samples)
Accepted packet size average = 2.71373 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 49 sec (589 sec)
gpgpu_simulation_rate = 64897 (inst/sec)
gpgpu_simulation_rate = 1192 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,702448)
GPGPU-Sim uArch: cycles simulated: 704948  inst.: 38225782 (ipc= 0.4) sim_rate=64789 (inst/sec) elapsed = 0:0:09:50 / Tue Jan 29 18:12:42 2019
GPGPU-Sim uArch: cycles simulated: 708948  inst.: 38231691 (ipc= 1.1) sim_rate=64689 (inst/sec) elapsed = 0:0:09:51 / Tue Jan 29 18:12:43 2019
GPGPU-Sim uArch: cycles simulated: 712448  inst.: 38238544 (ipc= 1.4) sim_rate=64592 (inst/sec) elapsed = 0:0:09:52 / Tue Jan 29 18:12:44 2019
GPGPU-Sim uArch: cycles simulated: 716448  inst.: 38244131 (ipc= 1.4) sim_rate=64492 (inst/sec) elapsed = 0:0:09:53 / Tue Jan 29 18:12:45 2019
GPGPU-Sim uArch: cycles simulated: 719948  inst.: 38247293 (ipc= 1.3) sim_rate=64389 (inst/sec) elapsed = 0:0:09:54 / Tue Jan 29 18:12:46 2019
GPGPU-Sim uArch: cycles simulated: 723948  inst.: 38249217 (ipc= 1.1) sim_rate=64284 (inst/sec) elapsed = 0:0:09:55 / Tue Jan 29 18:12:47 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23088,702448), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 34 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 7.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 23089
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 725537
gpu_tot_sim_insn = 38250776
gpu_tot_ipc =      52.7206
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128514
gpu_stall_icnt2sh    = 269687
gpu_total_sim_rate=64287

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 771527
	L1I_total_cache_misses = 18319
	L1I_total_cache_miss_rate = 0.0237
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5895, Miss = 3618, Miss_rate = 0.614, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5862, Miss = 3541, Miss_rate = 0.604, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5816, Miss = 3357, Miss_rate = 0.577, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5880, Miss = 3650, Miss_rate = 0.621, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 5978, Miss = 3707, Miss_rate = 0.620, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5528, Miss = 3434, Miss_rate = 0.621, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5527, Miss = 3385, Miss_rate = 0.612, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5272, Miss = 3147, Miss_rate = 0.597, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5384, Miss = 3446, Miss_rate = 0.640, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 5929, Miss = 3714, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5673, Miss = 3553, Miss_rate = 0.626, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5817, Miss = 3617, Miss_rate = 0.622, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6009, Miss = 3694, Miss_rate = 0.615, Pending_hits = 322, Reservation_fails = 20795
	L1D_cache_core[13]: Access = 6150, Miss = 3749, Miss_rate = 0.610, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5782, Miss = 3675, Miss_rate = 0.636, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 86502
	L1D_total_cache_misses = 53287
	L1D_total_cache_miss_rate = 0.6160
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337758
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30102
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312393
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30085
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 753208
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18319
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37809, 1800, 1800, 1800, 1800, 1800, 1800, 1800, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 46461120
gpgpu_n_tot_w_icount = 1451910
gpgpu_n_stall_shd_mem = 604020
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52981
gpgpu_n_mem_write_global = 22950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016832
gpgpu_n_store_insn = 367200
gpgpu_n_shmem_insn = 12132972
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 948032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 227542
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 376478
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:720564	W0_Idle:4931889	W0_Scoreboard:3009417	W1:4524	W2:4236	W3:3948	W4:3660	W5:3372	W6:3084	W7:2796	W8:2508	W9:2220	W10:1932	W11:1644	W12:1356	W13:1068	W14:780	W15:444	W16:444248	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:970090
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 423848 {8:52981,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1652400 {72:22950,}
traffic_breakdown_coretomem[INST_ACC_R] = 35552 {8:4444,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7205416 {136:52981,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183600 {8:22950,}
traffic_breakdown_memtocore[INST_ACC_R] = 604384 {136:4444,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 333 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 725536 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38351 	25309 	10368 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39122 	9349 	5494 	6928 	7327 	6239 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8785 	30853 	12383 	975 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	3316 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	506 	94 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12615      9836     11693
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     10270     12930      8632
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12517     12562     11451      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     10763     16821      8929     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12334      8411     11491
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     10844     12422      9013
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725537 n_nop=724817 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001935
n_activity=4662 dram_eff=0.3012
bk0: 14a 725447i bk1: 8a 725505i bk2: 0a 725536i bk3: 0a 725536i bk4: 20a 725484i bk5: 20a 725487i bk6: 64a 725378i bk7: 64a 725303i bk8: 64a 725390i bk9: 64a 725373i bk10: 64a 725393i bk11: 64a 725376i bk12: 64a 725387i bk13: 64a 725368i bk14: 64a 725394i bk15: 64a 725380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136451
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725537 n_nop=724823 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00193
n_activity=3961 dram_eff=0.3534
bk0: 12a 725498i bk1: 8a 725508i bk2: 0a 725536i bk3: 0a 725537i bk4: 20a 725486i bk5: 20a 725485i bk6: 64a 725339i bk7: 64a 725323i bk8: 64a 725390i bk9: 64a 725351i bk10: 64a 725380i bk11: 64a 725379i bk12: 64a 725362i bk13: 64a 725331i bk14: 64a 725366i bk15: 64a 725368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00117155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725537 n_nop=724819 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001941
n_activity=4629 dram_eff=0.3042
bk0: 12a 725498i bk1: 8a 725507i bk2: 0a 725534i bk3: 0a 725534i bk4: 20a 725481i bk5: 24a 725478i bk6: 64a 725365i bk7: 64a 725385i bk8: 64a 725386i bk9: 64a 725366i bk10: 64a 725391i bk11: 64a 725398i bk12: 64a 725386i bk13: 64a 725377i bk14: 64a 725386i bk15: 64a 725382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000230174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725537 n_nop=724823 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00193
n_activity=4081 dram_eff=0.3431
bk0: 8a 725504i bk1: 8a 725506i bk2: 0a 725536i bk3: 0a 725541i bk4: 20a 725489i bk5: 24a 725481i bk6: 64a 725351i bk7: 64a 725333i bk8: 64a 725383i bk9: 64a 725381i bk10: 64a 725384i bk11: 64a 725378i bk12: 64a 725379i bk13: 64a 725343i bk14: 64a 725377i bk15: 64a 725346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00149544
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725537 n_nop=724823 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00193
n_activity=4557 dram_eff=0.3072
bk0: 8a 725506i bk1: 8a 725506i bk2: 0a 725535i bk3: 0a 725537i bk4: 20a 725485i bk5: 24a 725474i bk6: 64a 725382i bk7: 64a 725364i bk8: 64a 725389i bk9: 64a 725357i bk10: 64a 725396i bk11: 64a 725388i bk12: 64a 725392i bk13: 64a 725385i bk14: 64a 725386i bk15: 64a 725376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000223283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725537 n_nop=724823 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00193
n_activity=4059 dram_eff=0.3449
bk0: 8a 725508i bk1: 8a 725508i bk2: 0a 725536i bk3: 0a 725537i bk4: 20a 725485i bk5: 24a 725476i bk6: 64a 725343i bk7: 64a 725291i bk8: 64a 725381i bk9: 64a 725360i bk10: 64a 725392i bk11: 64a 725373i bk12: 64a 725348i bk13: 64a 725375i bk14: 64a 725357i bk15: 64a 725367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00133005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5845, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7076, Miss = 174, Miss_rate = 0.025, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6845, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 6961, Miss = 174, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7300, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5831, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 6946, Miss = 174, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6843, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5583, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7310, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6628, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7222, Miss = 176, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 80390
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0262
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22950
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4381
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=310120
icnt_total_pkts_simt_to_mem=126290
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 160685
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 436339
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 7)
Accepted packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 7)
Injected flit rate average = 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00337823 (at node 7)
Accepted flit rate average= 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00779592 (at node 7)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.219 (34 samples)
	minimum = 6 (34 samples)
	maximum = 269.794 (34 samples)
Network latency average = 16.7779 (34 samples)
	minimum = 6 (34 samples)
	maximum = 193.794 (34 samples)
Flit latency average = 11.1524 (34 samples)
	minimum = 6 (34 samples)
	maximum = 192.588 (34 samples)
Fragmentation average = 0.016577 (34 samples)
	minimum = 0 (34 samples)
	maximum = 60.3824 (34 samples)
Injected packet rate average = 0.01859 (34 samples)
	minimum = 0.00562061 (34 samples)
	maximum = 0.0351643 (34 samples)
Accepted packet rate average = 0.01859 (34 samples)
	minimum = 0.00562061 (34 samples)
	maximum = 0.0351643 (34 samples)
Injected flit rate average = 0.0504483 (34 samples)
	minimum = 0.0091269 (34 samples)
	maximum = 0.145391 (34 samples)
Accepted flit rate average = 0.0504483 (34 samples)
	minimum = 0.0113914 (34 samples)
	maximum = 0.0850677 (34 samples)
Injected packet size average = 2.71373 (34 samples)
Accepted packet size average = 2.71373 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 55 sec (595 sec)
gpgpu_simulation_rate = 64287 (inst/sec)
gpgpu_simulation_rate = 1219 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,725537)
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,725537)
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,725537)
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,725537)
GPGPU-Sim uArch: cycles simulated: 727037  inst.: 38254104 (ipc= 2.2) sim_rate=64184 (inst/sec) elapsed = 0:0:09:56 / Tue Jan 29 18:12:48 2019
GPGPU-Sim uArch: cycles simulated: 729537  inst.: 38258056 (ipc= 1.8) sim_rate=64083 (inst/sec) elapsed = 0:0:09:57 / Tue Jan 29 18:12:49 2019
GPGPU-Sim uArch: cycles simulated: 732537  inst.: 38262552 (ipc= 1.7) sim_rate=63984 (inst/sec) elapsed = 0:0:09:58 / Tue Jan 29 18:12:50 2019
GPGPU-Sim uArch: cycles simulated: 735037  inst.: 38270072 (ipc= 2.0) sim_rate=63889 (inst/sec) elapsed = 0:0:09:59 / Tue Jan 29 18:12:51 2019
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(3,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 737537  inst.: 38292344 (ipc= 3.5) sim_rate=63820 (inst/sec) elapsed = 0:0:10:00 / Tue Jan 29 18:12:52 2019
GPGPU-Sim uArch: cycles simulated: 740037  inst.: 38325608 (ipc= 5.2) sim_rate=63769 (inst/sec) elapsed = 0:0:10:01 / Tue Jan 29 18:12:53 2019
GPGPU-Sim uArch: cycles simulated: 742037  inst.: 38352104 (ipc= 6.1) sim_rate=63707 (inst/sec) elapsed = 0:0:10:02 / Tue Jan 29 18:12:54 2019
GPGPU-Sim uArch: cycles simulated: 744037  inst.: 38376440 (ipc= 6.8) sim_rate=63642 (inst/sec) elapsed = 0:0:10:03 / Tue Jan 29 18:12:55 2019
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(3,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 746037  inst.: 38395832 (ipc= 7.1) sim_rate=63569 (inst/sec) elapsed = 0:0:10:04 / Tue Jan 29 18:12:56 2019
GPGPU-Sim uArch: cycles simulated: 748037  inst.: 38417080 (ipc= 7.4) sim_rate=63499 (inst/sec) elapsed = 0:0:10:05 / Tue Jan 29 18:12:57 2019
GPGPU-Sim uArch: cycles simulated: 749537  inst.: 38433512 (ipc= 7.6) sim_rate=63421 (inst/sec) elapsed = 0:0:10:06 / Tue Jan 29 18:12:58 2019
GPGPU-Sim uArch: cycles simulated: 752037  inst.: 38461192 (ipc= 7.9) sim_rate=63362 (inst/sec) elapsed = 0:0:10:07 / Tue Jan 29 18:12:59 2019
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 754037  inst.: 38481720 (ipc= 8.1) sim_rate=63292 (inst/sec) elapsed = 0:0:10:08 / Tue Jan 29 18:13:00 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30261,725537), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 756037  inst.: 38496648 (ipc= 8.1) sim_rate=63212 (inst/sec) elapsed = 0:0:10:09 / Tue Jan 29 18:13:01 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32572,725537), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32585,725537), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32591,725537), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 11.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 32592
gpu_sim_insn = 253184
gpu_ipc =       7.7683
gpu_tot_sim_cycle = 758129
gpu_tot_sim_insn = 38503960
gpu_tot_ipc =      50.7881
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128514
gpu_stall_icnt2sh    = 269687
gpu_total_sim_rate=63224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 780559
	L1I_total_cache_misses = 18447
	L1I_total_cache_miss_rate = 0.0236
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5895, Miss = 3618, Miss_rate = 0.614, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5862, Miss = 3541, Miss_rate = 0.604, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5816, Miss = 3357, Miss_rate = 0.577, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5880, Miss = 3650, Miss_rate = 0.621, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 5978, Miss = 3707, Miss_rate = 0.620, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5528, Miss = 3434, Miss_rate = 0.621, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5527, Miss = 3385, Miss_rate = 0.612, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5272, Miss = 3147, Miss_rate = 0.597, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5463, Miss = 3494, Miss_rate = 0.640, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6008, Miss = 3746, Miss_rate = 0.624, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5752, Miss = 3601, Miss_rate = 0.626, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5896, Miss = 3665, Miss_rate = 0.622, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6009, Miss = 3694, Miss_rate = 0.615, Pending_hits = 322, Reservation_fails = 20795
	L1D_cache_core[13]: Access = 6150, Miss = 3749, Miss_rate = 0.610, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5782, Miss = 3675, Miss_rate = 0.636, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 86818
	L1D_total_cache_misses = 53463
	L1D_total_cache_miss_rate = 0.6158
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337758
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30138
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312393
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30121
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762112
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18447
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37809, 1800, 1800, 1800, 1800, 1800, 1800, 1800, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 46973248
gpgpu_n_tot_w_icount = 1467914
gpgpu_n_stall_shd_mem = 612056
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53157
gpgpu_n_mem_write_global = 23074
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1019904
gpgpu_n_store_insn = 369184
gpgpu_n_shmem_insn = 12189100
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 948672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 235578
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 376478
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:720564	W0_Idle:5088750	W0_Scoreboard:3092600	W1:4524	W2:4236	W3:3948	W4:3660	W5:3372	W6:3084	W7:2796	W8:2508	W9:2220	W10:1932	W11:1644	W12:1356	W13:1068	W14:780	W15:444	W16:460176	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:970166
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 425256 {8:53157,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1661328 {72:23074,}
traffic_breakdown_coretomem[INST_ACC_R] = 36576 {8:4572,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7229352 {136:53157,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 184592 {8:23074,}
traffic_breakdown_memtocore[INST_ACC_R] = 621792 {136:4572,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 332 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 758128 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38651 	25309 	10368 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39550 	9349 	5494 	6928 	7327 	6239 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8961 	30853 	12383 	975 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	3440 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	536 	94 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12767      9836     11813
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     10465     12930      8632
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12651     12562     11566      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     10940     16821      8929     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12477      8411     11610
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     11021     12422      9013
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758129 n_nop=757409 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001852
n_activity=4662 dram_eff=0.3012
bk0: 14a 758039i bk1: 8a 758097i bk2: 0a 758128i bk3: 0a 758128i bk4: 20a 758076i bk5: 20a 758079i bk6: 64a 757970i bk7: 64a 757895i bk8: 64a 757982i bk9: 64a 757965i bk10: 64a 757985i bk11: 64a 757968i bk12: 64a 757979i bk13: 64a 757960i bk14: 64a 757986i bk15: 64a 757972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000130585
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758129 n_nop=757415 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001847
n_activity=3961 dram_eff=0.3534
bk0: 12a 758090i bk1: 8a 758100i bk2: 0a 758128i bk3: 0a 758129i bk4: 20a 758078i bk5: 20a 758077i bk6: 64a 757931i bk7: 64a 757915i bk8: 64a 757982i bk9: 64a 757943i bk10: 64a 757972i bk11: 64a 757971i bk12: 64a 757954i bk13: 64a 757923i bk14: 64a 757958i bk15: 64a 757960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00112118
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758129 n_nop=757411 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001857
n_activity=4629 dram_eff=0.3042
bk0: 12a 758090i bk1: 8a 758099i bk2: 0a 758126i bk3: 0a 758126i bk4: 20a 758073i bk5: 24a 758070i bk6: 64a 757957i bk7: 64a 757977i bk8: 64a 757978i bk9: 64a 757958i bk10: 64a 757983i bk11: 64a 757990i bk12: 64a 757978i bk13: 64a 757969i bk14: 64a 757978i bk15: 64a 757974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000220279
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758129 n_nop=757415 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001847
n_activity=4081 dram_eff=0.3431
bk0: 8a 758096i bk1: 8a 758098i bk2: 0a 758128i bk3: 0a 758133i bk4: 20a 758081i bk5: 24a 758073i bk6: 64a 757943i bk7: 64a 757925i bk8: 64a 757975i bk9: 64a 757973i bk10: 64a 757976i bk11: 64a 757970i bk12: 64a 757971i bk13: 64a 757935i bk14: 64a 757969i bk15: 64a 757938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00143115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758129 n_nop=757415 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001847
n_activity=4557 dram_eff=0.3072
bk0: 8a 758098i bk1: 8a 758098i bk2: 0a 758127i bk3: 0a 758129i bk4: 20a 758077i bk5: 24a 758066i bk6: 64a 757974i bk7: 64a 757956i bk8: 64a 757981i bk9: 64a 757949i bk10: 64a 757988i bk11: 64a 757980i bk12: 64a 757984i bk13: 64a 757977i bk14: 64a 757978i bk15: 64a 757968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000213684
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758129 n_nop=757415 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001847
n_activity=4059 dram_eff=0.3449
bk0: 8a 758100i bk1: 8a 758100i bk2: 0a 758128i bk3: 0a 758129i bk4: 20a 758077i bk5: 24a 758068i bk6: 64a 757935i bk7: 64a 757883i bk8: 64a 757973i bk9: 64a 757952i bk10: 64a 757984i bk11: 64a 757965i bk12: 64a 757940i bk13: 64a 757967i bk14: 64a 757949i bk15: 64a 757959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00127287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5853, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7145, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6853, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7013, Miss = 174, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7364, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5847, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 6994, Miss = 174, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6859, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5591, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7385, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6636, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7278, Miss = 176, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 80818
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0260
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23074
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4509
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=311764
icnt_total_pkts_simt_to_mem=126966
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.75701
	minimum = 6
	maximum = 16
Network latency average = 7.75
	minimum = 6
	maximum = 13
Slowest packet = 160783
Flit latency average = 6.05259
	minimum = 6
	maximum = 12
Slowest flit = 436413
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000972745
	minimum = 0 (at node 0)
	maximum = 0.00340574 (at node 8)
Accepted packet rate average = 0.000972745
	minimum = 0 (at node 0)
	maximum = 0.00340574 (at node 8)
Injected flit rate average = 0.00263641
	minimum = 0 (at node 0)
	maximum = 0.00880584 (at node 24)
Accepted flit rate average= 0.00263641
	minimum = 0 (at node 0)
	maximum = 0.0132241 (at node 8)
Injected packet length average = 2.71028
Accepted packet length average = 2.71028
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7773 (35 samples)
	minimum = 6 (35 samples)
	maximum = 262.543 (35 samples)
Network latency average = 16.5199 (35 samples)
	minimum = 6 (35 samples)
	maximum = 188.629 (35 samples)
Flit latency average = 11.0067 (35 samples)
	minimum = 6 (35 samples)
	maximum = 187.429 (35 samples)
Fragmentation average = 0.0161034 (35 samples)
	minimum = 0 (35 samples)
	maximum = 58.6571 (35 samples)
Injected packet rate average = 0.0180867 (35 samples)
	minimum = 0.00546002 (35 samples)
	maximum = 0.0342569 (35 samples)
Accepted packet rate average = 0.0180867 (35 samples)
	minimum = 0.00546002 (35 samples)
	maximum = 0.0342569 (35 samples)
Injected flit rate average = 0.0490822 (35 samples)
	minimum = 0.00886613 (35 samples)
	maximum = 0.141489 (35 samples)
Accepted flit rate average = 0.0490822 (35 samples)
	minimum = 0.0110659 (35 samples)
	maximum = 0.083015 (35 samples)
Injected packet size average = 2.71372 (35 samples)
Accepted packet size average = 2.71372 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 9 sec (609 sec)
gpgpu_simulation_rate = 63224 (inst/sec)
gpgpu_simulation_rate = 1244 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,758129)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,758129)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(3,1,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 758629  inst.: 38620312 (ipc=232.7) sim_rate=63311 (inst/sec) elapsed = 0:0:10:10 / Tue Jan 29 18:13:02 2019
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(2,0,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 759129  inst.: 38706232 (ipc=202.3) sim_rate=63348 (inst/sec) elapsed = 0:0:10:11 / Tue Jan 29 18:13:03 2019
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(1,0,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 759629  inst.: 38840856 (ipc=224.6) sim_rate=63361 (inst/sec) elapsed = 0:0:10:13 / Tue Jan 29 18:13:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1734,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(1,3,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1764,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1768,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1775,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1781,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1787,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1805,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1851,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1873,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1921,758129), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 760129  inst.: 38902008 (ipc=199.0) sim_rate=63358 (inst/sec) elapsed = 0:0:10:14 / Tue Jan 29 18:13:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2116,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 760629  inst.: 38913112 (ipc=163.7) sim_rate=63273 (inst/sec) elapsed = 0:0:10:15 / Tue Jan 29 18:13:07 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2511,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2527,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2568,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2604,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2676,758129), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 7.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 2677
gpu_sim_insn = 409600
gpu_ipc =     153.0071
gpu_tot_sim_cycle = 760806
gpu_tot_sim_insn = 38913560
gpu_tot_ipc =      51.1478
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 129834
gpu_stall_icnt2sh    = 273823
gpu_total_sim_rate=63274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 787207
	L1I_total_cache_misses = 18695
	L1I_total_cache_miss_rate = 0.0237
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5959, Miss = 3666, Miss_rate = 0.615, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5926, Miss = 3589, Miss_rate = 0.606, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5880, Miss = 3405, Miss_rate = 0.579, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5944, Miss = 3698, Miss_rate = 0.622, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6042, Miss = 3755, Miss_rate = 0.621, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5592, Miss = 3482, Miss_rate = 0.623, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5591, Miss = 3433, Miss_rate = 0.614, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5336, Miss = 3195, Miss_rate = 0.599, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5527, Miss = 3542, Miss_rate = 0.641, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6072, Miss = 3793, Miss_rate = 0.625, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5816, Miss = 3649, Miss_rate = 0.627, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5960, Miss = 3712, Miss_rate = 0.623, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6137, Miss = 3790, Miss_rate = 0.618, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6214, Miss = 3797, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5846, Miss = 3723, Miss_rate = 0.637, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 87842
	L1D_total_cache_misses = 54229
	L1D_total_cache_miss_rate = 0.6173
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30522
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30505
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 768512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18695
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37909, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 47382848
gpgpu_n_tot_w_icount = 1480714
gpgpu_n_stall_shd_mem = 612589
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53923
gpgpu_n_mem_write_global = 23330
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032192
gpgpu_n_store_insn = 373280
gpgpu_n_shmem_insn = 12328364
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 960960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 235578
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377011
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:723316	W0_Idle:5103460	W0_Scoreboard:3124648	W1:4524	W2:4236	W3:3948	W4:3660	W5:3372	W6:3084	W7:2796	W8:2508	W9:2220	W10:1932	W11:1644	W12:1356	W13:1068	W14:780	W15:444	W16:460176	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:982966
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 431384 {8:53923,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1679760 {72:23330,}
traffic_breakdown_coretomem[INST_ACC_R] = 36824 {8:4603,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7333528 {136:53923,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 186640 {8:23330,}
traffic_breakdown_memtocore[INST_ACC_R] = 626008 {136:4603,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 331 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 760805 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39368 	25601 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40117 	9556 	5594 	7018 	7376 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8997 	31431 	12532 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	3696 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	541 	95 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     11801     12930      9439
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12083     16821      9779     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12227     12422      9854
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=760806 n_nop=760086 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001845
n_activity=4662 dram_eff=0.3012
bk0: 14a 760716i bk1: 8a 760774i bk2: 0a 760805i bk3: 0a 760805i bk4: 20a 760753i bk5: 20a 760756i bk6: 64a 760647i bk7: 64a 760572i bk8: 64a 760659i bk9: 64a 760642i bk10: 64a 760662i bk11: 64a 760645i bk12: 64a 760656i bk13: 64a 760637i bk14: 64a 760663i bk15: 64a 760649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000130125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=760806 n_nop=760092 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00184
n_activity=3961 dram_eff=0.3534
bk0: 12a 760767i bk1: 8a 760777i bk2: 0a 760805i bk3: 0a 760806i bk4: 20a 760755i bk5: 20a 760754i bk6: 64a 760608i bk7: 64a 760592i bk8: 64a 760659i bk9: 64a 760620i bk10: 64a 760649i bk11: 64a 760648i bk12: 64a 760631i bk13: 64a 760600i bk14: 64a 760635i bk15: 64a 760637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00111724
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=760806 n_nop=760088 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001851
n_activity=4629 dram_eff=0.3042
bk0: 12a 760767i bk1: 8a 760776i bk2: 0a 760803i bk3: 0a 760803i bk4: 20a 760750i bk5: 24a 760747i bk6: 64a 760634i bk7: 64a 760654i bk8: 64a 760655i bk9: 64a 760635i bk10: 64a 760660i bk11: 64a 760667i bk12: 64a 760655i bk13: 64a 760646i bk14: 64a 760655i bk15: 64a 760651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000219504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=760806 n_nop=760092 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00184
n_activity=4081 dram_eff=0.3431
bk0: 8a 760773i bk1: 8a 760775i bk2: 0a 760805i bk3: 0a 760810i bk4: 20a 760758i bk5: 24a 760750i bk6: 64a 760620i bk7: 64a 760602i bk8: 64a 760652i bk9: 64a 760650i bk10: 64a 760653i bk11: 64a 760647i bk12: 64a 760648i bk13: 64a 760612i bk14: 64a 760646i bk15: 64a 760615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00142612
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=760806 n_nop=760092 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00184
n_activity=4557 dram_eff=0.3072
bk0: 8a 760775i bk1: 8a 760775i bk2: 0a 760804i bk3: 0a 760806i bk4: 20a 760754i bk5: 24a 760743i bk6: 64a 760651i bk7: 64a 760633i bk8: 64a 760658i bk9: 64a 760626i bk10: 64a 760665i bk11: 64a 760657i bk12: 64a 760661i bk13: 64a 760654i bk14: 64a 760655i bk15: 64a 760645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000212932
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=760806 n_nop=760092 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00184
n_activity=4059 dram_eff=0.3449
bk0: 8a 760777i bk1: 8a 760777i bk2: 0a 760805i bk3: 0a 760806i bk4: 20a 760754i bk5: 24a 760745i bk6: 64a 760612i bk7: 64a 760560i bk8: 64a 760650i bk9: 64a 760629i bk10: 64a 760661i bk11: 64a 760642i bk12: 64a 760617i bk13: 64a 760644i bk14: 64a 760626i bk15: 64a 760636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00126839

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5863, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7229, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6863, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7275, Miss = 174, Miss_rate = 0.024, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7458, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5847, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7242, Miss = 174, Miss_rate = 0.024, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6859, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5591, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7473, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6636, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7535, Miss = 176, Miss_rate = 0.023, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 81871
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0257
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23330
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4540
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=316005
icnt_total_pkts_simt_to_mem=128531
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.0897
	minimum = 6
	maximum = 265
Network latency average = 18.8908
	minimum = 6
	maximum = 265
Slowest packet = 161889
Flit latency average = 15.1829
	minimum = 6
	maximum = 265
Slowest flit = 439095
Fragmentation average = 0.00379867
	minimum = 0
	maximum = 8
Injected packet rate average = 0.0291371
	minimum = 0 (at node 20)
	maximum = 0.0978708 (at node 18)
Accepted packet rate average = 0.0291371
	minimum = 0 (at node 20)
	maximum = 0.0978708 (at node 18)
Injected flit rate average = 0.0803276
	minimum = 0 (at node 20)
	maximum = 0.36384 (at node 18)
Accepted flit rate average= 0.0803276
	minimum = 0 (at node 20)
	maximum = 0.191259 (at node 12)
Injected packet length average = 2.75689
Accepted packet length average = 2.75689
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7859 (36 samples)
	minimum = 6 (36 samples)
	maximum = 262.611 (36 samples)
Network latency average = 16.5858 (36 samples)
	minimum = 6 (36 samples)
	maximum = 190.75 (36 samples)
Flit latency average = 11.1227 (36 samples)
	minimum = 6 (36 samples)
	maximum = 189.583 (36 samples)
Fragmentation average = 0.0157616 (36 samples)
	minimum = 0 (36 samples)
	maximum = 57.25 (36 samples)
Injected packet rate average = 0.0183936 (36 samples)
	minimum = 0.00530835 (36 samples)
	maximum = 0.036024 (36 samples)
Accepted packet rate average = 0.0183936 (36 samples)
	minimum = 0.00530835 (36 samples)
	maximum = 0.036024 (36 samples)
Injected flit rate average = 0.0499501 (36 samples)
	minimum = 0.00861985 (36 samples)
	maximum = 0.147665 (36 samples)
Accepted flit rate average = 0.0499501 (36 samples)
	minimum = 0.0107585 (36 samples)
	maximum = 0.0860218 (36 samples)
Injected packet size average = 2.71562 (36 samples)
Accepted packet size average = 2.71562 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 15 sec (615 sec)
gpgpu_simulation_rate = 63274 (inst/sec)
gpgpu_simulation_rate = 1237 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,760806)
GPGPU-Sim uArch: cycles simulated: 762806  inst.: 38914344 (ipc= 0.4) sim_rate=63172 (inst/sec) elapsed = 0:0:10:16 / Tue Jan 29 18:13:08 2019
GPGPU-Sim uArch: cycles simulated: 765806  inst.: 38916534 (ipc= 0.6) sim_rate=63073 (inst/sec) elapsed = 0:0:10:17 / Tue Jan 29 18:13:09 2019
GPGPU-Sim uArch: cycles simulated: 767806  inst.: 38921471 (ipc= 1.1) sim_rate=62979 (inst/sec) elapsed = 0:0:10:18 / Tue Jan 29 18:13:10 2019
GPGPU-Sim uArch: cycles simulated: 770306  inst.: 38926618 (ipc= 1.4) sim_rate=62886 (inst/sec) elapsed = 0:0:10:19 / Tue Jan 29 18:13:11 2019
GPGPU-Sim uArch: cycles simulated: 772306  inst.: 38929698 (ipc= 1.4) sim_rate=62789 (inst/sec) elapsed = 0:0:10:20 / Tue Jan 29 18:13:12 2019
GPGPU-Sim uArch: cycles simulated: 775806  inst.: 38934102 (ipc= 1.4) sim_rate=62695 (inst/sec) elapsed = 0:0:10:21 / Tue Jan 29 18:13:13 2019
GPGPU-Sim uArch: cycles simulated: 777306  inst.: 38935493 (ipc= 1.3) sim_rate=62597 (inst/sec) elapsed = 0:0:10:22 / Tue Jan 29 18:13:14 2019
GPGPU-Sim uArch: cycles simulated: 779306  inst.: 38936848 (ipc= 1.3) sim_rate=62498 (inst/sec) elapsed = 0:0:10:23 / Tue Jan 29 18:13:15 2019
GPGPU-Sim uArch: cycles simulated: 781306  inst.: 38937793 (ipc= 1.2) sim_rate=62400 (inst/sec) elapsed = 0:0:10:24 / Tue Jan 29 18:13:16 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23088,760806), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 37 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 13.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 23089
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 783895
gpu_tot_sim_insn = 38939578
gpu_tot_ipc =      49.6745
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 129834
gpu_stall_icnt2sh    = 273823
gpu_total_sim_rate=62403

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789253
	L1I_total_cache_misses = 18712
	L1I_total_cache_miss_rate = 0.0237
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 5959, Miss = 3666, Miss_rate = 0.615, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 5926, Miss = 3589, Miss_rate = 0.606, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5880, Miss = 3405, Miss_rate = 0.579, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5944, Miss = 3698, Miss_rate = 0.622, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6042, Miss = 3755, Miss_rate = 0.621, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5592, Miss = 3482, Miss_rate = 0.623, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5591, Miss = 3433, Miss_rate = 0.614, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5336, Miss = 3195, Miss_rate = 0.599, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5527, Miss = 3542, Miss_rate = 0.641, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6072, Miss = 3793, Miss_rate = 0.625, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5816, Miss = 3649, Miss_rate = 0.627, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5960, Miss = 3712, Miss_rate = 0.623, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6137, Miss = 3790, Miss_rate = 0.618, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6245, Miss = 3813, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5846, Miss = 3723, Miss_rate = 0.637, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 87873
	L1D_total_cache_misses = 54245
	L1D_total_cache_miss_rate = 0.6173
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30528
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30511
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 770541
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18712
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
37909, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 47499648
gpgpu_n_tot_w_icount = 1484364
gpgpu_n_stall_shd_mem = 613135
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53939
gpgpu_n_mem_write_global = 23345
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032448
gpgpu_n_store_insn = 373520
gpgpu_n_shmem_insn = 12333165
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 236124
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377011
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:723316	W0_Idle:5131396	W0_Scoreboard:3139268	W1:4901	W2:4589	W3:4277	W4:3965	W5:3653	W6:3341	W7:3029	W8:2717	W9:2405	W10:2093	W11:1781	W12:1469	W13:1157	W14:845	W15:481	W16:460695	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:982966
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 431512 {8:53939,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1680840 {72:23345,}
traffic_breakdown_coretomem[INST_ACC_R] = 36960 {8:4620,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7335704 {136:53939,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 186760 {8:23345,}
traffic_breakdown_memtocore[INST_ACC_R] = 628320 {136:4620,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 331 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 783894 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39399 	25601 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40165 	9556 	5594 	7018 	7376 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9013 	31431 	12532 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	3711 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	553 	95 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     11845     12930      9439
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12127     16821      9779     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12276     12422      9854
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783895 n_nop=783175 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001791
n_activity=4662 dram_eff=0.3012
bk0: 14a 783805i bk1: 8a 783863i bk2: 0a 783894i bk3: 0a 783894i bk4: 20a 783842i bk5: 20a 783845i bk6: 64a 783736i bk7: 64a 783661i bk8: 64a 783748i bk9: 64a 783731i bk10: 64a 783751i bk11: 64a 783734i bk12: 64a 783745i bk13: 64a 783726i bk14: 64a 783752i bk15: 64a 783738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000126292
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783895 n_nop=783181 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001786
n_activity=3961 dram_eff=0.3534
bk0: 12a 783856i bk1: 8a 783866i bk2: 0a 783894i bk3: 0a 783895i bk4: 20a 783844i bk5: 20a 783843i bk6: 64a 783697i bk7: 64a 783681i bk8: 64a 783748i bk9: 64a 783709i bk10: 64a 783738i bk11: 64a 783737i bk12: 64a 783720i bk13: 64a 783689i bk14: 64a 783724i bk15: 64a 783726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00108433
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783895 n_nop=783177 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001796
n_activity=4629 dram_eff=0.3042
bk0: 12a 783856i bk1: 8a 783865i bk2: 0a 783892i bk3: 0a 783892i bk4: 20a 783839i bk5: 24a 783836i bk6: 64a 783723i bk7: 64a 783743i bk8: 64a 783744i bk9: 64a 783724i bk10: 64a 783749i bk11: 64a 783756i bk12: 64a 783744i bk13: 64a 783735i bk14: 64a 783744i bk15: 64a 783740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000213039
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783895 n_nop=783181 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001786
n_activity=4081 dram_eff=0.3431
bk0: 8a 783862i bk1: 8a 783864i bk2: 0a 783894i bk3: 0a 783899i bk4: 20a 783847i bk5: 24a 783839i bk6: 64a 783709i bk7: 64a 783691i bk8: 64a 783741i bk9: 64a 783739i bk10: 64a 783742i bk11: 64a 783736i bk12: 64a 783737i bk13: 64a 783701i bk14: 64a 783735i bk15: 64a 783704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00138411
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783895 n_nop=783181 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001786
n_activity=4557 dram_eff=0.3072
bk0: 8a 783864i bk1: 8a 783864i bk2: 0a 783893i bk3: 0a 783895i bk4: 20a 783843i bk5: 24a 783832i bk6: 64a 783740i bk7: 64a 783722i bk8: 64a 783747i bk9: 64a 783715i bk10: 64a 783754i bk11: 64a 783746i bk12: 64a 783750i bk13: 64a 783743i bk14: 64a 783744i bk15: 64a 783734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00020666
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=783895 n_nop=783181 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001786
n_activity=4059 dram_eff=0.3449
bk0: 8a 783866i bk1: 8a 783866i bk2: 0a 783894i bk3: 0a 783895i bk4: 20a 783843i bk5: 24a 783834i bk6: 64a 783701i bk7: 64a 783649i bk8: 64a 783739i bk9: 64a 783718i bk10: 64a 783750i bk11: 64a 783731i bk12: 64a 783706i bk13: 64a 783733i bk14: 64a 783715i bk15: 64a 783725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00123103

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5865, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7231, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6865, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7287, Miss = 174, Miss_rate = 0.024, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7460, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5848, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7254, Miss = 174, Miss_rate = 0.024, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6859, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5593, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7473, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6638, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7546, Miss = 176, Miss_rate = 0.023, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 81919
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0257
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23345
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4557
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=316185
icnt_total_pkts_simt_to_mem=128609
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 163743
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 444723
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 13)
Accepted packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 13)
Injected flit rate average = 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00337823 (at node 13)
Accepted flit rate average= 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00779592 (at node 13)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3782 (37 samples)
	minimum = 6 (37 samples)
	maximum = 255.784 (37 samples)
Network latency average = 16.3456 (37 samples)
	minimum = 6 (37 samples)
	maximum = 185.865 (37 samples)
Flit latency average = 10.9843 (37 samples)
	minimum = 6 (37 samples)
	maximum = 184.649 (37 samples)
Fragmentation average = 0.0153356 (37 samples)
	minimum = 0 (37 samples)
	maximum = 55.7027 (37 samples)
Injected packet rate average = 0.0179007 (37 samples)
	minimum = 0.00516488 (37 samples)
	maximum = 0.0351066 (37 samples)
Accepted packet rate average = 0.0179007 (37 samples)
	minimum = 0.00516488 (37 samples)
	maximum = 0.0351066 (37 samples)
Injected flit rate average = 0.0486113 (37 samples)
	minimum = 0.00838688 (37 samples)
	maximum = 0.143766 (37 samples)
Accepted flit rate average = 0.0486113 (37 samples)
	minimum = 0.0104678 (37 samples)
	maximum = 0.0839076 (37 samples)
Injected packet size average = 2.71561 (37 samples)
Accepted packet size average = 2.71561 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 24 sec (624 sec)
gpgpu_simulation_rate = 62403 (inst/sec)
gpgpu_simulation_rate = 1256 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,783895)
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,783895)
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,783895)
GPGPU-Sim uArch: cycles simulated: 784895  inst.: 38941642 (ipc= 2.1) sim_rate=62306 (inst/sec) elapsed = 0:0:10:25 / Tue Jan 29 18:13:17 2019
GPGPU-Sim uArch: cycles simulated: 787395  inst.: 38944858 (ipc= 1.5) sim_rate=62212 (inst/sec) elapsed = 0:0:10:26 / Tue Jan 29 18:13:18 2019
GPGPU-Sim uArch: cycles simulated: 789895  inst.: 38948186 (ipc= 1.4) sim_rate=62118 (inst/sec) elapsed = 0:0:10:27 / Tue Jan 29 18:13:19 2019
GPGPU-Sim uArch: cycles simulated: 791895  inst.: 38950170 (ipc= 1.3) sim_rate=62022 (inst/sec) elapsed = 0:0:10:28 / Tue Jan 29 18:13:20 2019
GPGPU-Sim uArch: cycles simulated: 794395  inst.: 38958410 (ipc= 1.8) sim_rate=61937 (inst/sec) elapsed = 0:0:10:29 / Tue Jan 29 18:13:21 2019
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 796395  inst.: 38976762 (ipc= 3.0) sim_rate=61867 (inst/sec) elapsed = 0:0:10:30 / Tue Jan 29 18:13:22 2019
GPGPU-Sim uArch: cycles simulated: 798895  inst.: 39001642 (ipc= 4.1) sim_rate=61809 (inst/sec) elapsed = 0:0:10:31 / Tue Jan 29 18:13:23 2019
GPGPU-Sim uArch: cycles simulated: 801895  inst.: 39029914 (ipc= 5.0) sim_rate=61756 (inst/sec) elapsed = 0:0:10:32 / Tue Jan 29 18:13:24 2019
GPGPU-Sim uArch: cycles simulated: 803395  inst.: 39041162 (ipc= 5.2) sim_rate=61676 (inst/sec) elapsed = 0:0:10:33 / Tue Jan 29 18:13:25 2019
GPGPU-Sim uArch: cycles simulated: 805895  inst.: 39061130 (ipc= 5.5) sim_rate=61610 (inst/sec) elapsed = 0:0:10:34 / Tue Jan 29 18:13:26 2019
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(2,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 808895  inst.: 39085754 (ipc= 5.8) sim_rate=61552 (inst/sec) elapsed = 0:0:10:35 / Tue Jan 29 18:13:27 2019
GPGPU-Sim uArch: cycles simulated: 811895  inst.: 39110442 (ipc= 6.1) sim_rate=61494 (inst/sec) elapsed = 0:0:10:36 / Tue Jan 29 18:13:28 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30536,783895), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 38 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: cycles simulated: 814895  inst.: 39125610 (ipc= 6.0) sim_rate=61421 (inst/sec) elapsed = 0:0:10:37 / Tue Jan 29 18:13:29 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32579,783895), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 38 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32585,783895), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 38 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 1.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 32586
gpu_sim_insn = 189888
gpu_ipc =       5.8273
gpu_tot_sim_cycle = 816481
gpu_tot_sim_insn = 39129466
gpu_tot_ipc =      47.9245
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 129834
gpu_stall_icnt2sh    = 273823
gpu_total_sim_rate=61427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 796027
	L1I_total_cache_misses = 18808
	L1I_total_cache_miss_rate = 0.0236
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 6038, Miss = 3714, Miss_rate = 0.615, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 6005, Miss = 3637, Miss_rate = 0.606, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5880, Miss = 3405, Miss_rate = 0.579, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 5944, Miss = 3698, Miss_rate = 0.622, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6042, Miss = 3755, Miss_rate = 0.621, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5592, Miss = 3482, Miss_rate = 0.623, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5591, Miss = 3433, Miss_rate = 0.614, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5336, Miss = 3195, Miss_rate = 0.599, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5527, Miss = 3542, Miss_rate = 0.641, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6072, Miss = 3793, Miss_rate = 0.625, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5816, Miss = 3649, Miss_rate = 0.627, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5960, Miss = 3712, Miss_rate = 0.623, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6137, Miss = 3790, Miss_rate = 0.618, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6245, Miss = 3813, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5925, Miss = 3755, Miss_rate = 0.634, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 88110
	L1D_total_cache_misses = 54373
	L1D_total_cache_miss_rate = 0.6171
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30555
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30538
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 777219
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18808
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
41910, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 47883744
gpgpu_n_tot_w_icount = 1496367
gpgpu_n_stall_shd_mem = 619162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54067
gpgpu_n_mem_write_global = 23438
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1034752
gpgpu_n_store_insn = 375008
gpgpu_n_shmem_insn = 12375261
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 242151
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377011
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:723316	W0_Idle:5248733	W0_Scoreboard:3201358	W1:4901	W2:4589	W3:4277	W4:3965	W5:3653	W6:3341	W7:3029	W8:2717	W9:2405	W10:2093	W11:1781	W12:1469	W13:1157	W14:845	W15:481	W16:472641	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:983023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 432536 {8:54067,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1687536 {72:23438,}
traffic_breakdown_coretomem[INST_ACC_R] = 37728 {8:4716,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7353112 {136:54067,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 187504 {8:23438,}
traffic_breakdown_memtocore[INST_ACC_R] = 641376 {136:4716,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 331 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 816480 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39620 	25601 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40482 	9556 	5594 	7018 	7376 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9141 	31431 	12532 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	3804 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	582 	95 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     12023     12930      9581
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12305     16821      9921     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12476     12422      9996
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816481 n_nop=815761 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00172
n_activity=4662 dram_eff=0.3012
bk0: 14a 816391i bk1: 8a 816449i bk2: 0a 816480i bk3: 0a 816480i bk4: 20a 816428i bk5: 20a 816431i bk6: 64a 816322i bk7: 64a 816247i bk8: 64a 816334i bk9: 64a 816317i bk10: 64a 816337i bk11: 64a 816320i bk12: 64a 816331i bk13: 64a 816312i bk14: 64a 816338i bk15: 64a 816324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000121252
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816481 n_nop=815767 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001715
n_activity=3961 dram_eff=0.3534
bk0: 12a 816442i bk1: 8a 816452i bk2: 0a 816480i bk3: 0a 816481i bk4: 20a 816430i bk5: 20a 816429i bk6: 64a 816283i bk7: 64a 816267i bk8: 64a 816334i bk9: 64a 816295i bk10: 64a 816324i bk11: 64a 816323i bk12: 64a 816306i bk13: 64a 816275i bk14: 64a 816310i bk15: 64a 816312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00104105
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816481 n_nop=815763 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001724
n_activity=4629 dram_eff=0.3042
bk0: 12a 816442i bk1: 8a 816451i bk2: 0a 816478i bk3: 0a 816478i bk4: 20a 816425i bk5: 24a 816422i bk6: 64a 816309i bk7: 64a 816329i bk8: 64a 816330i bk9: 64a 816310i bk10: 64a 816335i bk11: 64a 816342i bk12: 64a 816330i bk13: 64a 816321i bk14: 64a 816330i bk15: 64a 816326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000204536
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816481 n_nop=815767 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001715
n_activity=4081 dram_eff=0.3431
bk0: 8a 816448i bk1: 8a 816450i bk2: 0a 816480i bk3: 0a 816485i bk4: 20a 816433i bk5: 24a 816425i bk6: 64a 816295i bk7: 64a 816277i bk8: 64a 816327i bk9: 64a 816325i bk10: 64a 816328i bk11: 64a 816322i bk12: 64a 816323i bk13: 64a 816287i bk14: 64a 816321i bk15: 64a 816290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00132887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816481 n_nop=815767 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001715
n_activity=4557 dram_eff=0.3072
bk0: 8a 816450i bk1: 8a 816450i bk2: 0a 816479i bk3: 0a 816481i bk4: 20a 816429i bk5: 24a 816418i bk6: 64a 816326i bk7: 64a 816308i bk8: 64a 816333i bk9: 64a 816301i bk10: 64a 816340i bk11: 64a 816332i bk12: 64a 816336i bk13: 64a 816329i bk14: 64a 816330i bk15: 64a 816320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000198412
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816481 n_nop=815767 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001715
n_activity=4059 dram_eff=0.3449
bk0: 8a 816452i bk1: 8a 816452i bk2: 0a 816480i bk3: 0a 816481i bk4: 20a 816429i bk5: 24a 816420i bk6: 64a 816287i bk7: 64a 816235i bk8: 64a 816325i bk9: 64a 816304i bk10: 64a 816336i bk11: 64a 816317i bk12: 64a 816292i bk13: 64a 816319i bk14: 64a 816301i bk15: 64a 816311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0011819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5871, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7237, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6871, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7365, Miss = 174, Miss_rate = 0.024, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7466, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5860, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7332, Miss = 174, Miss_rate = 0.024, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6871, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5599, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7485, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6644, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7635, Miss = 176, Miss_rate = 0.023, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 82236
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0256
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23438
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4653
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=317398
icnt_total_pkts_simt_to_mem=129112
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.73817
	minimum = 6
	maximum = 14
Network latency average = 7.73344
	minimum = 6
	maximum = 12
Slowest packet = 163842
Flit latency average = 6.03555
	minimum = 6
	maximum = 10
Slowest flit = 444795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0007206
	minimum = 0 (at node 2)
	maximum = 0.00340637 (at node 0)
Accepted packet rate average = 0.0007206
	minimum = 0 (at node 2)
	maximum = 0.00340637 (at node 0)
Injected flit rate average = 0.00195039
	minimum = 0 (at node 2)
	maximum = 0.00985086 (at node 26)
Accepted flit rate average= 0.00195039
	minimum = 0 (at node 2)
	maximum = 0.0132265 (at node 0)
Injected packet length average = 2.70662
Accepted packet length average = 2.70662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9929 (38 samples)
	minimum = 6 (38 samples)
	maximum = 249.421 (38 samples)
Network latency average = 16.119 (38 samples)
	minimum = 6 (38 samples)
	maximum = 181.289 (38 samples)
Flit latency average = 10.8541 (38 samples)
	minimum = 6 (38 samples)
	maximum = 180.053 (38 samples)
Fragmentation average = 0.0149321 (38 samples)
	minimum = 0 (38 samples)
	maximum = 54.2368 (38 samples)
Injected packet rate average = 0.0174486 (38 samples)
	minimum = 0.00502897 (38 samples)
	maximum = 0.0342723 (38 samples)
Accepted packet rate average = 0.0174486 (38 samples)
	minimum = 0.00502897 (38 samples)
	maximum = 0.0342723 (38 samples)
Injected flit rate average = 0.0473834 (38 samples)
	minimum = 0.00816617 (38 samples)
	maximum = 0.140242 (38 samples)
Accepted flit rate average = 0.0473834 (38 samples)
	minimum = 0.0101923 (38 samples)
	maximum = 0.0820476 (38 samples)
Injected packet size average = 2.7156 (38 samples)
Accepted packet size average = 2.7156 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 37 sec (637 sec)
gpgpu_simulation_rate = 61427 (inst/sec)
gpgpu_simulation_rate = 1281 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,816481)
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,816481)
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,816481)
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,816481)
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,816481)
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,816481)
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,816481)
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,816481)
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,816481)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 816981  inst.: 39201178 (ipc=143.4) sim_rate=61443 (inst/sec) elapsed = 0:0:10:38 / Tue Jan 29 18:13:30 2019
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(2,2,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 817981  inst.: 39356730 (ipc=151.5) sim_rate=61591 (inst/sec) elapsed = 0:0:10:39 / Tue Jan 29 18:13:31 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1577,816481), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1603,816481), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1628,816481), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1736,816481), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1748,816481), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1748,816481), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1774,816481), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1777,816481), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1787,816481), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 4.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 1788
gpu_sim_insn = 230400
gpu_ipc =     128.8591
gpu_tot_sim_cycle = 818269
gpu_tot_sim_insn = 39359866
gpu_tot_ipc =      48.1014
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 130512
gpu_stall_icnt2sh    = 275629
gpu_total_sim_rate=61596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 799627
	L1I_total_cache_misses = 18808
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 6038, Miss = 3714, Miss_rate = 0.615, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 6005, Miss = 3637, Miss_rate = 0.606, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5944, Miss = 3437, Miss_rate = 0.578, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 6008, Miss = 3746, Miss_rate = 0.624, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6106, Miss = 3803, Miss_rate = 0.623, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5656, Miss = 3514, Miss_rate = 0.621, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5655, Miss = 3481, Miss_rate = 0.616, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5400, Miss = 3243, Miss_rate = 0.601, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5591, Miss = 3574, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6136, Miss = 3841, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5880, Miss = 3697, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5960, Miss = 3712, Miss_rate = 0.623, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6137, Miss = 3790, Miss_rate = 0.618, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6245, Miss = 3813, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5925, Miss = 3755, Miss_rate = 0.634, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 88686
	L1D_total_cache_misses = 54757
	L1D_total_cache_miss_rate = 0.6174
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30771
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30754
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 780819
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18808
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
41910, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 48114144
gpgpu_n_tot_w_icount = 1503567
gpgpu_n_stall_shd_mem = 619450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54451
gpgpu_n_mem_write_global = 23582
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041664
gpgpu_n_store_insn = 377312
gpgpu_n_shmem_insn = 12453597
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 968448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 242151
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377299
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:724849	W0_Idle:5253559	W0_Scoreboard:3218585	W1:4901	W2:4589	W3:4277	W4:3965	W5:3653	W6:3341	W7:3029	W8:2717	W9:2405	W10:2093	W11:1781	W12:1469	W13:1157	W14:845	W15:481	W16:472641	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:990223
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 435608 {8:54451,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1697904 {72:23582,}
traffic_breakdown_coretomem[INST_ACC_R] = 37728 {8:4716,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7405336 {136:54451,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188656 {8:23582,}
traffic_breakdown_memtocore[INST_ACC_R] = 641376 {136:4716,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 330 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 818268 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40027 	25722 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40743 	9679 	5671 	7082 	7379 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9156 	31781 	12551 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	3948 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	585 	96 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     12405     12930     10365
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12671     16821     10674     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12967     12422     10811
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818269 n_nop=817549 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001716
n_activity=4662 dram_eff=0.3012
bk0: 14a 818179i bk1: 8a 818237i bk2: 0a 818268i bk3: 0a 818268i bk4: 20a 818216i bk5: 20a 818219i bk6: 64a 818110i bk7: 64a 818035i bk8: 64a 818122i bk9: 64a 818105i bk10: 64a 818125i bk11: 64a 818108i bk12: 64a 818119i bk13: 64a 818100i bk14: 64a 818126i bk15: 64a 818112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000120987
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818269 n_nop=817555 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001711
n_activity=3961 dram_eff=0.3534
bk0: 12a 818230i bk1: 8a 818240i bk2: 0a 818268i bk3: 0a 818269i bk4: 20a 818218i bk5: 20a 818217i bk6: 64a 818071i bk7: 64a 818055i bk8: 64a 818122i bk9: 64a 818083i bk10: 64a 818112i bk11: 64a 818111i bk12: 64a 818094i bk13: 64a 818063i bk14: 64a 818098i bk15: 64a 818100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00103878
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818269 n_nop=817551 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001721
n_activity=4629 dram_eff=0.3042
bk0: 12a 818230i bk1: 8a 818239i bk2: 0a 818266i bk3: 0a 818266i bk4: 20a 818213i bk5: 24a 818210i bk6: 64a 818097i bk7: 64a 818117i bk8: 64a 818118i bk9: 64a 818098i bk10: 64a 818123i bk11: 64a 818130i bk12: 64a 818118i bk13: 64a 818109i bk14: 64a 818118i bk15: 64a 818114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000204089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818269 n_nop=817555 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001711
n_activity=4081 dram_eff=0.3431
bk0: 8a 818236i bk1: 8a 818238i bk2: 0a 818268i bk3: 0a 818273i bk4: 20a 818221i bk5: 24a 818213i bk6: 64a 818083i bk7: 64a 818065i bk8: 64a 818115i bk9: 64a 818113i bk10: 64a 818116i bk11: 64a 818110i bk12: 64a 818111i bk13: 64a 818075i bk14: 64a 818109i bk15: 64a 818078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00132597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818269 n_nop=817555 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001711
n_activity=4557 dram_eff=0.3072
bk0: 8a 818238i bk1: 8a 818238i bk2: 0a 818267i bk3: 0a 818269i bk4: 20a 818217i bk5: 24a 818206i bk6: 64a 818114i bk7: 64a 818096i bk8: 64a 818121i bk9: 64a 818089i bk10: 64a 818128i bk11: 64a 818120i bk12: 64a 818124i bk13: 64a 818117i bk14: 64a 818118i bk15: 64a 818108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000197979
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818269 n_nop=817555 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001711
n_activity=4059 dram_eff=0.3449
bk0: 8a 818240i bk1: 8a 818240i bk2: 0a 818268i bk3: 0a 818269i bk4: 20a 818217i bk5: 24a 818208i bk6: 64a 818075i bk7: 64a 818023i bk8: 64a 818113i bk9: 64a 818092i bk10: 64a 818124i bk11: 64a 818105i bk12: 64a 818080i bk13: 64a 818107i bk14: 64a 818089i bk15: 64a 818099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00117932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5871, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7237, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6871, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7538, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7466, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5860, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7505, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6871, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5599, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7485, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6644, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7817, Miss = 176, Miss_rate = 0.023, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 82764
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0254
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23582
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4653
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=319462
icnt_total_pkts_simt_to_mem=129928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.3163
	minimum = 6
	maximum = 86
Network latency average = 15.9072
	minimum = 6
	maximum = 76
Slowest packet = 164564
Flit latency average = 12.0285
	minimum = 6
	maximum = 76
Slowest flit = 446642
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0218742
	minimum = 0 (at node 0)
	maximum = 0.10179 (at node 26)
Accepted packet rate average = 0.0218742
	minimum = 0 (at node 0)
	maximum = 0.10179 (at node 26)
Injected flit rate average = 0.059657
	minimum = 0 (at node 0)
	maximum = 0.401566 (at node 26)
Accepted flit rate average= 0.059657
	minimum = 0 (at node 0)
	maximum = 0.155481 (at node 26)
Injected packet length average = 2.72727
Accepted packet length average = 2.72727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9243 (39 samples)
	minimum = 6 (39 samples)
	maximum = 245.231 (39 samples)
Network latency average = 16.1135 (39 samples)
	minimum = 6 (39 samples)
	maximum = 178.59 (39 samples)
Flit latency average = 10.8842 (39 samples)
	minimum = 6 (39 samples)
	maximum = 177.385 (39 samples)
Fragmentation average = 0.0145492 (39 samples)
	minimum = 0 (39 samples)
	maximum = 52.8462 (39 samples)
Injected packet rate average = 0.017562 (39 samples)
	minimum = 0.00490002 (39 samples)
	maximum = 0.0360036 (39 samples)
Accepted packet rate average = 0.017562 (39 samples)
	minimum = 0.00490002 (39 samples)
	maximum = 0.0360036 (39 samples)
Injected flit rate average = 0.0476981 (39 samples)
	minimum = 0.00795678 (39 samples)
	maximum = 0.146942 (39 samples)
Accepted flit rate average = 0.0476981 (39 samples)
	minimum = 0.00993095 (39 samples)
	maximum = 0.0839305 (39 samples)
Injected packet size average = 2.71598 (39 samples)
Accepted packet size average = 2.71598 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 39 sec (639 sec)
gpgpu_simulation_rate = 61596 (inst/sec)
gpgpu_simulation_rate = 1280 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,818269)
GPGPU-Sim uArch: cycles simulated: 819269  inst.: 39360314 (ipc= 0.4) sim_rate=61500 (inst/sec) elapsed = 0:0:10:40 / Tue Jan 29 18:13:32 2019
GPGPU-Sim uArch: cycles simulated: 823269  inst.: 39362840 (ipc= 0.6) sim_rate=61408 (inst/sec) elapsed = 0:0:10:41 / Tue Jan 29 18:13:33 2019
GPGPU-Sim uArch: cycles simulated: 826769  inst.: 39371035 (ipc= 1.3) sim_rate=61325 (inst/sec) elapsed = 0:0:10:42 / Tue Jan 29 18:13:34 2019
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 830769  inst.: 39377412 (ipc= 1.4) sim_rate=61240 (inst/sec) elapsed = 0:0:10:43 / Tue Jan 29 18:13:35 2019
GPGPU-Sim uArch: cycles simulated: 834769  inst.: 39381799 (ipc= 1.3) sim_rate=61151 (inst/sec) elapsed = 0:0:10:44 / Tue Jan 29 18:13:36 2019
GPGPU-Sim uArch: cycles simulated: 838269  inst.: 39384000 (ipc= 1.2) sim_rate=61060 (inst/sec) elapsed = 0:0:10:45 / Tue Jan 29 18:13:37 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23087,818269), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 40 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 11.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 23088
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 841357
gpu_tot_sim_insn = 39385884
gpu_tot_ipc =      46.8123
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 130512
gpu_stall_icnt2sh    = 275629
gpu_total_sim_rate=61063

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 801673
	L1I_total_cache_misses = 18825
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 6038, Miss = 3714, Miss_rate = 0.615, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 6005, Miss = 3637, Miss_rate = 0.606, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5944, Miss = 3437, Miss_rate = 0.578, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 6008, Miss = 3746, Miss_rate = 0.624, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6106, Miss = 3803, Miss_rate = 0.623, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5656, Miss = 3514, Miss_rate = 0.621, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5655, Miss = 3481, Miss_rate = 0.616, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5400, Miss = 3243, Miss_rate = 0.601, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5591, Miss = 3574, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6136, Miss = 3841, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5880, Miss = 3697, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5991, Miss = 3728, Miss_rate = 0.622, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6137, Miss = 3790, Miss_rate = 0.618, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6245, Miss = 3813, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5925, Miss = 3755, Miss_rate = 0.634, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 88717
	L1D_total_cache_misses = 54773
	L1D_total_cache_miss_rate = 0.6174
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30777
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30760
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 782848
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18825
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
41910, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 48230944
gpgpu_n_tot_w_icount = 1507217
gpgpu_n_stall_shd_mem = 619996
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54467
gpgpu_n_mem_write_global = 23597
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041920
gpgpu_n_store_insn = 377552
gpgpu_n_shmem_insn = 12458398
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 968544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 242697
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377299
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:724849	W0_Idle:5281494	W0_Scoreboard:3233204	W1:5278	W2:4942	W3:4606	W4:4270	W5:3934	W6:3598	W7:3262	W8:2926	W9:2590	W10:2254	W11:1918	W12:1582	W13:1246	W14:910	W15:518	W16:473160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:990223
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 435736 {8:54467,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1698984 {72:23597,}
traffic_breakdown_coretomem[INST_ACC_R] = 37864 {8:4733,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7407512 {136:54467,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188776 {8:23597,}
traffic_breakdown_memtocore[INST_ACC_R] = 643688 {136:4733,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 330 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 841356 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40058 	25722 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40791 	9679 	5671 	7082 	7379 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9172 	31781 	12551 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	3963 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	597 	96 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     12405     12930     10409
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12671     16821     10723     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12967     12422     10855
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841357 n_nop=840637 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001669
n_activity=4662 dram_eff=0.3012
bk0: 14a 841267i bk1: 8a 841325i bk2: 0a 841356i bk3: 0a 841356i bk4: 20a 841304i bk5: 20a 841307i bk6: 64a 841198i bk7: 64a 841123i bk8: 64a 841210i bk9: 64a 841193i bk10: 64a 841213i bk11: 64a 841196i bk12: 64a 841207i bk13: 64a 841188i bk14: 64a 841214i bk15: 64a 841200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000117667
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841357 n_nop=840643 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001664
n_activity=3961 dram_eff=0.3534
bk0: 12a 841318i bk1: 8a 841328i bk2: 0a 841356i bk3: 0a 841357i bk4: 20a 841306i bk5: 20a 841305i bk6: 64a 841159i bk7: 64a 841143i bk8: 64a 841210i bk9: 64a 841171i bk10: 64a 841200i bk11: 64a 841199i bk12: 64a 841182i bk13: 64a 841151i bk14: 64a 841186i bk15: 64a 841188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00101027
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841357 n_nop=840639 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001673
n_activity=4629 dram_eff=0.3042
bk0: 12a 841318i bk1: 8a 841327i bk2: 0a 841354i bk3: 0a 841354i bk4: 20a 841301i bk5: 24a 841298i bk6: 64a 841185i bk7: 64a 841205i bk8: 64a 841206i bk9: 64a 841186i bk10: 64a 841211i bk11: 64a 841218i bk12: 64a 841206i bk13: 64a 841197i bk14: 64a 841206i bk15: 64a 841202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000198489
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841357 n_nop=840643 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001664
n_activity=4081 dram_eff=0.3431
bk0: 8a 841324i bk1: 8a 841326i bk2: 0a 841356i bk3: 0a 841361i bk4: 20a 841309i bk5: 24a 841301i bk6: 64a 841171i bk7: 64a 841153i bk8: 64a 841203i bk9: 64a 841201i bk10: 64a 841204i bk11: 64a 841198i bk12: 64a 841199i bk13: 64a 841163i bk14: 64a 841197i bk15: 64a 841166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00128958
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841357 n_nop=840643 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001664
n_activity=4557 dram_eff=0.3072
bk0: 8a 841326i bk1: 8a 841326i bk2: 0a 841355i bk3: 0a 841357i bk4: 20a 841305i bk5: 24a 841294i bk6: 64a 841202i bk7: 64a 841184i bk8: 64a 841209i bk9: 64a 841177i bk10: 64a 841216i bk11: 64a 841208i bk12: 64a 841212i bk13: 64a 841205i bk14: 64a 841206i bk15: 64a 841196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000192546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841357 n_nop=840643 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001664
n_activity=4059 dram_eff=0.3449
bk0: 8a 841328i bk1: 8a 841328i bk2: 0a 841356i bk3: 0a 841357i bk4: 20a 841305i bk5: 24a 841296i bk6: 64a 841163i bk7: 64a 841111i bk8: 64a 841201i bk9: 64a 841180i bk10: 64a 841212i bk11: 64a 841193i bk12: 64a 841168i bk13: 64a 841195i bk14: 64a 841177i bk15: 64a 841187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00114696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5873, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7239, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6873, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7550, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7468, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5861, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7518, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6871, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5601, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7485, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6646, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7827, Miss = 176, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 82812
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0254
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23597
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4670
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=319642
icnt_total_pkts_simt_to_mem=130006
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 165529
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 449577
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154
	minimum = 0 (at node 0)
	maximum = 0.002079 (at node 11)
Accepted packet rate average = 0.000154
	minimum = 0 (at node 0)
	maximum = 0.002079 (at node 11)
Injected flit rate average = 0.000413875
	minimum = 0 (at node 0)
	maximum = 0.00337838 (at node 11)
Accepted flit rate average= 0.000413875
	minimum = 0 (at node 0)
	maximum = 0.00779626 (at node 11)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5686 (40 samples)
	minimum = 6 (40 samples)
	maximum = 239.35 (40 samples)
Network latency average = 15.9031 (40 samples)
	minimum = 6 (40 samples)
	maximum = 174.375 (40 samples)
Flit latency average = 10.7622 (40 samples)
	minimum = 6 (40 samples)
	maximum = 173.125 (40 samples)
Fragmentation average = 0.0141855 (40 samples)
	minimum = 0 (40 samples)
	maximum = 51.525 (40 samples)
Injected packet rate average = 0.0171268 (40 samples)
	minimum = 0.00477752 (40 samples)
	maximum = 0.0351554 (40 samples)
Accepted packet rate average = 0.0171268 (40 samples)
	minimum = 0.00477752 (40 samples)
	maximum = 0.0351554 (40 samples)
Injected flit rate average = 0.046516 (40 samples)
	minimum = 0.00775786 (40 samples)
	maximum = 0.143353 (40 samples)
Accepted flit rate average = 0.046516 (40 samples)
	minimum = 0.00968267 (40 samples)
	maximum = 0.0820271 (40 samples)
Injected packet size average = 2.71597 (40 samples)
Accepted packet size average = 2.71597 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 45 sec (645 sec)
gpgpu_simulation_rate = 61063 (inst/sec)
gpgpu_simulation_rate = 1304 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,841357)
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,841357)
GPGPU-Sim uArch: cycles simulated: 841857  inst.: 39386940 (ipc= 2.1) sim_rate=60970 (inst/sec) elapsed = 0:0:10:46 / Tue Jan 29 18:13:38 2019
GPGPU-Sim uArch: cycles simulated: 844857  inst.: 39389212 (ipc= 1.0) sim_rate=60879 (inst/sec) elapsed = 0:0:10:47 / Tue Jan 29 18:13:39 2019
GPGPU-Sim uArch: cycles simulated: 847857  inst.: 39391484 (ipc= 0.9) sim_rate=60789 (inst/sec) elapsed = 0:0:10:48 / Tue Jan 29 18:13:40 2019
GPGPU-Sim uArch: cycles simulated: 851357  inst.: 39393932 (ipc= 0.8) sim_rate=60699 (inst/sec) elapsed = 0:0:10:49 / Tue Jan 29 18:13:41 2019
GPGPU-Sim uArch: cycles simulated: 853857  inst.: 39406652 (ipc= 1.7) sim_rate=60625 (inst/sec) elapsed = 0:0:10:50 / Tue Jan 29 18:13:42 2019
GPGPU-Sim uArch: cycles simulated: 857357  inst.: 39429916 (ipc= 2.8) sim_rate=60568 (inst/sec) elapsed = 0:0:10:51 / Tue Jan 29 18:13:43 2019
GPGPU-Sim uArch: cycles simulated: 860357  inst.: 39448540 (ipc= 3.3) sim_rate=60503 (inst/sec) elapsed = 0:0:10:52 / Tue Jan 29 18:13:44 2019
GPGPU-Sim uArch: cycles simulated: 863857  inst.: 39466316 (ipc= 3.6) sim_rate=60438 (inst/sec) elapsed = 0:0:10:53 / Tue Jan 29 18:13:45 2019
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 866857  inst.: 39482732 (ipc= 3.8) sim_rate=60371 (inst/sec) elapsed = 0:0:10:54 / Tue Jan 29 18:13:46 2019
GPGPU-Sim uArch: cycles simulated: 869857  inst.: 39499452 (ipc= 4.0) sim_rate=60304 (inst/sec) elapsed = 0:0:10:55 / Tue Jan 29 18:13:47 2019
GPGPU-Sim uArch: cycles simulated: 872857  inst.: 39509820 (ipc= 3.9) sim_rate=60228 (inst/sec) elapsed = 0:0:10:56 / Tue Jan 29 18:13:48 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32435,841357), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 41 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32572,841357), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 41 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 12.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 32573
gpu_sim_insn = 126592
gpu_ipc =       3.8864
gpu_tot_sim_cycle = 873930
gpu_tot_sim_insn = 39512476
gpu_tot_ipc =      45.2124
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 130512
gpu_stall_icnt2sh    = 275629
gpu_total_sim_rate=60232

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 806188
	L1I_total_cache_misses = 18888
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 6038, Miss = 3714, Miss_rate = 0.615, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 6005, Miss = 3637, Miss_rate = 0.606, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 5944, Miss = 3437, Miss_rate = 0.578, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 6008, Miss = 3746, Miss_rate = 0.624, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6106, Miss = 3803, Miss_rate = 0.623, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5656, Miss = 3514, Miss_rate = 0.621, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5655, Miss = 3481, Miss_rate = 0.616, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5400, Miss = 3243, Miss_rate = 0.601, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5591, Miss = 3574, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6136, Miss = 3841, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5880, Miss = 3697, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5991, Miss = 3728, Miss_rate = 0.622, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6216, Miss = 3838, Miss_rate = 0.617, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6324, Miss = 3861, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5925, Miss = 3755, Miss_rate = 0.634, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 88875
	L1D_total_cache_misses = 54869
	L1D_total_cache_miss_rate = 0.6174
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30795
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30778
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 787300
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18888
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
41910, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 48487008
gpgpu_n_tot_w_icount = 1515219
gpgpu_n_stall_shd_mem = 624014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54563
gpgpu_n_mem_write_global = 23659
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1043456
gpgpu_n_store_insn = 378544
gpgpu_n_shmem_insn = 12486462
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 968864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 246715
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377299
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:724849	W0_Idle:5360785	W0_Scoreboard:3275955	W1:5278	W2:4942	W3:4606	W4:4270	W5:3934	W6:3598	W7:3262	W8:2926	W9:2590	W10:2254	W11:1918	W12:1582	W13:1246	W14:910	W15:518	W16:481124	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:990261
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 436504 {8:54563,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1703448 {72:23659,}
traffic_breakdown_coretomem[INST_ACC_R] = 38368 {8:4796,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7420568 {136:54563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189272 {8:23659,}
traffic_breakdown_memtocore[INST_ACC_R] = 652256 {136:4796,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 329 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 873929 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40216 	25722 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41012 	9679 	5671 	7082 	7379 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9268 	31781 	12551 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	4025 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	622 	96 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     12405     12930     10640
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12671     16821     10963     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12967     12422     11086
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=873930 n_nop=873210 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001607
n_activity=4662 dram_eff=0.3012
bk0: 14a 873840i bk1: 8a 873898i bk2: 0a 873929i bk3: 0a 873929i bk4: 20a 873877i bk5: 20a 873880i bk6: 64a 873771i bk7: 64a 873696i bk8: 64a 873783i bk9: 64a 873766i bk10: 64a 873786i bk11: 64a 873769i bk12: 64a 873780i bk13: 64a 873761i bk14: 64a 873787i bk15: 64a 873773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000113281
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=873930 n_nop=873216 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001602
n_activity=3961 dram_eff=0.3534
bk0: 12a 873891i bk1: 8a 873901i bk2: 0a 873929i bk3: 0a 873930i bk4: 20a 873879i bk5: 20a 873878i bk6: 64a 873732i bk7: 64a 873716i bk8: 64a 873783i bk9: 64a 873744i bk10: 64a 873773i bk11: 64a 873772i bk12: 64a 873755i bk13: 64a 873724i bk14: 64a 873759i bk15: 64a 873761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000972618
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=873930 n_nop=873212 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001611
n_activity=4629 dram_eff=0.3042
bk0: 12a 873891i bk1: 8a 873900i bk2: 0a 873927i bk3: 0a 873927i bk4: 20a 873874i bk5: 24a 873871i bk6: 64a 873758i bk7: 64a 873778i bk8: 64a 873779i bk9: 64a 873759i bk10: 64a 873784i bk11: 64a 873791i bk12: 64a 873779i bk13: 64a 873770i bk14: 64a 873779i bk15: 64a 873775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000191091
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=873930 n_nop=873216 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001602
n_activity=4081 dram_eff=0.3431
bk0: 8a 873897i bk1: 8a 873899i bk2: 0a 873929i bk3: 0a 873934i bk4: 20a 873882i bk5: 24a 873874i bk6: 64a 873744i bk7: 64a 873726i bk8: 64a 873776i bk9: 64a 873774i bk10: 64a 873777i bk11: 64a 873771i bk12: 64a 873772i bk13: 64a 873736i bk14: 64a 873770i bk15: 64a 873739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00124152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=873930 n_nop=873216 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001602
n_activity=4557 dram_eff=0.3072
bk0: 8a 873899i bk1: 8a 873899i bk2: 0a 873928i bk3: 0a 873930i bk4: 20a 873878i bk5: 24a 873867i bk6: 64a 873775i bk7: 64a 873757i bk8: 64a 873782i bk9: 64a 873750i bk10: 64a 873789i bk11: 64a 873781i bk12: 64a 873785i bk13: 64a 873778i bk14: 64a 873779i bk15: 64a 873769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00018537
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=873930 n_nop=873216 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001602
n_activity=4059 dram_eff=0.3449
bk0: 8a 873901i bk1: 8a 873901i bk2: 0a 873929i bk3: 0a 873930i bk4: 20a 873878i bk5: 24a 873869i bk6: 64a 873736i bk7: 64a 873684i bk8: 64a 873774i bk9: 64a 873753i bk10: 64a 873785i bk11: 64a 873766i bk12: 64a 873741i bk13: 64a 873768i bk14: 64a 873750i bk15: 64a 873760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00110421

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5877, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7243, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6877, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7606, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7472, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5868, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7576, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6879, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5605, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7493, Miss = 176, Miss_rate = 0.023, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6650, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7887, Miss = 176, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 83033
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0253
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23659
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4733
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=320499
icnt_total_pkts_simt_to_mem=130351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.73982
	minimum = 6
	maximum = 12
Network latency average = 7.73756
	minimum = 6
	maximum = 11
Slowest packet = 165641
Flit latency average = 6.02995
	minimum = 6
	maximum = 7
Slowest flit = 449697
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000502575
	minimum = 0 (at node 0)
	maximum = 0.00340773 (at node 12)
Accepted packet rate average = 0.000502575
	minimum = 0 (at node 0)
	maximum = 0.00340773 (at node 12)
Injected flit rate average = 0.00136673
	minimum = 0 (at node 0)
	maximum = 0.00663126 (at node 26)
Accepted flit rate average= 0.00136673
	minimum = 0 (at node 0)
	maximum = 0.0132318 (at node 12)
Injected packet length average = 2.71946
Accepted packet length average = 2.71946
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2313 (41 samples)
	minimum = 6 (41 samples)
	maximum = 233.805 (41 samples)
Network latency average = 15.704 (41 samples)
	minimum = 6 (41 samples)
	maximum = 170.39 (41 samples)
Flit latency average = 10.6468 (41 samples)
	minimum = 6 (41 samples)
	maximum = 169.073 (41 samples)
Fragmentation average = 0.0138395 (41 samples)
	minimum = 0 (41 samples)
	maximum = 50.2683 (41 samples)
Injected packet rate average = 0.0167214 (41 samples)
	minimum = 0.00466099 (41 samples)
	maximum = 0.0343811 (41 samples)
Accepted packet rate average = 0.0167214 (41 samples)
	minimum = 0.00466099 (41 samples)
	maximum = 0.0343811 (41 samples)
Injected flit rate average = 0.0454148 (41 samples)
	minimum = 0.00756865 (41 samples)
	maximum = 0.140018 (41 samples)
Accepted flit rate average = 0.0454148 (41 samples)
	minimum = 0.00944651 (41 samples)
	maximum = 0.0803492 (41 samples)
Injected packet size average = 2.71597 (41 samples)
Accepted packet size average = 2.71597 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 56 sec (656 sec)
gpgpu_simulation_rate = 60232 (inst/sec)
gpgpu_simulation_rate = 1332 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,873930)
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,873930)
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,873930)
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,873930)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(1,1,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 874930  inst.: 39569692 (ipc=57.2) sim_rate=60227 (inst/sec) elapsed = 0:0:10:57 / Tue Jan 29 18:13:49 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1409,873930), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2122,873930), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2194,873930), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2269,873930), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 1.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 2270
gpu_sim_insn = 102400
gpu_ipc =      45.1101
gpu_tot_sim_cycle = 876200
gpu_tot_sim_insn = 39614876
gpu_tot_ipc =      45.2121
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 130513
gpu_stall_icnt2sh    = 276676
gpu_total_sim_rate=60296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 807932
	L1I_total_cache_misses = 19032
	L1I_total_cache_miss_rate = 0.0236
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 6102, Miss = 3762, Miss_rate = 0.617, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 6069, Miss = 3685, Miss_rate = 0.607, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 6008, Miss = 3485, Miss_rate = 0.580, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 6008, Miss = 3746, Miss_rate = 0.624, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6106, Miss = 3803, Miss_rate = 0.623, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5656, Miss = 3514, Miss_rate = 0.621, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5655, Miss = 3481, Miss_rate = 0.616, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5400, Miss = 3243, Miss_rate = 0.601, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5591, Miss = 3574, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6136, Miss = 3841, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5880, Miss = 3697, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5991, Miss = 3728, Miss_rate = 0.622, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6216, Miss = 3838, Miss_rate = 0.617, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6324, Miss = 3861, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5989, Miss = 3803, Miss_rate = 0.635, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 89131
	L1D_total_cache_misses = 55061
	L1D_total_cache_miss_rate = 0.6178
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30891
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30874
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788900
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19032
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
42010, 2000, 2000, 2000, 2000, 2000, 2000, 2000, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 48589408
gpgpu_n_tot_w_icount = 1518419
gpgpu_n_stall_shd_mem = 624142
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54755
gpgpu_n_mem_write_global = 23723
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046528
gpgpu_n_store_insn = 379568
gpgpu_n_shmem_insn = 12521278
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 971936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 246715
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377427
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:725502	W0_Idle:5366195	W0_Scoreboard:3282710	W1:5278	W2:4942	W3:4606	W4:4270	W5:3934	W6:3598	W7:3262	W8:2926	W9:2590	W10:2254	W11:1918	W12:1582	W13:1246	W14:910	W15:518	W16:481124	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:993461
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 438040 {8:54755,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1708056 {72:23723,}
traffic_breakdown_coretomem[INST_ACC_R] = 38512 {8:4814,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7446680 {136:54755,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189784 {8:23723,}
traffic_breakdown_memtocore[INST_ACC_R] = 654704 {136:4814,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 329 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 876199 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40460 	25734 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41201 	9764 	5671 	7082 	7379 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9283 	31859 	12650 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	4089 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	627 	96 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     12405     12930     11139
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12671     16821     11439     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12967     12422     11577
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=876200 n_nop=875480 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001602
n_activity=4662 dram_eff=0.3012
bk0: 14a 876110i bk1: 8a 876168i bk2: 0a 876199i bk3: 0a 876199i bk4: 20a 876147i bk5: 20a 876150i bk6: 64a 876041i bk7: 64a 875966i bk8: 64a 876053i bk9: 64a 876036i bk10: 64a 876056i bk11: 64a 876039i bk12: 64a 876050i bk13: 64a 876031i bk14: 64a 876057i bk15: 64a 876043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000112988
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=876200 n_nop=875486 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001598
n_activity=3961 dram_eff=0.3534
bk0: 12a 876161i bk1: 8a 876171i bk2: 0a 876199i bk3: 0a 876200i bk4: 20a 876149i bk5: 20a 876148i bk6: 64a 876002i bk7: 64a 875986i bk8: 64a 876053i bk9: 64a 876014i bk10: 64a 876043i bk11: 64a 876042i bk12: 64a 876025i bk13: 64a 875994i bk14: 64a 876029i bk15: 64a 876031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000970098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=876200 n_nop=875482 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001607
n_activity=4629 dram_eff=0.3042
bk0: 12a 876161i bk1: 8a 876170i bk2: 0a 876197i bk3: 0a 876197i bk4: 20a 876144i bk5: 24a 876141i bk6: 64a 876028i bk7: 64a 876048i bk8: 64a 876049i bk9: 64a 876029i bk10: 64a 876054i bk11: 64a 876061i bk12: 64a 876049i bk13: 64a 876040i bk14: 64a 876049i bk15: 64a 876045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000190596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=876200 n_nop=875486 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001598
n_activity=4081 dram_eff=0.3431
bk0: 8a 876167i bk1: 8a 876169i bk2: 0a 876199i bk3: 0a 876204i bk4: 20a 876152i bk5: 24a 876144i bk6: 64a 876014i bk7: 64a 875996i bk8: 64a 876046i bk9: 64a 876044i bk10: 64a 876047i bk11: 64a 876041i bk12: 64a 876042i bk13: 64a 876006i bk14: 64a 876040i bk15: 64a 876009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0012383
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=876200 n_nop=875486 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001598
n_activity=4557 dram_eff=0.3072
bk0: 8a 876169i bk1: 8a 876169i bk2: 0a 876198i bk3: 0a 876200i bk4: 20a 876148i bk5: 24a 876137i bk6: 64a 876045i bk7: 64a 876027i bk8: 64a 876052i bk9: 64a 876020i bk10: 64a 876059i bk11: 64a 876051i bk12: 64a 876055i bk13: 64a 876048i bk14: 64a 876049i bk15: 64a 876039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000184889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=876200 n_nop=875486 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001598
n_activity=4059 dram_eff=0.3449
bk0: 8a 876171i bk1: 8a 876171i bk2: 0a 876199i bk3: 0a 876200i bk4: 20a 876148i bk5: 24a 876139i bk6: 64a 876006i bk7: 64a 875954i bk8: 64a 876044i bk9: 64a 876023i bk10: 64a 876055i bk11: 64a 876036i bk12: 64a 876011i bk13: 64a 876038i bk14: 64a 876020i bk15: 64a 876030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00110135

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5883, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7243, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6883, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7692, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7478, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5868, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7660, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6879, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5605, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7493, Miss = 176, Miss_rate = 0.023, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6650, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7973, Miss = 176, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 83307
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0252
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23723
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4751
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=321613
icnt_total_pkts_simt_to_mem=130753
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.8522
	minimum = 6
	maximum = 56
Network latency average = 14.8029
	minimum = 6
	maximum = 39
Slowest packet = 166114
Flit latency average = 14.2381
	minimum = 6
	maximum = 35
Slowest flit = 450942
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0089411
	minimum = 0 (at node 3)
	maximum = 0.0378855 (at node 18)
Accepted packet rate average = 0.0089411
	minimum = 0 (at node 3)
	maximum = 0.0378855 (at node 18)
Injected flit rate average = 0.0247349
	minimum = 0 (at node 3)
	maximum = 0.150661 (at node 18)
Accepted flit rate average= 0.0247349
	minimum = 0 (at node 3)
	maximum = 0.125991 (at node 0)
Injected packet length average = 2.76642
Accepted packet length average = 2.76642
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1509 (42 samples)
	minimum = 6 (42 samples)
	maximum = 229.571 (42 samples)
Network latency average = 15.6825 (42 samples)
	minimum = 6 (42 samples)
	maximum = 167.262 (42 samples)
Flit latency average = 10.7323 (42 samples)
	minimum = 6 (42 samples)
	maximum = 165.881 (42 samples)
Fragmentation average = 0.01351 (42 samples)
	minimum = 0 (42 samples)
	maximum = 49.0714 (42 samples)
Injected packet rate average = 0.0165361 (42 samples)
	minimum = 0.00455002 (42 samples)
	maximum = 0.0344646 (42 samples)
Accepted packet rate average = 0.0165361 (42 samples)
	minimum = 0.00455002 (42 samples)
	maximum = 0.0344646 (42 samples)
Injected flit rate average = 0.0449224 (42 samples)
	minimum = 0.00738844 (42 samples)
	maximum = 0.140272 (42 samples)
Accepted flit rate average = 0.0449224 (42 samples)
	minimum = 0.00922159 (42 samples)
	maximum = 0.0814359 (42 samples)
Injected packet size average = 2.71662 (42 samples)
Accepted packet size average = 2.71662 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 57 sec (657 sec)
gpgpu_simulation_rate = 60296 (inst/sec)
gpgpu_simulation_rate = 1333 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,876200)
GPGPU-Sim uArch: cycles simulated: 877700  inst.: 39615500 (ipc= 0.4) sim_rate=60205 (inst/sec) elapsed = 0:0:10:58 / Tue Jan 29 18:13:50 2019
GPGPU-Sim uArch: cycles simulated: 881200  inst.: 39617850 (ipc= 0.6) sim_rate=60118 (inst/sec) elapsed = 0:0:10:59 / Tue Jan 29 18:13:51 2019
GPGPU-Sim uArch: cycles simulated: 885200  inst.: 39626887 (ipc= 1.3) sim_rate=60040 (inst/sec) elapsed = 0:0:11:00 / Tue Jan 29 18:13:52 2019
GPGPU-Sim uArch: cycles simulated: 888700  inst.: 39632422 (ipc= 1.4) sim_rate=59958 (inst/sec) elapsed = 0:0:11:01 / Tue Jan 29 18:13:53 2019
GPGPU-Sim uArch: cycles simulated: 892200  inst.: 39636218 (ipc= 1.3) sim_rate=59873 (inst/sec) elapsed = 0:0:11:02 / Tue Jan 29 18:13:54 2019
GPGPU-Sim uArch: cycles simulated: 895700  inst.: 39638582 (ipc= 1.2) sim_rate=59786 (inst/sec) elapsed = 0:0:11:03 / Tue Jan 29 18:13:55 2019
GPGPU-Sim uArch: cycles simulated: 899200  inst.: 39640894 (ipc= 1.1) sim_rate=59700 (inst/sec) elapsed = 0:0:11:04 / Tue Jan 29 18:13:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23087,876200), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 43 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 3.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 23088
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 899288
gpu_tot_sim_insn = 39640894
gpu_tot_ipc =      44.0803
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 130513
gpu_stall_icnt2sh    = 276676
gpu_total_sim_rate=59700

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 809978
	L1I_total_cache_misses = 19049
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 6102, Miss = 3762, Miss_rate = 0.617, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 6069, Miss = 3685, Miss_rate = 0.607, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 6008, Miss = 3485, Miss_rate = 0.580, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 6039, Miss = 3762, Miss_rate = 0.623, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6106, Miss = 3803, Miss_rate = 0.623, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5656, Miss = 3514, Miss_rate = 0.621, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5655, Miss = 3481, Miss_rate = 0.616, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5400, Miss = 3243, Miss_rate = 0.601, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5591, Miss = 3574, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6136, Miss = 3841, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5880, Miss = 3697, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5991, Miss = 3728, Miss_rate = 0.622, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6216, Miss = 3838, Miss_rate = 0.617, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6324, Miss = 3861, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5989, Miss = 3803, Miss_rate = 0.635, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 89162
	L1D_total_cache_misses = 55077
	L1D_total_cache_miss_rate = 0.6177
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30897
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30880
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 790929
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19049
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
42010, 2000, 2000, 2000, 2000, 2000, 2000, 2000, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 48706208
gpgpu_n_tot_w_icount = 1522069
gpgpu_n_stall_shd_mem = 624688
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54771
gpgpu_n_mem_write_global = 23738
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046784
gpgpu_n_store_insn = 379808
gpgpu_n_shmem_insn = 12526079
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 972032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 247261
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377427
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:725502	W0_Idle:5394130	W0_Scoreboard:3297329	W1:5655	W2:5295	W3:4935	W4:4575	W5:4215	W6:3855	W7:3495	W8:3135	W9:2775	W10:2415	W11:2055	W12:1695	W13:1335	W14:975	W15:555	W16:481643	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:993461
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 438168 {8:54771,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1709136 {72:23738,}
traffic_breakdown_coretomem[INST_ACC_R] = 38648 {8:4831,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7448856 {136:54771,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189904 {8:23738,}
traffic_breakdown_memtocore[INST_ACC_R] = 657016 {136:4831,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 329 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 899287 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40491 	25734 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41249 	9764 	5671 	7082 	7379 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9299 	31859 	12650 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	4104 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	639 	96 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     12405     12930     11188
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12671     16821     11483     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12967     12422     11622
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899288 n_nop=898568 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001561
n_activity=4662 dram_eff=0.3012
bk0: 14a 899198i bk1: 8a 899256i bk2: 0a 899287i bk3: 0a 899287i bk4: 20a 899235i bk5: 20a 899238i bk6: 64a 899129i bk7: 64a 899054i bk8: 64a 899141i bk9: 64a 899124i bk10: 64a 899144i bk11: 64a 899127i bk12: 64a 899138i bk13: 64a 899119i bk14: 64a 899145i bk15: 64a 899131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000110087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899288 n_nop=898574 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001557
n_activity=3961 dram_eff=0.3534
bk0: 12a 899249i bk1: 8a 899259i bk2: 0a 899287i bk3: 0a 899288i bk4: 20a 899237i bk5: 20a 899236i bk6: 64a 899090i bk7: 64a 899074i bk8: 64a 899141i bk9: 64a 899102i bk10: 64a 899131i bk11: 64a 899130i bk12: 64a 899113i bk13: 64a 899082i bk14: 64a 899117i bk15: 64a 899119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000945192
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899288 n_nop=898570 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001566
n_activity=4629 dram_eff=0.3042
bk0: 12a 899249i bk1: 8a 899258i bk2: 0a 899285i bk3: 0a 899285i bk4: 20a 899232i bk5: 24a 899229i bk6: 64a 899116i bk7: 64a 899136i bk8: 64a 899137i bk9: 64a 899117i bk10: 64a 899142i bk11: 64a 899149i bk12: 64a 899137i bk13: 64a 899128i bk14: 64a 899137i bk15: 64a 899133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899288 n_nop=898574 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001557
n_activity=4081 dram_eff=0.3431
bk0: 8a 899255i bk1: 8a 899257i bk2: 0a 899287i bk3: 0a 899292i bk4: 20a 899240i bk5: 24a 899232i bk6: 64a 899102i bk7: 64a 899084i bk8: 64a 899134i bk9: 64a 899132i bk10: 64a 899135i bk11: 64a 899129i bk12: 64a 899130i bk13: 64a 899094i bk14: 64a 899128i bk15: 64a 899097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00120651
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899288 n_nop=898574 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001557
n_activity=4557 dram_eff=0.3072
bk0: 8a 899257i bk1: 8a 899257i bk2: 0a 899286i bk3: 0a 899288i bk4: 20a 899236i bk5: 24a 899225i bk6: 64a 899133i bk7: 64a 899115i bk8: 64a 899140i bk9: 64a 899108i bk10: 64a 899147i bk11: 64a 899139i bk12: 64a 899143i bk13: 64a 899136i bk14: 64a 899137i bk15: 64a 899127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000180143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899288 n_nop=898574 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001557
n_activity=4059 dram_eff=0.3449
bk0: 8a 899259i bk1: 8a 899259i bk2: 0a 899287i bk3: 0a 899288i bk4: 20a 899236i bk5: 24a 899227i bk6: 64a 899094i bk7: 64a 899042i bk8: 64a 899132i bk9: 64a 899111i bk10: 64a 899143i bk11: 64a 899124i bk12: 64a 899099i bk13: 64a 899126i bk14: 64a 899108i bk15: 64a 899118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00107307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5885, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7245, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6885, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7705, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7480, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5869, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7672, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6879, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5607, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7493, Miss = 176, Miss_rate = 0.023, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6652, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 7983, Miss = 176, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 83355
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0252
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23738
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4768
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=321793
icnt_total_pkts_simt_to_mem=130831
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 166615
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 452553
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154
	minimum = 0 (at node 0)
	maximum = 0.002079 (at node 3)
Accepted packet rate average = 0.000154
	minimum = 0 (at node 0)
	maximum = 0.002079 (at node 3)
Injected flit rate average = 0.000413875
	minimum = 0 (at node 0)
	maximum = 0.00337838 (at node 3)
Accepted flit rate average= 0.000413875
	minimum = 0 (at node 0)
	maximum = 0.00779626 (at node 3)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.838 (43 samples)
	minimum = 6 (43 samples)
	maximum = 224.465 (43 samples)
Network latency average = 15.4968 (43 samples)
	minimum = 6 (43 samples)
	maximum = 163.605 (43 samples)
Flit latency average = 10.6223 (43 samples)
	minimum = 6 (43 samples)
	maximum = 162.186 (43 samples)
Fragmentation average = 0.0131958 (43 samples)
	minimum = 0 (43 samples)
	maximum = 47.9302 (43 samples)
Injected packet rate average = 0.0161551 (43 samples)
	minimum = 0.0044442 (43 samples)
	maximum = 0.0337114 (43 samples)
Accepted packet rate average = 0.0161551 (43 samples)
	minimum = 0.0044442 (43 samples)
	maximum = 0.0337114 (43 samples)
Injected flit rate average = 0.0438873 (43 samples)
	minimum = 0.00721662 (43 samples)
	maximum = 0.137088 (43 samples)
Accepted flit rate average = 0.0438873 (43 samples)
	minimum = 0.00900714 (43 samples)
	maximum = 0.0797234 (43 samples)
Injected packet size average = 2.71662 (43 samples)
Accepted packet size average = 2.71662 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 4 sec (664 sec)
gpgpu_simulation_rate = 59700 (inst/sec)
gpgpu_simulation_rate = 1354 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,899288)
GPGPU-Sim uArch: cycles simulated: 901788  inst.: 39642350 (ipc= 0.6) sim_rate=59612 (inst/sec) elapsed = 0:0:11:05 / Tue Jan 29 18:13:57 2019
GPGPU-Sim uArch: cycles simulated: 904788  inst.: 39644062 (ipc= 0.6) sim_rate=59525 (inst/sec) elapsed = 0:0:11:06 / Tue Jan 29 18:13:58 2019
GPGPU-Sim uArch: cycles simulated: 908288  inst.: 39646174 (ipc= 0.6) sim_rate=59439 (inst/sec) elapsed = 0:0:11:07 / Tue Jan 29 18:13:59 2019
GPGPU-Sim uArch: cycles simulated: 911788  inst.: 39657822 (ipc= 1.4) sim_rate=59367 (inst/sec) elapsed = 0:0:11:08 / Tue Jan 29 18:14:00 2019
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 915788  inst.: 39671102 (ipc= 1.8) sim_rate=59299 (inst/sec) elapsed = 0:0:11:09 / Tue Jan 29 18:14:01 2019
GPGPU-Sim uArch: cycles simulated: 919288  inst.: 39679710 (ipc= 1.9) sim_rate=59223 (inst/sec) elapsed = 0:0:11:10 / Tue Jan 29 18:14:02 2019
GPGPU-Sim uArch: cycles simulated: 922288  inst.: 39687870 (ipc= 2.0) sim_rate=59147 (inst/sec) elapsed = 0:0:11:11 / Tue Jan 29 18:14:03 2019
GPGPU-Sim uArch: cycles simulated: 925288  inst.: 39696142 (ipc= 2.1) sim_rate=59071 (inst/sec) elapsed = 0:0:11:12 / Tue Jan 29 18:14:04 2019
GPGPU-Sim uArch: cycles simulated: 928788  inst.: 39702910 (ipc= 2.1) sim_rate=58993 (inst/sec) elapsed = 0:0:11:13 / Tue Jan 29 18:14:05 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30535,899288), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 44 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 4.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 30536
gpu_sim_insn = 63296
gpu_ipc =       2.0728
gpu_tot_sim_cycle = 929824
gpu_tot_sim_insn = 39704190
gpu_tot_ipc =      42.7008
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 130513
gpu_stall_icnt2sh    = 276676
gpu_total_sim_rate=58995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 812236
	L1I_total_cache_misses = 19081
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 6102, Miss = 3762, Miss_rate = 0.617, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 6069, Miss = 3685, Miss_rate = 0.607, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 6008, Miss = 3485, Miss_rate = 0.580, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 6039, Miss = 3762, Miss_rate = 0.623, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6185, Miss = 3835, Miss_rate = 0.620, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5656, Miss = 3514, Miss_rate = 0.621, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5655, Miss = 3481, Miss_rate = 0.616, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5400, Miss = 3243, Miss_rate = 0.601, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5591, Miss = 3574, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6136, Miss = 3841, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5880, Miss = 3697, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5991, Miss = 3728, Miss_rate = 0.622, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6216, Miss = 3838, Miss_rate = 0.617, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6324, Miss = 3861, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5989, Miss = 3803, Miss_rate = 0.635, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 89241
	L1D_total_cache_misses = 55109
	L1D_total_cache_miss_rate = 0.6175
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30906
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30889
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 793155
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19081
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
42010, 2000, 2000, 2000, 2000, 2000, 2000, 2000, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 48834240
gpgpu_n_tot_w_icount = 1526070
gpgpu_n_stall_shd_mem = 626697
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54803
gpgpu_n_mem_write_global = 23769
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1047552
gpgpu_n_store_insn = 380304
gpgpu_n_shmem_insn = 12540111
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 972192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 249270
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377427
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:725502	W0_Idle:5431891	W0_Scoreboard:3316667	W1:5655	W2:5295	W3:4935	W4:4575	W5:4215	W6:3855	W7:3495	W8:3135	W9:2775	W10:2415	W11:2055	W12:1695	W13:1335	W14:975	W15:555	W16:485625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:993480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 438424 {8:54803,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1711368 {72:23769,}
traffic_breakdown_coretomem[INST_ACC_R] = 38904 {8:4863,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7453208 {136:54803,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190152 {8:23769,}
traffic_breakdown_memtocore[INST_ACC_R] = 661368 {136:4863,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 329 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 929823 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40554 	25734 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41344 	9764 	5671 	7082 	7379 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9331 	31859 	12650 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	4135 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	658 	96 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     12405     12930     11281
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12671     16821     11572     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12967     12422     11719
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=929824 n_nop=929104 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00151
n_activity=4662 dram_eff=0.3012
bk0: 14a 929734i bk1: 8a 929792i bk2: 0a 929823i bk3: 0a 929823i bk4: 20a 929771i bk5: 20a 929774i bk6: 64a 929665i bk7: 64a 929590i bk8: 64a 929677i bk9: 64a 929660i bk10: 64a 929680i bk11: 64a 929663i bk12: 64a 929674i bk13: 64a 929655i bk14: 64a 929681i bk15: 64a 929667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000106472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=929824 n_nop=929110 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001506
n_activity=3961 dram_eff=0.3534
bk0: 12a 929785i bk1: 8a 929795i bk2: 0a 929823i bk3: 0a 929824i bk4: 20a 929773i bk5: 20a 929772i bk6: 64a 929626i bk7: 64a 929610i bk8: 64a 929677i bk9: 64a 929638i bk10: 64a 929667i bk11: 64a 929666i bk12: 64a 929649i bk13: 64a 929618i bk14: 64a 929653i bk15: 64a 929655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000914151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=929824 n_nop=929106 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001514
n_activity=4629 dram_eff=0.3042
bk0: 12a 929785i bk1: 8a 929794i bk2: 0a 929821i bk3: 0a 929821i bk4: 20a 929768i bk5: 24a 929765i bk6: 64a 929652i bk7: 64a 929672i bk8: 64a 929673i bk9: 64a 929653i bk10: 64a 929678i bk11: 64a 929685i bk12: 64a 929673i bk13: 64a 929664i bk14: 64a 929673i bk15: 64a 929669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000179604
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=929824 n_nop=929110 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001506
n_activity=4081 dram_eff=0.3431
bk0: 8a 929791i bk1: 8a 929793i bk2: 0a 929823i bk3: 0a 929828i bk4: 20a 929776i bk5: 24a 929768i bk6: 64a 929638i bk7: 64a 929620i bk8: 64a 929670i bk9: 64a 929668i bk10: 64a 929671i bk11: 64a 929665i bk12: 64a 929666i bk13: 64a 929630i bk14: 64a 929664i bk15: 64a 929633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00116689
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=929824 n_nop=929110 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001506
n_activity=4557 dram_eff=0.3072
bk0: 8a 929793i bk1: 8a 929793i bk2: 0a 929822i bk3: 0a 929824i bk4: 20a 929772i bk5: 24a 929761i bk6: 64a 929669i bk7: 64a 929651i bk8: 64a 929676i bk9: 64a 929644i bk10: 64a 929683i bk11: 64a 929675i bk12: 64a 929679i bk13: 64a 929672i bk14: 64a 929673i bk15: 64a 929663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000174227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=929824 n_nop=929110 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001506
n_activity=4059 dram_eff=0.3449
bk0: 8a 929795i bk1: 8a 929795i bk2: 0a 929823i bk3: 0a 929824i bk4: 20a 929772i bk5: 24a 929763i bk6: 64a 929630i bk7: 64a 929578i bk8: 64a 929668i bk9: 64a 929647i bk10: 64a 929679i bk11: 64a 929660i bk12: 64a 929635i bk13: 64a 929662i bk14: 64a 929644i bk15: 64a 929654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00103783

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5887, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7247, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6887, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7728, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7482, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5873, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7694, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6883, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5609, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7497, Miss = 176, Miss_rate = 0.023, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6654, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 8009, Miss = 176, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 83450
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0252
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23769
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4800
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=322144
icnt_total_pkts_simt_to_mem=130988
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.67895
	minimum = 6
	maximum = 11
Network latency average = 7.67895
	minimum = 6
	maximum = 11
Slowest packet = 166721
Flit latency average = 6.00984
	minimum = 6
	maximum = 7
Slowest flit = 452655
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000230451
	minimum = 0 (at node 0)
	maximum = 0.00311108 (at node 4)
Accepted packet rate average = 0.000230451
	minimum = 0 (at node 0)
	maximum = 0.00311108 (at node 4)
Injected flit rate average = 0.000616152
	minimum = 0 (at node 0)
	maximum = 0.00514147 (at node 4)
Accepted flit rate average= 0.000616152
	minimum = 0 (at node 0)
	maximum = 0.0114946 (at node 4)
Injected packet length average = 2.67368
Accepted packet length average = 2.67368
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5389 (44 samples)
	minimum = 6 (44 samples)
	maximum = 219.614 (44 samples)
Network latency average = 15.3192 (44 samples)
	minimum = 6 (44 samples)
	maximum = 160.136 (44 samples)
Flit latency average = 10.5175 (44 samples)
	minimum = 6 (44 samples)
	maximum = 158.659 (44 samples)
Fragmentation average = 0.0128959 (44 samples)
	minimum = 0 (44 samples)
	maximum = 46.8409 (44 samples)
Injected packet rate average = 0.0157932 (44 samples)
	minimum = 0.0043432 (44 samples)
	maximum = 0.0330159 (44 samples)
Accepted packet rate average = 0.0157932 (44 samples)
	minimum = 0.0043432 (44 samples)
	maximum = 0.0330159 (44 samples)
Injected flit rate average = 0.0429039 (44 samples)
	minimum = 0.0070526 (44 samples)
	maximum = 0.134089 (44 samples)
Accepted flit rate average = 0.0429039 (44 samples)
	minimum = 0.00880243 (44 samples)
	maximum = 0.0781727 (44 samples)
Injected packet size average = 2.7166 (44 samples)
Accepted packet size average = 2.7166 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 13 sec (673 sec)
gpgpu_simulation_rate = 58995 (inst/sec)
gpgpu_simulation_rate = 1381 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,929824)
GPGPU-Sim uArch: cycles simulated: 930824  inst.: 39728350 (ipc=24.2) sim_rate=58944 (inst/sec) elapsed = 0:0:11:14 / Tue Jan 29 18:14:06 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1241,929824), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 45 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 5.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 1242
gpu_sim_insn = 25600
gpu_ipc =      20.6119
gpu_tot_sim_cycle = 931066
gpu_tot_sim_insn = 39729790
gpu_tot_ipc =      42.6713
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 130513
gpu_stall_icnt2sh    = 276695
gpu_total_sim_rate=58946

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 812636
	L1I_total_cache_misses = 19081
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 6102, Miss = 3762, Miss_rate = 0.617, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 6069, Miss = 3685, Miss_rate = 0.607, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 6008, Miss = 3485, Miss_rate = 0.580, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 6039, Miss = 3762, Miss_rate = 0.623, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6185, Miss = 3835, Miss_rate = 0.620, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5720, Miss = 3546, Miss_rate = 0.620, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5655, Miss = 3481, Miss_rate = 0.616, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5400, Miss = 3243, Miss_rate = 0.601, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5591, Miss = 3574, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6136, Miss = 3841, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5880, Miss = 3697, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5991, Miss = 3728, Miss_rate = 0.622, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6216, Miss = 3838, Miss_rate = 0.617, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6324, Miss = 3861, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5989, Miss = 3803, Miss_rate = 0.635, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 89305
	L1D_total_cache_misses = 55141
	L1D_total_cache_miss_rate = 0.6174
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30930
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30913
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 793555
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19081
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
42010, 2000, 2000, 2000, 2000, 2000, 2000, 2000, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 48859840
gpgpu_n_tot_w_icount = 1526870
gpgpu_n_stall_shd_mem = 626729
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54835
gpgpu_n_mem_write_global = 23785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048320
gpgpu_n_store_insn = 380560
gpgpu_n_shmem_insn = 12548815
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 972960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 249270
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377459
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:725674	W0_Idle:5432368	W0_Scoreboard:3317730	W1:5655	W2:5295	W3:4935	W4:4575	W5:4215	W6:3855	W7:3495	W8:3135	W9:2775	W10:2415	W11:2055	W12:1695	W13:1335	W14:975	W15:555	W16:485625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:994280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 438680 {8:54835,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1712520 {72:23785,}
traffic_breakdown_coretomem[INST_ACC_R] = 38904 {8:4863,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7457560 {136:54835,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190280 {8:23785,}
traffic_breakdown_memtocore[INST_ACC_R] = 661368 {136:4863,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 328 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 931065 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40602 	25734 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41389 	9767 	5671 	7082 	7379 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9338 	31873 	12661 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	4151 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	661 	96 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     12405     12930     11360
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12671     16821     11646     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12967     12422     11800
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931066 n_nop=930346 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001508
n_activity=4662 dram_eff=0.3012
bk0: 14a 930976i bk1: 8a 931034i bk2: 0a 931065i bk3: 0a 931065i bk4: 20a 931013i bk5: 20a 931016i bk6: 64a 930907i bk7: 64a 930832i bk8: 64a 930919i bk9: 64a 930902i bk10: 64a 930922i bk11: 64a 930905i bk12: 64a 930916i bk13: 64a 930897i bk14: 64a 930923i bk15: 64a 930909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00010633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931066 n_nop=930352 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001504
n_activity=3961 dram_eff=0.3534
bk0: 12a 931027i bk1: 8a 931037i bk2: 0a 931065i bk3: 0a 931066i bk4: 20a 931015i bk5: 20a 931014i bk6: 64a 930868i bk7: 64a 930852i bk8: 64a 930919i bk9: 64a 930880i bk10: 64a 930909i bk11: 64a 930908i bk12: 64a 930891i bk13: 64a 930860i bk14: 64a 930895i bk15: 64a 930897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000912932
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931066 n_nop=930348 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001512
n_activity=4629 dram_eff=0.3042
bk0: 12a 931027i bk1: 8a 931036i bk2: 0a 931063i bk3: 0a 931063i bk4: 20a 931010i bk5: 24a 931007i bk6: 64a 930894i bk7: 64a 930914i bk8: 64a 930915i bk9: 64a 930895i bk10: 64a 930920i bk11: 64a 930927i bk12: 64a 930915i bk13: 64a 930906i bk14: 64a 930915i bk15: 64a 930911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000179364
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931066 n_nop=930352 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001504
n_activity=4081 dram_eff=0.3431
bk0: 8a 931033i bk1: 8a 931035i bk2: 0a 931065i bk3: 0a 931070i bk4: 20a 931018i bk5: 24a 931010i bk6: 64a 930880i bk7: 64a 930862i bk8: 64a 930912i bk9: 64a 930910i bk10: 64a 930913i bk11: 64a 930907i bk12: 64a 930908i bk13: 64a 930872i bk14: 64a 930906i bk15: 64a 930875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00116533
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931066 n_nop=930352 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001504
n_activity=4557 dram_eff=0.3072
bk0: 8a 931035i bk1: 8a 931035i bk2: 0a 931064i bk3: 0a 931066i bk4: 20a 931014i bk5: 24a 931003i bk6: 64a 930911i bk7: 64a 930893i bk8: 64a 930918i bk9: 64a 930886i bk10: 64a 930925i bk11: 64a 930917i bk12: 64a 930921i bk13: 64a 930914i bk14: 64a 930915i bk15: 64a 930905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000173994
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931066 n_nop=930352 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001504
n_activity=4059 dram_eff=0.3449
bk0: 8a 931037i bk1: 8a 931037i bk2: 0a 931065i bk3: 0a 931066i bk4: 20a 931014i bk5: 24a 931005i bk6: 64a 930872i bk7: 64a 930820i bk8: 64a 930910i bk9: 64a 930889i bk10: 64a 930921i bk11: 64a 930902i bk12: 64a 930877i bk13: 64a 930904i bk14: 64a 930886i bk15: 64a 930896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00103645

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5887, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7247, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6887, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7744, Miss = 174, Miss_rate = 0.022, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7482, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5873, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7709, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6883, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5609, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7497, Miss = 176, Miss_rate = 0.023, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6654, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 8026, Miss = 176, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 83498
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0252
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23785
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4800
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=322320
icnt_total_pkts_simt_to_mem=131068
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.6979
	minimum = 6
	maximum = 56
Network latency average = 12.5729
	minimum = 6
	maximum = 39
Slowest packet = 166923
Flit latency average = 13.6211
	minimum = 6
	maximum = 35
Slowest flit = 453183
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00286277
	minimum = 0 (at node 0)
	maximum = 0.0386473 (at node 5)
Accepted packet rate average = 0.00286277
	minimum = 0 (at node 0)
	maximum = 0.0386473 (at node 5)
Injected flit rate average = 0.00763404
	minimum = 0 (at node 0)
	maximum = 0.0644122 (at node 5)
Accepted flit rate average= 0.00763404
	minimum = 0 (at node 0)
	maximum = 0.141707 (at node 5)
Injected packet length average = 2.66667
Accepted packet length average = 2.66667
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3869 (45 samples)
	minimum = 6 (45 samples)
	maximum = 215.978 (45 samples)
Network latency average = 15.2581 (45 samples)
	minimum = 6 (45 samples)
	maximum = 157.444 (45 samples)
Flit latency average = 10.5865 (45 samples)
	minimum = 6 (45 samples)
	maximum = 155.911 (45 samples)
Fragmentation average = 0.0126093 (45 samples)
	minimum = 0 (45 samples)
	maximum = 45.8 (45 samples)
Injected packet rate average = 0.0155059 (45 samples)
	minimum = 0.00424668 (45 samples)
	maximum = 0.0331411 (45 samples)
Accepted packet rate average = 0.0155059 (45 samples)
	minimum = 0.00424668 (45 samples)
	maximum = 0.0331411 (45 samples)
Injected flit rate average = 0.0421201 (45 samples)
	minimum = 0.00689588 (45 samples)
	maximum = 0.132541 (45 samples)
Accepted flit rate average = 0.0421201 (45 samples)
	minimum = 0.00860682 (45 samples)
	maximum = 0.0795846 (45 samples)
Injected packet size average = 2.7164 (45 samples)
Accepted packet size average = 2.7164 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 14 sec (674 sec)
gpgpu_simulation_rate = 58946 (inst/sec)
gpgpu_simulation_rate = 1381 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,931066)
GPGPU-Sim uArch: cycles simulated: 933566  inst.: 39730814 (ipc= 0.4) sim_rate=58860 (inst/sec) elapsed = 0:0:11:15 / Tue Jan 29 18:14:07 2019
GPGPU-Sim uArch: cycles simulated: 936066  inst.: 39732764 (ipc= 0.6) sim_rate=58776 (inst/sec) elapsed = 0:0:11:16 / Tue Jan 29 18:14:08 2019
GPGPU-Sim uArch: cycles simulated: 939066  inst.: 39739848 (ipc= 1.3) sim_rate=58699 (inst/sec) elapsed = 0:0:11:17 / Tue Jan 29 18:14:09 2019
GPGPU-Sim uArch: cycles simulated: 943066  inst.: 39746770 (ipc= 1.4) sim_rate=58623 (inst/sec) elapsed = 0:0:11:18 / Tue Jan 29 18:14:10 2019
GPGPU-Sim uArch: cycles simulated: 947066  inst.: 39751132 (ipc= 1.3) sim_rate=58543 (inst/sec) elapsed = 0:0:11:19 / Tue Jan 29 18:14:11 2019
GPGPU-Sim uArch: cycles simulated: 950566  inst.: 39753496 (ipc= 1.2) sim_rate=58461 (inst/sec) elapsed = 0:0:11:20 / Tue Jan 29 18:14:12 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23088,931066), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 46 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 6.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 23089
gpu_sim_insn = 26018
gpu_ipc =       1.1269
gpu_tot_sim_cycle = 954155
gpu_tot_sim_insn = 39755808
gpu_tot_ipc =      41.6660
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 130513
gpu_stall_icnt2sh    = 276695
gpu_total_sim_rate=58464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 814682
	L1I_total_cache_misses = 19098
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8507
L1D_cache:
	L1D_cache_core[0]: Access = 6102, Miss = 3762, Miss_rate = 0.617, Pending_hits = 341, Reservation_fails = 23115
	L1D_cache_core[1]: Access = 6069, Miss = 3685, Miss_rate = 0.607, Pending_hits = 320, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 6008, Miss = 3485, Miss_rate = 0.580, Pending_hits = 300, Reservation_fails = 24405
	L1D_cache_core[3]: Access = 6039, Miss = 3762, Miss_rate = 0.623, Pending_hits = 289, Reservation_fails = 22800
	L1D_cache_core[4]: Access = 6185, Miss = 3835, Miss_rate = 0.620, Pending_hits = 330, Reservation_fails = 22956
	L1D_cache_core[5]: Access = 5720, Miss = 3546, Miss_rate = 0.620, Pending_hits = 348, Reservation_fails = 23955
	L1D_cache_core[6]: Access = 5686, Miss = 3497, Miss_rate = 0.615, Pending_hits = 315, Reservation_fails = 25173
	L1D_cache_core[7]: Access = 5400, Miss = 3243, Miss_rate = 0.601, Pending_hits = 281, Reservation_fails = 22322
	L1D_cache_core[8]: Access = 5591, Miss = 3574, Miss_rate = 0.639, Pending_hits = 254, Reservation_fails = 22683
	L1D_cache_core[9]: Access = 6136, Miss = 3841, Miss_rate = 0.626, Pending_hits = 245, Reservation_fails = 20676
	L1D_cache_core[10]: Access = 5880, Miss = 3697, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 21197
	L1D_cache_core[11]: Access = 5991, Miss = 3728, Miss_rate = 0.622, Pending_hits = 264, Reservation_fails = 19986
	L1D_cache_core[12]: Access = 6216, Miss = 3838, Miss_rate = 0.617, Pending_hits = 322, Reservation_fails = 20816
	L1D_cache_core[13]: Access = 6324, Miss = 3861, Miss_rate = 0.611, Pending_hits = 364, Reservation_fails = 21141
	L1D_cache_core[14]: Access = 5989, Miss = 3803, Miss_rate = 0.635, Pending_hits = 376, Reservation_fails = 23511
	L1D_total_cache_accesses = 89336
	L1D_total_cache_misses = 55157
	L1D_total_cache_miss_rate = 0.6174
	L1D_total_cache_pending_hits = 4557
	L1D_total_cache_reservation_fails = 337779
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 30936
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312414
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30919
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25365
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 795584
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19098
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
42010, 2000, 2000, 2000, 2000, 2000, 2000, 2000, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 48976640
gpgpu_n_tot_w_icount = 1530520
gpgpu_n_stall_shd_mem = 627275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54851
gpgpu_n_mem_write_global = 23800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048576
gpgpu_n_store_insn = 380800
gpgpu_n_shmem_insn = 12553616
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 973056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 249816
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377459
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:725674	W0_Idle:5460304	W0_Scoreboard:3332350	W1:6032	W2:5648	W3:5264	W4:4880	W5:4496	W6:4112	W7:3728	W8:3344	W9:2960	W10:2576	W11:2192	W12:1808	W13:1424	W14:1040	W15:592	W16:486144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:994280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 438808 {8:54851,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1713600 {72:23800,}
traffic_breakdown_coretomem[INST_ACC_R] = 39040 {8:4880,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7459736 {136:54851,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190400 {8:23800,}
traffic_breakdown_memtocore[INST_ACC_R] = 663680 {136:4880,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 1421 
averagemflatency = 328 
max_icnt2mem_latency = 1552 
max_icnt2sh_latency = 954154 
mrq_lat_table:1851 	52 	55 	69 	43 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40633 	25734 	10381 	1918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41437 	9767 	5671 	7082 	7379 	6279 	5819 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9354 	31873 	12661 	978 	0 	0 	0 	0 	0 	0 	0 	15 	465 	3662 	6660 	8832 	4166 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	673 	96 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629     25781         0         0      1448      3308      6661      4653      9660      4942      9679      7591      9721      9755      9703     11826 
dram[1]:      2357     26523         0         0      2795      3278      4954      4609      5083      4966      7194      8332      9549      9773     11409     11900 
dram[2]:      4716     27268         0         0      2843       854      4655      7252      4947      9673      7593      9715      9756      9697     11830      9685 
dram[3]:      7054      5619         0         0      2801      2481      4611      4956      5027      5329      8334      7270      9773      9521     11904     11426 
dram[4]:      7685      6314         0         0      1769      2529      6957      4657      9666      4959      9709      7756      9727      9795      9691     11842 
dram[5]:      8394      8923         0         0      3266      2487      4952      4615      5081      5213      7192      8340      9533      9791     11406     11966 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        6303      4544     13529      9688     23789      9969     20717     12132     14939     12871      9836     12196
dram[1]:          0         0    none      none        4764      5489      8756      9806     12125     10539     18064     12565     17963     12405     12930     11404
dram[2]:          0         0    none      none        4726      5484      9938     13872     11381     24512     12597     19483     12761     12562     11936      8421
dram[3]:          0         0    none      none        5634      4784      9185      9283     10831     11237     12573     16788     12671     16821     11690     12140
dram[4]:          0         0    none      none        6016      4615     13290      9242     23139      9849     19193     11996     12765     12605      8411     12014
dram[5]:          0         0    none      none        4811      5693      9503      9778     12268     11074     17641     12904     17643     12967     12422     11849
maximum mf latency per bank:
dram[0]:        285         0         0         0       883       739      1370       885      1279       946      1395      1061      1239      1416      1000      1421
dram[1]:          0         0         0         0       734       771       935       923      1273      1026      1272       795      1315       730      1317       773
dram[2]:          0         0         0         0       757       907       843      1417       951      1330       865      1342      1357      1227      1254       865
dram[3]:          0         0         0         0       871       741       995       909      1059      1157       842      1312       768      1247       715      1194
dram[4]:          0         0         0         0      1076       763      1372       760      1372       909      1390       857      1278      1298       794      1327
dram[5]:          0         0         0         0       745       803       891       947      1278      1059      1282       842      1331       736      1233       728
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954155 n_nop=953435 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001471
n_activity=4662 dram_eff=0.3012
bk0: 14a 954065i bk1: 8a 954123i bk2: 0a 954154i bk3: 0a 954154i bk4: 20a 954102i bk5: 20a 954105i bk6: 64a 953996i bk7: 64a 953921i bk8: 64a 954008i bk9: 64a 953991i bk10: 64a 954011i bk11: 64a 953994i bk12: 64a 954005i bk13: 64a 953986i bk14: 64a 954012i bk15: 64a 953998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000103757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954155 n_nop=953441 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001467
n_activity=3961 dram_eff=0.3534
bk0: 12a 954116i bk1: 8a 954126i bk2: 0a 954154i bk3: 0a 954155i bk4: 20a 954104i bk5: 20a 954103i bk6: 64a 953957i bk7: 64a 953941i bk8: 64a 954008i bk9: 64a 953969i bk10: 64a 953998i bk11: 64a 953997i bk12: 64a 953980i bk13: 64a 953949i bk14: 64a 953984i bk15: 64a 953986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000890841
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954155 n_nop=953437 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001476
n_activity=4629 dram_eff=0.3042
bk0: 12a 954116i bk1: 8a 954125i bk2: 0a 954152i bk3: 0a 954152i bk4: 20a 954099i bk5: 24a 954096i bk6: 64a 953983i bk7: 64a 954003i bk8: 64a 954004i bk9: 64a 953984i bk10: 64a 954009i bk11: 64a 954016i bk12: 64a 954004i bk13: 64a 953995i bk14: 64a 954004i bk15: 64a 954000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000175024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954155 n_nop=953441 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001467
n_activity=4081 dram_eff=0.3431
bk0: 8a 954122i bk1: 8a 954124i bk2: 0a 954154i bk3: 0a 954159i bk4: 20a 954107i bk5: 24a 954099i bk6: 64a 953969i bk7: 64a 953951i bk8: 64a 954001i bk9: 64a 953999i bk10: 64a 954002i bk11: 64a 953996i bk12: 64a 953997i bk13: 64a 953961i bk14: 64a 953995i bk15: 64a 953964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00113713
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954155 n_nop=953441 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001467
n_activity=4557 dram_eff=0.3072
bk0: 8a 954124i bk1: 8a 954124i bk2: 0a 954153i bk3: 0a 954155i bk4: 20a 954103i bk5: 24a 954092i bk6: 64a 954000i bk7: 64a 953982i bk8: 64a 954007i bk9: 64a 953975i bk10: 64a 954014i bk11: 64a 954006i bk12: 64a 954010i bk13: 64a 954003i bk14: 64a 954004i bk15: 64a 953994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000169784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954155 n_nop=953441 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001467
n_activity=4059 dram_eff=0.3449
bk0: 8a 954126i bk1: 8a 954126i bk2: 0a 954154i bk3: 0a 954155i bk4: 20a 954103i bk5: 24a 954094i bk6: 64a 953961i bk7: 64a 953909i bk8: 64a 953999i bk9: 64a 953978i bk10: 64a 954010i bk11: 64a 953991i bk12: 64a 953966i bk13: 64a 953993i bk14: 64a 953975i bk15: 64a 953985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00101137

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5889, Miss = 177, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 201
L2_cache_bank[1]: Access = 7249, Miss = 174, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 6889, Miss = 176, Miss_rate = 0.026, Pending_hits = 88, Reservation_fails = 37
L2_cache_bank[3]: Access = 7756, Miss = 174, Miss_rate = 0.022, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 7484, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 5874, Miss = 176, Miss_rate = 0.030, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 7721, Miss = 174, Miss_rate = 0.023, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 6883, Miss = 176, Miss_rate = 0.026, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 5611, Miss = 174, Miss_rate = 0.031, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 7497, Miss = 176, Miss_rate = 0.023, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 6656, Miss = 174, Miss_rate = 0.026, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 8037, Miss = 176, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 83546
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0252
L2_total_cache_pending_hits = 668
L2_total_cache_reservation_fails = 238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23800
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4817
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 238
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=322500
icnt_total_pkts_simt_to_mem=131146
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69792
	minimum = 6
	maximum = 10
Network latency average = 7.69792
	minimum = 6
	maximum = 10
Slowest packet = 166997
Flit latency average = 6.00388
	minimum = 6
	maximum = 7
Slowest flit = 453575
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 6)
Accepted packet rate average = 0.000153993
	minimum = 0 (at node 0)
	maximum = 0.00207891 (at node 6)
Injected flit rate average = 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00337823 (at node 6)
Accepted flit rate average= 0.000413857
	minimum = 0 (at node 0)
	maximum = 0.00779592 (at node 6)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1111 (46 samples)
	minimum = 6 (46 samples)
	maximum = 211.5 (46 samples)
Network latency average = 15.0938 (46 samples)
	minimum = 6 (46 samples)
	maximum = 154.239 (46 samples)
Flit latency average = 10.4868 (46 samples)
	minimum = 6 (46 samples)
	maximum = 152.674 (46 samples)
Fragmentation average = 0.0123352 (46 samples)
	minimum = 0 (46 samples)
	maximum = 44.8043 (46 samples)
Injected packet rate average = 0.0151721 (46 samples)
	minimum = 0.00415436 (46 samples)
	maximum = 0.0324658 (46 samples)
Accepted packet rate average = 0.0151721 (46 samples)
	minimum = 0.00415436 (46 samples)
	maximum = 0.0324658 (46 samples)
Injected flit rate average = 0.0412135 (46 samples)
	minimum = 0.00674597 (46 samples)
	maximum = 0.129733 (46 samples)
Accepted flit rate average = 0.0412135 (46 samples)
	minimum = 0.00841972 (46 samples)
	maximum = 0.0780239 (46 samples)
Injected packet size average = 2.71639 (46 samples)
Accepted packet size average = 2.71639 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 20 sec (680 sec)
gpgpu_simulation_rate = 58464 (inst/sec)
gpgpu_simulation_rate = 1403 (cycle/sec)
Time consumed(ms): 679842.343000
After LUD
>>>Verify<<<<
