INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/ascii_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ascii_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/bcd_ascii.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bcd_ascii
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/mod_mul_with_oled.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_mul_with_oled
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/oled_drive.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity oled_drive
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/oled_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity oled_init
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/spi_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sim_1/new/test_bench_mod_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench_mod_mul
