; Assura generated file -- DO NOT EDIT --
; Do NOT rely on the content of this file, it may change.
;
2 statistics extraction device net pin parameter rewire total
stat extr dev net pin param rewire total 
none matched expanded errors param_err pin_err empty_sch empty_lay not_run 
00000003
31 prbs layout ECE482final_cadence 1 0 0 0 1 135 1 164 1 185 1 210 1 235 1 264 1 286 1 315 1 339 1 363 1 384 1 409 1 434 1 455 1 479 1 503 1 523 1 543 1 563 1 583 1 603 1 623 1 643 1 663 1 683 1 704 1 725 1 749 1 774 1 798 1 825 1 850 1 878 1 902 1 927 1 951 1 978 1 1003 1 1031 1 1054 1 1079 1 1098 1 1121 1 1144 1 1167 1 1189 1 1215 1 1234 1 1257 1 1280 1 1302 1 1322 1 1342 1 1363 1 1382 1 1401 1 1421 1 1442
45 c2mos_register_rst layout ECE482final_cadence 2 48 c2mos_register_rst schematic ECE482final_cadence 1 0
31 xor2 layout ECE482final_cadence 3 26 xor2 schematic basic_gates 2 0
31 prbs layout ECE482final_cadence 1 0 0 0 0 129 3 138 3 466 3 805 3 991 3 1177 3 1363 3 1549 3 1735 3 1921 3 2107 3 2293 3 2481 3 2669 3 2857 3 3045 3 3431 3 3739 3 3925 3 3947 3 3969 3 3991 3 4013 3 4035 3 4057 3 4079 3 4101 3 4123 3 4145 3 4167 3 4189 3 4211 3 4233 3 4279 3 4528 2 126 2 228 2 375 2 520 2 665 2 779 2 889 2 1003 2 1116 2 1248 2 1331 2 1412 2 1494 2 1578 2 1660 2 1747 2 1828 2 2007 2 2178 5 121 7 142
31 prbs layout ECE482final_cadence 1 34 prbs schematic ECE482final_cadence 3 0
