# TCL File Generated by Component Editor 13.0sp1
# Sat Jan 06 14:50:12 IST 2018
# DO NOT MODIFY


# 
# LCD_Driver "LCD 1602" v1.0
#  2018.01.06.14:50:12
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module LCD_Driver
# 
set_module_property DESCRIPTION ""
set_module_property NAME LCD_Driver
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "LCD 1602"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL LCD_DRIVER
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file LCD_DRIVER.vhd VHDL PATH ../hdl/LCD_DRIVER.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point avalon_slave
# 
add_interface avalon_slave avalon end
set_interface_property avalon_slave addressUnits WORDS
set_interface_property avalon_slave associatedClock sys_clk_50M
set_interface_property avalon_slave associatedReset reset_n
set_interface_property avalon_slave bitsPerSymbol 8
set_interface_property avalon_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_slave burstcountUnits WORDS
set_interface_property avalon_slave explicitAddressSpan 0
set_interface_property avalon_slave holdTime 0
set_interface_property avalon_slave linewrapBursts false
set_interface_property avalon_slave maximumPendingReadTransactions 0
set_interface_property avalon_slave readLatency 1
set_interface_property avalon_slave readWaitTime 1
set_interface_property avalon_slave setupTime 0
set_interface_property avalon_slave timingUnits Cycles
set_interface_property avalon_slave writeWaitTime 0
set_interface_property avalon_slave ENABLED true
set_interface_property avalon_slave EXPORT_OF ""
set_interface_property avalon_slave PORT_NAME_MAP ""
set_interface_property avalon_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave avmm_address address Input 6
add_interface_port avalon_slave avmm_writedata writedata Input 8
add_interface_port avalon_slave avmm_waitrequest waitrequest Output 1
add_interface_port avalon_slave avmm_write write Input 1
add_interface_port avalon_slave avmm_readdata readdata Output 8
add_interface_port avalon_slave avmm_read read Input 1
set_interface_assignment avalon_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point io
# 
add_interface io conduit end
set_interface_property io associatedClock ""
set_interface_property io associatedReset ""
set_interface_property io ENABLED true
set_interface_property io EXPORT_OF ""
set_interface_property io PORT_NAME_MAP ""
set_interface_property io SVD_ADDRESS_GROUP ""

add_interface_port io rs io_rs Output 1
add_interface_port io rw io_rw Output 1
add_interface_port io en io_en Output 1
add_interface_port io db io_db Output 8


# 
# connection point reset_n
# 
add_interface reset_n reset end
set_interface_property reset_n associatedClock sys_clk_50M
set_interface_property reset_n synchronousEdges DEASSERT
set_interface_property reset_n ENABLED true
set_interface_property reset_n EXPORT_OF ""
set_interface_property reset_n PORT_NAME_MAP ""
set_interface_property reset_n SVD_ADDRESS_GROUP ""

add_interface_port reset_n rstn_sys_clk reset_n Input 1


# 
# connection point sys_clk_50M
# 
add_interface sys_clk_50M clock end
set_interface_property sys_clk_50M clockRate 50000000
set_interface_property sys_clk_50M ENABLED true
set_interface_property sys_clk_50M EXPORT_OF ""
set_interface_property sys_clk_50M PORT_NAME_MAP ""
set_interface_property sys_clk_50M SVD_ADDRESS_GROUP ""

add_interface_port sys_clk_50M sys_clk_50M clk Input 1

