from amaranth              import *
from amaranth.lib          import enum, wiring
from amaranth.lib.wiring   import In, Out, flipped, connect

from amaranth_soc          import csr, event


class Peripheral(wiring.Component):
    class Reload(csr.Register, access="rw"):
        """Reload value of counter. When counter reaches 0 is is automatically reloaded with this value."""
        def __init__(self, width):
            super().__init__({
                "value": csr.Field(csr.action.RW, unsigned(width))
            })
    class Enable(csr.Register, access="rw"):
        """Counter enable"""
        enable: csr.Field(csr.action.RW, unsigned(1))
    class Counter(csr.Register, access="r"):
        def __init__(self, width):
            """Counter value"""
            super().__init__({
                "value": csr.Field(csr.action.R, unsigned(width))
            })


    def __init__(self, *, width):
        if not isinstance(width, int) or width < 0:
            raise ValueError("Counter width must be a non-negative integer, not {!r}"
                             .format(width))
        if width > 32:
            raise ValueError("Counter width cannot be greater than 32 (was: {})"
                             .format(width))
        self.width   = width

        # registers
        regs = csr.Builder(addr_width=4, data_width=8)
        self._reload  = regs.add("reload",  self.Reload(width))
        self._enable  = regs.add("enable",  self.Enable())
        self._counter = regs.add("counter", self.Counter(width))
        self._bridge = csr.Bridge(regs.as_memory_map())

        # events
        self._sub_0 = event.Source(path=("sub_0",))
        self._sub_1 = event.Source(path=("sub_1",))
        event_map = event.EventMap()
        event_map.add(self._sub_0)
        event_map.add(self._sub_1)
        self._events = csr.event.EventMonitor(event_map, data_width=8)

        super().__init__({
            #"bus":    In(csr.Signature(addr_width=regs.addr_width, data_width=regs.data_width)),
            "bus":    Out(self._bridge.bus.signature),
            "events": Out(self._events.bus.signature),
            "irq":    Out(unsigned(1)),
        })
        self.bus.memory_map = self._bridge.bus.memory_map
        self.events.memory_map = self._events.bus.memory_map

    def elaborate(self, platform):
        m = Module()
        m.submodules.bridge = self._bridge
        m.submodules.events = self._events

        # connect busses
        connect(m, flipped(self.bus), self._bridge.bus)
        connect(m, self.events, flipped(self._events.bus))

        # peripheral logic
        zero = Signal()
        with m.If(self._enable.f.enable.data):
            with m.If((self._counter.f.value.r_data == 0) & (self._reload.f.value.data != 0)):
                m.d.comb += zero.eq(1)
                m.d.sync += self._counter.f.value.r_data.eq(self._reload.f.value.data)
            with m.Else():
                m.d.sync += self._counter.f.value.r_data.eq(self._counter.f.value.r_data - 1)

        # connect events to irq line
        m.d.comb += [
            self._sub_0.i .eq(zero),
            self.irq      .eq(self._events.src.i),
        ]

        return m
