--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml display_top_level.twx display_top_level.ncd -o
display_top_level.twr display_top_level.pcf -ucf BasysRevEGeneral.ucf

Design file:              display_top_level.ncd
Physical constraint file: display_top_level.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
in_byte<0>      |   -0.029(R)|    1.143(R)|clock_BUFGP       |   0.000|
in_byte<1>      |    0.355(R)|    0.984(R)|clock_BUFGP       |   0.000|
in_byte<2>      |   -0.095(R)|    1.370(R)|clock_BUFGP       |   0.000|
in_byte<3>      |    0.097(R)|    1.192(R)|clock_BUFGP       |   0.000|
in_byte<4>      |    0.608(R)|    1.005(R)|clock_BUFGP       |   0.000|
in_byte<5>      |    0.491(R)|    0.758(R)|clock_BUFGP       |   0.000|
in_byte<6>      |    0.236(R)|    0.930(R)|clock_BUFGP       |   0.000|
in_byte<7>      |    0.672(R)|    0.727(R)|clock_BUFGP       |   0.000|
load_dots_enable|    2.002(R)|    0.888(R)|clock_BUFGP       |   0.000|
load_lsb_value  |    2.420(R)|   -0.402(R)|clock_BUFGP       |   0.000|
load_msb_value  |    1.599(R)|    0.425(R)|clock_BUFGP       |   0.000|
----------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodes<0>   |    9.887(R)|clock_BUFGP       |   0.000|
anodes<1>   |    9.729(R)|clock_BUFGP       |   0.000|
anodes<2>   |    9.730(R)|clock_BUFGP       |   0.000|
anodes<3>   |   10.128(R)|clock_BUFGP       |   0.000|
cathodes<0> |    9.950(R)|clock_BUFGP       |   0.000|
cathodes<1> |   10.647(R)|clock_BUFGP       |   0.000|
cathodes<2> |   10.241(R)|clock_BUFGP       |   0.000|
cathodes<3> |   10.429(R)|clock_BUFGP       |   0.000|
cathodes<4> |   11.538(R)|clock_BUFGP       |   0.000|
cathodes<5> |   10.876(R)|clock_BUFGP       |   0.000|
cathodes<6> |   11.508(R)|clock_BUFGP       |   0.000|
cathodes<7> |    9.109(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.521|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 12 18:20:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 109 MB



