{
    "Error Size": 2,
    "Error Specification": [
        {
            "Error Type": "INIT",
            "Original Code": "data_T datareg;",
            "Faulty Code": "data_T datareg = 0;"
        },
        {
            "Error Type": "RAMB",
            "Original Code": "#pragma HLS PIPELINE",
            "Faulty Code": "#pragma HLS INTERFACE m_axi port=data offset=slave bundle=gmem"
        }
    ]
}