// Seed: 1400678007
module module_0;
  reg id_1, id_2, id_3;
  assign id_3 = 1;
  initial id_3 <= 1 == 1;
  assign id_2 = 1 - 1 < id_3;
  wire id_4;
endmodule : id_5
module module_1 (
    input tri0 id_0,
    input tri  id_1
);
  assign id_3 = id_1;
  module_0();
  always if (id_3) assign id_3 = 1;
  id_4(
      .id_0(id_3),
      .id_1(1),
      .id_2(),
      .id_3(id_0),
      .id_4(1'h0),
      .id_5(),
      .id_6(id_0 ^ id_1),
      .id_7(),
      .id_8(id_0 - 1 ? 1 : {1'b0, id_3.id_0, 1, id_3, 1 < 1})
  );
  wire id_5, id_6;
  wire id_7;
endmodule
