# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Sensores_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho {C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/MUX8x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho" C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/MUX8x1.v 
# -- Compiling module MUX8x1
# 
# Top level modules:
# 	MUX8x1
# End time: 16:10:37 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho {C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/GeradorParidade.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho" C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/GeradorParidade.v 
# -- Compiling module GeradorParidade
# 
# Top level modules:
# 	GeradorParidade
# End time: 16:10:37 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho {C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/TransmissorPacote.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho" C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/TransmissorPacote.v 
# -- Compiling module TransmissorPacote
# 
# Top level modules:
# 	TransmissorPacote
# End time: 16:10:37 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho {C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/DEMUX8x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho" C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/DEMUX8x1.v 
# -- Compiling module DEMUX8x1
# 
# Top level modules:
# 	DEMUX8x1
# End time: 16:10:37 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho {C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/VerificadorParidade.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho" C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/VerificadorParidade.v 
# -- Compiling module VerificadorParidade
# 
# Top level modules:
# 	VerificadorParidade
# End time: 16:10:37 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho {C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/ControladorEndereco.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho" C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/ControladorEndereco.v 
# -- Compiling module ControladorEndereco
# 
# Top level modules:
# 	ControladorEndereco
# End time: 16:10:37 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho {C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/SistemaSensores.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho" C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/SistemaSensores.v 
# -- Compiling module SistemaSensores
# 
# Top level modules:
# 	SistemaSensores
# End time: 16:10:37 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho {C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/SistemaSensoresTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho" C:/Users/junio/Documents/IFF/7Periodo/SistemasDigitais/Trabalho/SistemaSensoresTB.v 
# -- Compiling module SistemaSensoresTB
# 
# Top level modules:
# 	SistemaSensoresTB
# End time: 16:10:37 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  SistemaSensoresTB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" SistemaSensoresTB 
# Start time: 16:10:37 on Nov 27,2024
# Loading work.SistemaSensoresTB
# Loading work.SistemaSensores
# Loading work.ControladorEndereco
# Loading work.MUX8x1
# Loading work.TransmissorPacote
# Loading work.GeradorParidade
# Loading work.VerificadorParidade
# Loading work.DEMUX8x1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 16:14:03 on Nov 27,2024, Elapsed time: 0:03:26
# Errors: 0, Warnings: 0
