// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/11/2020 17:00:59"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test_VGA (
	clk,
	rst,
	VGA_Hsync_n,
	VGA_Vsync_n,
	VGA_R,
	VGA_G,
	VGA_B,
	clkout,
	bntr,
	bntl,
	init);
input 	clk;
input 	rst;
output 	VGA_Hsync_n;
output 	VGA_Vsync_n;
output 	VGA_R;
output 	VGA_G;
output 	VGA_B;
output 	clkout;
input 	bntr;
input 	bntl;
input 	init;

// Design Ports Information
// VGA_Hsync_n	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Vsync_n	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clkout	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bntr	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bntl	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// init	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \bntr~input_o ;
wire \bntl~input_o ;
wire \init~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk25|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \VGA640x480|countX[0]~10_combout ;
wire \~GND~combout ;
wire \VGA640x480|countX[0]~20_combout ;
wire \rst~input_o ;
wire \VGA640x480|countX[0]~21_combout ;
wire \VGA640x480|countX[0]~11 ;
wire \VGA640x480|countX[1]~12_combout ;
wire \VGA640x480|countX[1]~13 ;
wire \VGA640x480|countX[2]~14_combout ;
wire \VGA640x480|countX[2]~15 ;
wire \VGA640x480|countX[3]~16_combout ;
wire \VGA640x480|countX[3]~17 ;
wire \VGA640x480|countX[4]~18_combout ;
wire \VGA640x480|countX[4]~19 ;
wire \VGA640x480|countX[5]~22_combout ;
wire \VGA640x480|countX[5]~23 ;
wire \VGA640x480|countX[6]~24_combout ;
wire \VGA640x480|countX[6]~25 ;
wire \VGA640x480|countX[7]~26_combout ;
wire \VGA640x480|countX[7]~27 ;
wire \VGA640x480|countX[8]~28_combout ;
wire \VGA640x480|countX[8]~29 ;
wire \VGA640x480|countX[9]~30_combout ;
wire \VGA640x480|countX[9]~feeder_combout ;
wire \VGA640x480|Hsync_n~0_combout ;
wire \VGA640x480|Hsync_n~1_combout ;
wire \VGA640x480|countY[0]~9_combout ;
wire \VGA640x480|countY[0]~10 ;
wire \VGA640x480|countY[1]~11_combout ;
wire \VGA640x480|countY[1]~12 ;
wire \VGA640x480|countY[2]~13_combout ;
wire \VGA640x480|countY[2]~14 ;
wire \VGA640x480|countY[3]~15_combout ;
wire \VGA640x480|countY[3]~16 ;
wire \VGA640x480|countY[4]~17_combout ;
wire \VGA640x480|countY[4]~18 ;
wire \VGA640x480|countY[5]~19_combout ;
wire \VGA640x480|countY[5]~20 ;
wire \VGA640x480|countY[6]~21_combout ;
wire \VGA640x480|countY[6]~feeder_combout ;
wire \VGA640x480|countY[6]~22 ;
wire \VGA640x480|countY[7]~23_combout ;
wire \VGA640x480|countY[7]~feeder_combout ;
wire \VGA640x480|countY[7]~24 ;
wire \VGA640x480|countY[8]~25_combout ;
wire \VGA640x480|countY[8]~feeder_combout ;
wire \VGA640x480|Vsync_n~1_combout ;
wire \VGA640x480|Vsync_n~0_combout ;
wire \VGA640x480|Vsync_n~2_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Div1|auto_generated|divider|divider|op_15~1 ;
wire \Div1|auto_generated|divider|divider|op_15~2_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Div1|auto_generated|divider|divider|op_15~3 ;
wire \Div1|auto_generated|divider|divider|op_15~5 ;
wire \Div1|auto_generated|divider|divider|op_15~6_combout ;
wire \Div1|auto_generated|divider|divider|op_15~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[94]~69_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[94]~68_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[92]~70_combout ;
wire \Div1|auto_generated|divider|divider|op_15~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[92]~71_combout ;
wire \Add0~14_combout ;
wire \Div1|auto_generated|divider|divider|op_16~1 ;
wire \Div1|auto_generated|divider|divider|op_16~3 ;
wire \Div1|auto_generated|divider|divider|op_16~5 ;
wire \Div1|auto_generated|divider|divider|op_16~7_cout ;
wire \Div1|auto_generated|divider|divider|op_16~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[98]~72_combout ;
wire \Div1|auto_generated|divider|divider|op_16~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[98]~73_combout ;
wire \Div1|auto_generated|divider|divider|op_16~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[97]~74_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[97]~107_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[96]~75_combout ;
wire \Div1|auto_generated|divider|divider|op_16~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[96]~76_combout ;
wire \Add0~12_combout ;
wire \Div1|auto_generated|divider|divider|op_17~1 ;
wire \Div1|auto_generated|divider|divider|op_17~3 ;
wire \Div1|auto_generated|divider|divider|op_17~5 ;
wire \Div1|auto_generated|divider|divider|op_17~7_cout ;
wire \Div1|auto_generated|divider|divider|op_17~8_combout ;
wire \Div1|auto_generated|divider|divider|op_17~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[102]~77_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[102]~101_combout ;
wire \Div1|auto_generated|divider|divider|op_17~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[101]~78_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[101]~108_combout ;
wire \Div1|auto_generated|divider|divider|op_17~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[100]~80_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[100]~79_combout ;
wire \Add0~10_combout ;
wire \Div1|auto_generated|divider|divider|op_18~1 ;
wire \Div1|auto_generated|divider|divider|op_18~3 ;
wire \Div1|auto_generated|divider|divider|op_18~5 ;
wire \Div1|auto_generated|divider|divider|op_18~7_cout ;
wire \Div1|auto_generated|divider|divider|op_18~8_combout ;
wire \Div1|auto_generated|divider|divider|op_18~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[106]~81_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[106]~102_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[105]~109_combout ;
wire \Div1|auto_generated|divider|divider|op_18~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[105]~82_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[104]~83_combout ;
wire \Div1|auto_generated|divider|divider|op_18~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[104]~84_combout ;
wire \Add0~8_combout ;
wire \Div1|auto_generated|divider|divider|op_19~1 ;
wire \Div1|auto_generated|divider|divider|op_19~3 ;
wire \Div1|auto_generated|divider|divider|op_19~5 ;
wire \Div1|auto_generated|divider|divider|op_19~7_cout ;
wire \Div1|auto_generated|divider|divider|op_19~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[110]~103_combout ;
wire \Div1|auto_generated|divider|divider|op_19~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[110]~85_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[109]~110_combout ;
wire \Div1|auto_generated|divider|divider|op_19~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[109]~86_combout ;
wire \Div1|auto_generated|divider|divider|op_19~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[108]~88_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[108]~87_combout ;
wire \Add0~6_combout ;
wire \Div1|auto_generated|divider|divider|op_20~1 ;
wire \Div1|auto_generated|divider|divider|op_20~3 ;
wire \Div1|auto_generated|divider|divider|op_20~5 ;
wire \Div1|auto_generated|divider|divider|op_20~7_cout ;
wire \Div1|auto_generated|divider|divider|op_20~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[114]~104_combout ;
wire \Div1|auto_generated|divider|divider|op_20~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[114]~89_combout ;
wire \Div1|auto_generated|divider|divider|op_20~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[113]~90_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[113]~111_combout ;
wire \Div1|auto_generated|divider|divider|op_20~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[112]~92_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[112]~91_combout ;
wire \Add0~4_combout ;
wire \Div1|auto_generated|divider|divider|op_21~1 ;
wire \Div1|auto_generated|divider|divider|op_21~3 ;
wire \Div1|auto_generated|divider|divider|op_21~5 ;
wire \Div1|auto_generated|divider|divider|op_21~7_cout ;
wire \Div1|auto_generated|divider|divider|op_21~8_combout ;
wire \Div1|auto_generated|divider|divider|op_21~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[118]~93_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[118]~105_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[117]~112_combout ;
wire \Div1|auto_generated|divider|divider|op_21~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[117]~94_combout ;
wire \Div1|auto_generated|divider|divider|op_21~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[116]~96_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[116]~95_combout ;
wire \Add0~2_combout ;
wire \Div1|auto_generated|divider|divider|op_23~1 ;
wire \Div1|auto_generated|divider|divider|op_23~3 ;
wire \Div1|auto_generated|divider|divider|op_23~5 ;
wire \Div1|auto_generated|divider|divider|op_23~7_cout ;
wire \Div1|auto_generated|divider|divider|op_23~8_combout ;
wire \Div1|auto_generated|divider|divider|op_23~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[122]~97_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[122]~106_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[121]~113_combout ;
wire \Div1|auto_generated|divider|divider|op_23~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[121]~98_combout ;
wire \Div1|auto_generated|divider|divider|op_23~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[120]~100_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[120]~99_combout ;
wire \Add0~0_combout ;
wire \Div1|auto_generated|divider|divider|op_24~1_cout ;
wire \Div1|auto_generated|divider|divider|op_24~3_cout ;
wire \Div1|auto_generated|divider|divider|op_24~5_cout ;
wire \Div1|auto_generated|divider|divider|op_24~7_cout ;
wire \Div1|auto_generated|divider|divider|op_24~8_combout ;
wire \Div0|auto_generated|divider|divider|op_1~1 ;
wire \Div0|auto_generated|divider|divider|op_1~3 ;
wire \Div0|auto_generated|divider|divider|op_1~5 ;
wire \Div0|auto_generated|divider|divider|op_1~6_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Div0|auto_generated|divider|divider|op_3~0_combout ;
wire \Div0|auto_generated|divider|divider|op_1~2_combout ;
wire \Div0|auto_generated|divider|divider|op_1~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[10]~67_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[10]~66_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~69_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~68_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[8]~70_combout ;
wire \Div0|auto_generated|divider|divider|op_1~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[8]~71_combout ;
wire \Div0|auto_generated|divider|divider|op_2~1 ;
wire \Div0|auto_generated|divider|divider|op_2~3 ;
wire \Div0|auto_generated|divider|divider|op_2~5 ;
wire \Div0|auto_generated|divider|divider|op_2~7_cout ;
wire \Div0|auto_generated|divider|divider|op_2~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[14]~101_combout ;
wire \Div0|auto_generated|divider|divider|op_2~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[14]~72_combout ;
wire \Div0|auto_generated|divider|divider|op_2~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[13]~73_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[13]~102_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[12]~74_combout ;
wire \Div0|auto_generated|divider|divider|op_2~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[12]~75_combout ;
wire \Div0|auto_generated|divider|divider|op_3~1 ;
wire \Div0|auto_generated|divider|divider|op_3~3 ;
wire \Div0|auto_generated|divider|divider|op_3~5 ;
wire \Div0|auto_generated|divider|divider|op_3~7_cout ;
wire \Div0|auto_generated|divider|divider|op_3~8_combout ;
wire \Div0|auto_generated|divider|divider|op_3~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~76_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~96_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~103_combout ;
wire \Div0|auto_generated|divider|divider|op_3~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~77_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~78_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~79_combout ;
wire \Div0|auto_generated|divider|divider|op_4~1 ;
wire \Div0|auto_generated|divider|divider|op_4~3 ;
wire \Div0|auto_generated|divider|divider|op_4~5 ;
wire \Div0|auto_generated|divider|divider|op_4~7_cout ;
wire \Div0|auto_generated|divider|divider|op_4~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~104_combout ;
wire \Div0|auto_generated|divider|divider|op_4~2_combout ;
wire \Div0|auto_generated|divider|divider|op_4~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~80_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~97_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~81_combout ;
wire \Div0|auto_generated|divider|divider|op_4~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~83_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~82_combout ;
wire \Div0|auto_generated|divider|divider|op_5~1 ;
wire \Div0|auto_generated|divider|divider|op_5~3 ;
wire \Div0|auto_generated|divider|divider|op_5~5 ;
wire \Div0|auto_generated|divider|divider|op_5~7_cout ;
wire \Div0|auto_generated|divider|divider|op_5~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~98_combout ;
wire \Div0|auto_generated|divider|divider|op_5~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~84_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~105_combout ;
wire \Div0|auto_generated|divider|divider|op_5~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~85_combout ;
wire \Div0|auto_generated|divider|divider|op_5~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[24]~87_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[24]~86_combout ;
wire \Div0|auto_generated|divider|divider|op_6~1 ;
wire \Div0|auto_generated|divider|divider|op_6~3 ;
wire \Div0|auto_generated|divider|divider|op_6~5 ;
wire \Div0|auto_generated|divider|divider|op_6~7_cout ;
wire \Div0|auto_generated|divider|divider|op_6~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[29]~106_combout ;
wire \Div0|auto_generated|divider|divider|op_6~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[29]~89_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~90_combout ;
wire \Div0|auto_generated|divider|divider|op_6~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~91_combout ;
wire \Div0|auto_generated|divider|divider|op_7~1 ;
wire \Div0|auto_generated|divider|divider|op_7~3 ;
wire \Div0|auto_generated|divider|divider|op_7~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~99_combout ;
wire \Div0|auto_generated|divider|divider|op_6~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~88_combout ;
wire \Div0|auto_generated|divider|divider|op_7~5 ;
wire \Div0|auto_generated|divider|divider|op_7~7_cout ;
wire \Div0|auto_generated|divider|divider|op_7~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[34]~92_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[34]~100_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~107_combout ;
wire \Div0|auto_generated|divider|divider|op_7~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~93_combout ;
wire \Div0|auto_generated|divider|divider|op_7~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~95_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~94_combout ;
wire \Div0|auto_generated|divider|divider|op_8~1_cout ;
wire \Div0|auto_generated|divider|divider|op_8~3_cout ;
wire \Div0|auto_generated|divider|divider|op_8~5_cout ;
wire \Div0|auto_generated|divider|divider|op_8~7_cout ;
wire \Div0|auto_generated|divider|divider|op_8~8_combout ;
wire \Div0|auto_generated|divider|divider|op_8~8_wirecell_combout ;
wire \Div0|auto_generated|divider|divider|op_7~8_wirecell_combout ;
wire \Div0|auto_generated|divider|divider|op_6~8_wirecell_combout ;
wire \Div0|auto_generated|divider|divider|op_5~8_wirecell_combout ;
wire \Div0|auto_generated|divider|divider|op_4~8_wirecell_combout ;
wire \Div0|auto_generated|divider|divider|op_3~8_wirecell_combout ;
wire \Div0|auto_generated|divider|divider|op_2~8_wirecell_combout ;
wire \Add1~0_combout ;
wire \Add1~2_combout ;
wire \Add1~4_combout ;
wire \Add1~6_combout ;
wire \Add1~8_combout ;
wire \Add1~10_combout ;
wire \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA640x480|LessThan0~0_combout ;
wire \VGA640x480|pixelOut[2]~0_combout ;
wire \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA640x480|pixelOut[1]~1_combout ;
wire \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA640x480|pixelOut[0]~2_combout ;
wire [0:0] \DP_RAM|ram_rtl_0|auto_generated|address_reg_a ;
wire [9:0] \VGA640x480|countX ;
wire [8:0] \VGA640x480|countY ;
wire [4:0] \clk25|altpll_component|auto_generated|wire_pll1_clk ;

wire [0:0] \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \clk25|altpll_component|auto_generated|pll1_CLK_bus ;

assign \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \clk25|altpll_component|auto_generated|wire_pll1_clk [0] = \clk25|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk25|altpll_component|auto_generated|wire_pll1_clk [1] = \clk25|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk25|altpll_component|auto_generated|wire_pll1_clk [2] = \clk25|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk25|altpll_component|auto_generated|wire_pll1_clk [3] = \clk25|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk25|altpll_component|auto_generated|wire_pll1_clk [4] = \clk25|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \VGA_Hsync_n~output (
	.i(\VGA640x480|Hsync_n~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Hsync_n),
	.obar());
// synopsys translate_off
defparam \VGA_Hsync_n~output .bus_hold = "false";
defparam \VGA_Hsync_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \VGA_Vsync_n~output (
	.i(\VGA640x480|Vsync_n~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Vsync_n),
	.obar());
// synopsys translate_off
defparam \VGA_Vsync_n~output .bus_hold = "false";
defparam \VGA_Vsync_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \VGA_R~output (
	.i(\VGA640x480|pixelOut[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R),
	.obar());
// synopsys translate_off
defparam \VGA_R~output .bus_hold = "false";
defparam \VGA_R~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \VGA_G~output (
	.i(\VGA640x480|pixelOut[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G),
	.obar());
// synopsys translate_off
defparam \VGA_G~output .bus_hold = "false";
defparam \VGA_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \VGA_B~output (
	.i(\VGA640x480|pixelOut[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B),
	.obar());
// synopsys translate_off
defparam \VGA_B~output .bus_hold = "false";
defparam \VGA_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \clkout~output (
	.i(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clkout),
	.obar());
// synopsys translate_off
defparam \clkout~output .bus_hold = "false";
defparam \clkout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk25|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\clk25|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk25|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk25|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk25|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk25|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk25|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \clk25|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk25|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \clk25|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clk25|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clk25|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk25|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk25|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk25|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk25|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk25|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk25|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk25|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk25|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk25|altpll_component|auto_generated|pll1 .clk0_divide_by = 12;
defparam \clk25|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk25|altpll_component|auto_generated|pll1 .clk0_multiply_by = 25;
defparam \clk25|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk25|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk25|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk25|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk25|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk25|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk25|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk25|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk25|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk25|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk25|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk25|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk25|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk25|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk25|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 83333;
defparam \clk25|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \clk25|altpll_component|auto_generated|pll1 .m = 25;
defparam \clk25|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk25|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk25|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk25|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk25|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk25|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk25|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk25|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk25|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk25|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 416;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk25|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \VGA640x480|countX[0]~10 (
// Equation(s):
// \VGA640x480|countX[0]~10_combout  = \VGA640x480|countX [0] $ (VCC)
// \VGA640x480|countX[0]~11  = CARRY(\VGA640x480|countX [0])

	.dataa(gnd),
	.datab(\VGA640x480|countX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA640x480|countX[0]~10_combout ),
	.cout(\VGA640x480|countX[0]~11 ));
// synopsys translate_off
defparam \VGA640x480|countX[0]~10 .lut_mask = 16'h33CC;
defparam \VGA640x480|countX[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \VGA640x480|countX[0]~20 (
// Equation(s):
// \VGA640x480|countX[0]~20_combout  = ((!\VGA640x480|countX [5] & (!\VGA640x480|countX [7] & !\VGA640x480|countX [6]))) # (!\VGA640x480|countX [8])

	.dataa(\VGA640x480|countX [5]),
	.datab(\VGA640x480|countX [8]),
	.datac(\VGA640x480|countX [7]),
	.datad(\VGA640x480|countX [6]),
	.cin(gnd),
	.combout(\VGA640x480|countX[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countX[0]~20 .lut_mask = 16'h3337;
defparam \VGA640x480|countX[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \VGA640x480|countX[0]~21 (
// Equation(s):
// \VGA640x480|countX[0]~21_combout  = (\rst~input_o ) # ((!\VGA640x480|countX[0]~20_combout  & \VGA640x480|countX [9]))

	.dataa(gnd),
	.datab(\VGA640x480|countX[0]~20_combout ),
	.datac(\rst~input_o ),
	.datad(\VGA640x480|countX [9]),
	.cin(gnd),
	.combout(\VGA640x480|countX[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countX[0]~21 .lut_mask = 16'hF3F0;
defparam \VGA640x480|countX[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \VGA640x480|countX[0] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[0]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[0] .is_wysiwyg = "true";
defparam \VGA640x480|countX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \VGA640x480|countX[1]~12 (
// Equation(s):
// \VGA640x480|countX[1]~12_combout  = (\VGA640x480|countX [1] & (!\VGA640x480|countX[0]~11 )) # (!\VGA640x480|countX [1] & ((\VGA640x480|countX[0]~11 ) # (GND)))
// \VGA640x480|countX[1]~13  = CARRY((!\VGA640x480|countX[0]~11 ) # (!\VGA640x480|countX [1]))

	.dataa(\VGA640x480|countX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[0]~11 ),
	.combout(\VGA640x480|countX[1]~12_combout ),
	.cout(\VGA640x480|countX[1]~13 ));
// synopsys translate_off
defparam \VGA640x480|countX[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countX[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \VGA640x480|countX[1] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[1]~12_combout ),
	.asdata(\rst~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[0]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[1] .is_wysiwyg = "true";
defparam \VGA640x480|countX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \VGA640x480|countX[2]~14 (
// Equation(s):
// \VGA640x480|countX[2]~14_combout  = (\VGA640x480|countX [2] & (\VGA640x480|countX[1]~13  $ (GND))) # (!\VGA640x480|countX [2] & (!\VGA640x480|countX[1]~13  & VCC))
// \VGA640x480|countX[2]~15  = CARRY((\VGA640x480|countX [2] & !\VGA640x480|countX[1]~13 ))

	.dataa(\VGA640x480|countX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[1]~13 ),
	.combout(\VGA640x480|countX[2]~14_combout ),
	.cout(\VGA640x480|countX[2]~15 ));
// synopsys translate_off
defparam \VGA640x480|countX[2]~14 .lut_mask = 16'hA50A;
defparam \VGA640x480|countX[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \VGA640x480|countX[2] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[2]~14_combout ),
	.asdata(\rst~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[0]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[2] .is_wysiwyg = "true";
defparam \VGA640x480|countX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \VGA640x480|countX[3]~16 (
// Equation(s):
// \VGA640x480|countX[3]~16_combout  = (\VGA640x480|countX [3] & (!\VGA640x480|countX[2]~15 )) # (!\VGA640x480|countX [3] & ((\VGA640x480|countX[2]~15 ) # (GND)))
// \VGA640x480|countX[3]~17  = CARRY((!\VGA640x480|countX[2]~15 ) # (!\VGA640x480|countX [3]))

	.dataa(\VGA640x480|countX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[2]~15 ),
	.combout(\VGA640x480|countX[3]~16_combout ),
	.cout(\VGA640x480|countX[3]~17 ));
// synopsys translate_off
defparam \VGA640x480|countX[3]~16 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countX[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \VGA640x480|countX[3] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[0]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[3] .is_wysiwyg = "true";
defparam \VGA640x480|countX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \VGA640x480|countX[4]~18 (
// Equation(s):
// \VGA640x480|countX[4]~18_combout  = (\VGA640x480|countX [4] & (\VGA640x480|countX[3]~17  $ (GND))) # (!\VGA640x480|countX [4] & (!\VGA640x480|countX[3]~17  & VCC))
// \VGA640x480|countX[4]~19  = CARRY((\VGA640x480|countX [4] & !\VGA640x480|countX[3]~17 ))

	.dataa(gnd),
	.datab(\VGA640x480|countX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[3]~17 ),
	.combout(\VGA640x480|countX[4]~18_combout ),
	.cout(\VGA640x480|countX[4]~19 ));
// synopsys translate_off
defparam \VGA640x480|countX[4]~18 .lut_mask = 16'hC30C;
defparam \VGA640x480|countX[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \VGA640x480|countX[4] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[4]~18_combout ),
	.asdata(\rst~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[0]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[4] .is_wysiwyg = "true";
defparam \VGA640x480|countX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \VGA640x480|countX[5]~22 (
// Equation(s):
// \VGA640x480|countX[5]~22_combout  = (\VGA640x480|countX [5] & (!\VGA640x480|countX[4]~19 )) # (!\VGA640x480|countX [5] & ((\VGA640x480|countX[4]~19 ) # (GND)))
// \VGA640x480|countX[5]~23  = CARRY((!\VGA640x480|countX[4]~19 ) # (!\VGA640x480|countX [5]))

	.dataa(\VGA640x480|countX [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[4]~19 ),
	.combout(\VGA640x480|countX[5]~22_combout ),
	.cout(\VGA640x480|countX[5]~23 ));
// synopsys translate_off
defparam \VGA640x480|countX[5]~22 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countX[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \VGA640x480|countX[5] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[5]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[0]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[5] .is_wysiwyg = "true";
defparam \VGA640x480|countX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \VGA640x480|countX[6]~24 (
// Equation(s):
// \VGA640x480|countX[6]~24_combout  = (\VGA640x480|countX [6] & (\VGA640x480|countX[5]~23  $ (GND))) # (!\VGA640x480|countX [6] & (!\VGA640x480|countX[5]~23  & VCC))
// \VGA640x480|countX[6]~25  = CARRY((\VGA640x480|countX [6] & !\VGA640x480|countX[5]~23 ))

	.dataa(gnd),
	.datab(\VGA640x480|countX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[5]~23 ),
	.combout(\VGA640x480|countX[6]~24_combout ),
	.cout(\VGA640x480|countX[6]~25 ));
// synopsys translate_off
defparam \VGA640x480|countX[6]~24 .lut_mask = 16'hC30C;
defparam \VGA640x480|countX[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \VGA640x480|countX[6] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[6]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[0]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[6] .is_wysiwyg = "true";
defparam \VGA640x480|countX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \VGA640x480|countX[7]~26 (
// Equation(s):
// \VGA640x480|countX[7]~26_combout  = (\VGA640x480|countX [7] & (!\VGA640x480|countX[6]~25 )) # (!\VGA640x480|countX [7] & ((\VGA640x480|countX[6]~25 ) # (GND)))
// \VGA640x480|countX[7]~27  = CARRY((!\VGA640x480|countX[6]~25 ) # (!\VGA640x480|countX [7]))

	.dataa(\VGA640x480|countX [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[6]~25 ),
	.combout(\VGA640x480|countX[7]~26_combout ),
	.cout(\VGA640x480|countX[7]~27 ));
// synopsys translate_off
defparam \VGA640x480|countX[7]~26 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countX[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \VGA640x480|countX[7] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[7]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[0]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[7] .is_wysiwyg = "true";
defparam \VGA640x480|countX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \VGA640x480|countX[8]~28 (
// Equation(s):
// \VGA640x480|countX[8]~28_combout  = (\VGA640x480|countX [8] & (\VGA640x480|countX[7]~27  $ (GND))) # (!\VGA640x480|countX [8] & (!\VGA640x480|countX[7]~27  & VCC))
// \VGA640x480|countX[8]~29  = CARRY((\VGA640x480|countX [8] & !\VGA640x480|countX[7]~27 ))

	.dataa(gnd),
	.datab(\VGA640x480|countX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[7]~27 ),
	.combout(\VGA640x480|countX[8]~28_combout ),
	.cout(\VGA640x480|countX[8]~29 ));
// synopsys translate_off
defparam \VGA640x480|countX[8]~28 .lut_mask = 16'hC30C;
defparam \VGA640x480|countX[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \VGA640x480|countX[8] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[8]~28_combout ),
	.asdata(\rst~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[0]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[8] .is_wysiwyg = "true";
defparam \VGA640x480|countX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \VGA640x480|countX[9]~30 (
// Equation(s):
// \VGA640x480|countX[9]~30_combout  = \VGA640x480|countX[8]~29  $ (\VGA640x480|countX [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA640x480|countX [9]),
	.cin(\VGA640x480|countX[8]~29 ),
	.combout(\VGA640x480|countX[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countX[9]~30 .lut_mask = 16'h0FF0;
defparam \VGA640x480|countX[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \VGA640x480|countX[9]~feeder (
// Equation(s):
// \VGA640x480|countX[9]~feeder_combout  = \VGA640x480|countX[9]~30_combout 

	.dataa(\VGA640x480|countX[9]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA640x480|countX[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countX[9]~feeder .lut_mask = 16'hAAAA;
defparam \VGA640x480|countX[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \VGA640x480|countX[9] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[9]~feeder_combout ),
	.asdata(\rst~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[0]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[9] .is_wysiwyg = "true";
defparam \VGA640x480|countX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \VGA640x480|Hsync_n~0 (
// Equation(s):
// \VGA640x480|Hsync_n~0_combout  = (\VGA640x480|countX [9] & (\VGA640x480|countX [7] & !\VGA640x480|countX [8]))

	.dataa(gnd),
	.datab(\VGA640x480|countX [9]),
	.datac(\VGA640x480|countX [7]),
	.datad(\VGA640x480|countX [8]),
	.cin(gnd),
	.combout(\VGA640x480|Hsync_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|Hsync_n~0 .lut_mask = 16'h00C0;
defparam \VGA640x480|Hsync_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \VGA640x480|Hsync_n~1 (
// Equation(s):
// \VGA640x480|Hsync_n~1_combout  = ((\VGA640x480|countX [4] & (\VGA640x480|countX [5] & \VGA640x480|countX [6])) # (!\VGA640x480|countX [4] & (!\VGA640x480|countX [5] & !\VGA640x480|countX [6]))) # (!\VGA640x480|Hsync_n~0_combout )

	.dataa(\VGA640x480|Hsync_n~0_combout ),
	.datab(\VGA640x480|countX [4]),
	.datac(\VGA640x480|countX [5]),
	.datad(\VGA640x480|countX [6]),
	.cin(gnd),
	.combout(\VGA640x480|Hsync_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|Hsync_n~1 .lut_mask = 16'hD557;
defparam \VGA640x480|Hsync_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \VGA640x480|countY[0]~9 (
// Equation(s):
// \VGA640x480|countY[0]~9_combout  = \VGA640x480|countY [0] $ (VCC)
// \VGA640x480|countY[0]~10  = CARRY(\VGA640x480|countY [0])

	.dataa(\VGA640x480|countY [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA640x480|countY[0]~9_combout ),
	.cout(\VGA640x480|countY[0]~10 ));
// synopsys translate_off
defparam \VGA640x480|countY[0]~9 .lut_mask = 16'h55AA;
defparam \VGA640x480|countY[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \VGA640x480|countY[0] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\VGA640x480|countX[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[0] .is_wysiwyg = "true";
defparam \VGA640x480|countY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \VGA640x480|countY[1]~11 (
// Equation(s):
// \VGA640x480|countY[1]~11_combout  = (\VGA640x480|countY [1] & (!\VGA640x480|countY[0]~10 )) # (!\VGA640x480|countY [1] & ((\VGA640x480|countY[0]~10 ) # (GND)))
// \VGA640x480|countY[1]~12  = CARRY((!\VGA640x480|countY[0]~10 ) # (!\VGA640x480|countY [1]))

	.dataa(\VGA640x480|countY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[0]~10 ),
	.combout(\VGA640x480|countY[1]~11_combout ),
	.cout(\VGA640x480|countY[1]~12 ));
// synopsys translate_off
defparam \VGA640x480|countY[1]~11 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countY[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \VGA640x480|countY[1] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[1]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\VGA640x480|countX[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[1] .is_wysiwyg = "true";
defparam \VGA640x480|countY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \VGA640x480|countY[2]~13 (
// Equation(s):
// \VGA640x480|countY[2]~13_combout  = (\VGA640x480|countY [2] & (\VGA640x480|countY[1]~12  $ (GND))) # (!\VGA640x480|countY [2] & (!\VGA640x480|countY[1]~12  & VCC))
// \VGA640x480|countY[2]~14  = CARRY((\VGA640x480|countY [2] & !\VGA640x480|countY[1]~12 ))

	.dataa(\VGA640x480|countY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[1]~12 ),
	.combout(\VGA640x480|countY[2]~13_combout ),
	.cout(\VGA640x480|countY[2]~14 ));
// synopsys translate_off
defparam \VGA640x480|countY[2]~13 .lut_mask = 16'hA50A;
defparam \VGA640x480|countY[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \VGA640x480|countY[2] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[2]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\VGA640x480|countX[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[2] .is_wysiwyg = "true";
defparam \VGA640x480|countY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \VGA640x480|countY[3]~15 (
// Equation(s):
// \VGA640x480|countY[3]~15_combout  = (\VGA640x480|countY [3] & (!\VGA640x480|countY[2]~14 )) # (!\VGA640x480|countY [3] & ((\VGA640x480|countY[2]~14 ) # (GND)))
// \VGA640x480|countY[3]~16  = CARRY((!\VGA640x480|countY[2]~14 ) # (!\VGA640x480|countY [3]))

	.dataa(\VGA640x480|countY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[2]~14 ),
	.combout(\VGA640x480|countY[3]~15_combout ),
	.cout(\VGA640x480|countY[3]~16 ));
// synopsys translate_off
defparam \VGA640x480|countY[3]~15 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countY[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \VGA640x480|countY[3] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\VGA640x480|countX[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[3] .is_wysiwyg = "true";
defparam \VGA640x480|countY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \VGA640x480|countY[4]~17 (
// Equation(s):
// \VGA640x480|countY[4]~17_combout  = (\VGA640x480|countY [4] & (\VGA640x480|countY[3]~16  $ (GND))) # (!\VGA640x480|countY [4] & (!\VGA640x480|countY[3]~16  & VCC))
// \VGA640x480|countY[4]~18  = CARRY((\VGA640x480|countY [4] & !\VGA640x480|countY[3]~16 ))

	.dataa(gnd),
	.datab(\VGA640x480|countY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[3]~16 ),
	.combout(\VGA640x480|countY[4]~17_combout ),
	.cout(\VGA640x480|countY[4]~18 ));
// synopsys translate_off
defparam \VGA640x480|countY[4]~17 .lut_mask = 16'hC30C;
defparam \VGA640x480|countY[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \VGA640x480|countY[4] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[4]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\VGA640x480|countX[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[4] .is_wysiwyg = "true";
defparam \VGA640x480|countY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \VGA640x480|countY[5]~19 (
// Equation(s):
// \VGA640x480|countY[5]~19_combout  = (\VGA640x480|countY [5] & (!\VGA640x480|countY[4]~18 )) # (!\VGA640x480|countY [5] & ((\VGA640x480|countY[4]~18 ) # (GND)))
// \VGA640x480|countY[5]~20  = CARRY((!\VGA640x480|countY[4]~18 ) # (!\VGA640x480|countY [5]))

	.dataa(gnd),
	.datab(\VGA640x480|countY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[4]~18 ),
	.combout(\VGA640x480|countY[5]~19_combout ),
	.cout(\VGA640x480|countY[5]~20 ));
// synopsys translate_off
defparam \VGA640x480|countY[5]~19 .lut_mask = 16'h3C3F;
defparam \VGA640x480|countY[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \VGA640x480|countY[5] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\VGA640x480|countX[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[5] .is_wysiwyg = "true";
defparam \VGA640x480|countY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \VGA640x480|countY[6]~21 (
// Equation(s):
// \VGA640x480|countY[6]~21_combout  = (\VGA640x480|countY [6] & (\VGA640x480|countY[5]~20  $ (GND))) # (!\VGA640x480|countY [6] & (!\VGA640x480|countY[5]~20  & VCC))
// \VGA640x480|countY[6]~22  = CARRY((\VGA640x480|countY [6] & !\VGA640x480|countY[5]~20 ))

	.dataa(\VGA640x480|countY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[5]~20 ),
	.combout(\VGA640x480|countY[6]~21_combout ),
	.cout(\VGA640x480|countY[6]~22 ));
// synopsys translate_off
defparam \VGA640x480|countY[6]~21 .lut_mask = 16'hA50A;
defparam \VGA640x480|countY[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \VGA640x480|countY[6]~feeder (
// Equation(s):
// \VGA640x480|countY[6]~feeder_combout  = \VGA640x480|countY[6]~21_combout 

	.dataa(\VGA640x480|countY[6]~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA640x480|countY[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countY[6]~feeder .lut_mask = 16'hAAAA;
defparam \VGA640x480|countY[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \VGA640x480|countY[6] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\VGA640x480|countX[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[6] .is_wysiwyg = "true";
defparam \VGA640x480|countY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \VGA640x480|countY[7]~23 (
// Equation(s):
// \VGA640x480|countY[7]~23_combout  = (\VGA640x480|countY [7] & (!\VGA640x480|countY[6]~22 )) # (!\VGA640x480|countY [7] & ((\VGA640x480|countY[6]~22 ) # (GND)))
// \VGA640x480|countY[7]~24  = CARRY((!\VGA640x480|countY[6]~22 ) # (!\VGA640x480|countY [7]))

	.dataa(\VGA640x480|countY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[6]~22 ),
	.combout(\VGA640x480|countY[7]~23_combout ),
	.cout(\VGA640x480|countY[7]~24 ));
// synopsys translate_off
defparam \VGA640x480|countY[7]~23 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countY[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \VGA640x480|countY[7]~feeder (
// Equation(s):
// \VGA640x480|countY[7]~feeder_combout  = \VGA640x480|countY[7]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA640x480|countY[7]~23_combout ),
	.cin(gnd),
	.combout(\VGA640x480|countY[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countY[7]~feeder .lut_mask = 16'hFF00;
defparam \VGA640x480|countY[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \VGA640x480|countY[7] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\VGA640x480|countX[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[7] .is_wysiwyg = "true";
defparam \VGA640x480|countY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \VGA640x480|countY[8]~25 (
// Equation(s):
// \VGA640x480|countY[8]~25_combout  = \VGA640x480|countY[7]~24  $ (!\VGA640x480|countY [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA640x480|countY [8]),
	.cin(\VGA640x480|countY[7]~24 ),
	.combout(\VGA640x480|countY[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countY[8]~25 .lut_mask = 16'hF00F;
defparam \VGA640x480|countY[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \VGA640x480|countY[8]~feeder (
// Equation(s):
// \VGA640x480|countY[8]~feeder_combout  = \VGA640x480|countY[8]~25_combout 

	.dataa(\VGA640x480|countY[8]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA640x480|countY[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countY[8]~feeder .lut_mask = 16'hAAAA;
defparam \VGA640x480|countY[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \VGA640x480|countY[8] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(\VGA640x480|countX[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[8] .is_wysiwyg = "true";
defparam \VGA640x480|countY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \VGA640x480|Vsync_n~1 (
// Equation(s):
// \VGA640x480|Vsync_n~1_combout  = (((!\VGA640x480|countY [5]) # (!\VGA640x480|countY [7])) # (!\VGA640x480|countY [8])) # (!\VGA640x480|countY [6])

	.dataa(\VGA640x480|countY [6]),
	.datab(\VGA640x480|countY [8]),
	.datac(\VGA640x480|countY [7]),
	.datad(\VGA640x480|countY [5]),
	.cin(gnd),
	.combout(\VGA640x480|Vsync_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|Vsync_n~1 .lut_mask = 16'h7FFF;
defparam \VGA640x480|Vsync_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \VGA640x480|Vsync_n~0 (
// Equation(s):
// \VGA640x480|Vsync_n~0_combout  = ((\VGA640x480|countY [4]) # ((\VGA640x480|countY [2]) # (!\VGA640x480|countY [1]))) # (!\VGA640x480|countY [3])

	.dataa(\VGA640x480|countY [3]),
	.datab(\VGA640x480|countY [4]),
	.datac(\VGA640x480|countY [2]),
	.datad(\VGA640x480|countY [1]),
	.cin(gnd),
	.combout(\VGA640x480|Vsync_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|Vsync_n~0 .lut_mask = 16'hFDFF;
defparam \VGA640x480|Vsync_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \VGA640x480|Vsync_n~2 (
// Equation(s):
// \VGA640x480|Vsync_n~2_combout  = (\VGA640x480|Vsync_n~1_combout ) # (\VGA640x480|Vsync_n~0_combout )

	.dataa(gnd),
	.datab(\VGA640x480|Vsync_n~1_combout ),
	.datac(\VGA640x480|Vsync_n~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA640x480|Vsync_n~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|Vsync_n~2 .lut_mask = 16'hFCFC;
defparam \VGA640x480|Vsync_n~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \VGA640x480|countY [0] $ (VCC)
// \Add0~1  = CARRY(\VGA640x480|countY [0])

	.dataa(gnd),
	.datab(\VGA640x480|countY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\VGA640x480|countY [1] & (\Add0~1  & VCC)) # (!\VGA640x480|countY [1] & (!\Add0~1 ))
// \Add0~3  = CARRY((!\VGA640x480|countY [1] & !\Add0~1 ))

	.dataa(gnd),
	.datab(\VGA640x480|countY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hC303;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\VGA640x480|countY [2] & ((GND) # (!\Add0~3 ))) # (!\VGA640x480|countY [2] & (\Add0~3  $ (GND)))
// \Add0~5  = CARRY((\VGA640x480|countY [2]) # (!\Add0~3 ))

	.dataa(\VGA640x480|countY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h5AAF;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\VGA640x480|countY [3] & (\Add0~5  & VCC)) # (!\VGA640x480|countY [3] & (!\Add0~5 ))
// \Add0~7  = CARRY((!\VGA640x480|countY [3] & !\Add0~5 ))

	.dataa(\VGA640x480|countY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hA505;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\VGA640x480|countY [4] & ((GND) # (!\Add0~7 ))) # (!\VGA640x480|countY [4] & (\Add0~7  $ (GND)))
// \Add0~9  = CARRY((\VGA640x480|countY [4]) # (!\Add0~7 ))

	.dataa(\VGA640x480|countY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h5AAF;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\VGA640x480|countY [5] & (\Add0~9  & VCC)) # (!\VGA640x480|countY [5] & (!\Add0~9 ))
// \Add0~11  = CARRY((!\VGA640x480|countY [5] & !\Add0~9 ))

	.dataa(\VGA640x480|countY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hA505;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\VGA640x480|countY [6] & ((GND) # (!\Add0~11 ))) # (!\VGA640x480|countY [6] & (\Add0~11  $ (GND)))
// \Add0~13  = CARRY((\VGA640x480|countY [6]) # (!\Add0~11 ))

	.dataa(\VGA640x480|countY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h5AAF;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\VGA640x480|countY [7] & (\Add0~13  & VCC)) # (!\VGA640x480|countY [7] & (!\Add0~13 ))
// \Add0~15  = CARRY((!\VGA640x480|countY [7] & !\Add0~13 ))

	.dataa(gnd),
	.datab(\VGA640x480|countY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'hC303;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\VGA640x480|countY [8] & ((GND) # (!\Add0~15 ))) # (!\VGA640x480|countY [8] & (\Add0~15  $ (GND)))
// \Add0~17  = CARRY((\VGA640x480|countY [8]) # (!\Add0~15 ))

	.dataa(gnd),
	.datab(\VGA640x480|countY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h3CCF;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_15~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~0_combout  = \Add0~16_combout  $ (VCC)
// \Div1|auto_generated|divider|divider|op_15~1  = CARRY(\Add0~16_combout )

	.dataa(gnd),
	.datab(\Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|op_15~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_15~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~0 .lut_mask = 16'h33CC;
defparam \Div1|auto_generated|divider|divider|op_15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_15~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~2_combout  = !\Div1|auto_generated|divider|divider|op_15~1 
// \Div1|auto_generated|divider|divider|op_15~3  = CARRY(!\Div1|auto_generated|divider|divider|op_15~1 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_15~1 ),
	.combout(\Div1|auto_generated|divider|divider|op_15~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_15~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~2 .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|op_15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = !\Add0~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h0F0F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_15~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~4_combout  = (\Add0~18_combout  & (\Div1|auto_generated|divider|divider|op_15~3  $ (GND))) # (!\Add0~18_combout  & (!\Div1|auto_generated|divider|divider|op_15~3  & VCC))
// \Div1|auto_generated|divider|divider|op_15~5  = CARRY((\Add0~18_combout  & !\Div1|auto_generated|divider|divider|op_15~3 ))

	.dataa(\Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_15~3 ),
	.combout(\Div1|auto_generated|divider|divider|op_15~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_15~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~4 .lut_mask = 16'hA50A;
defparam \Div1|auto_generated|divider|divider|op_15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_15~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~6_combout  = !\Div1|auto_generated|divider|divider|op_15~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_15~5 ),
	.combout(\Div1|auto_generated|divider|divider|op_15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~6 .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|op_15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[94]~69 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[94]~69_combout  = (\Div1|auto_generated|divider|divider|op_15~4_combout  & !\Div1|auto_generated|divider|divider|op_15~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_15~4_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_15~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[94]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[94]~69 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[94]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[94]~68 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[94]~68_combout  = (\Div1|auto_generated|divider|divider|op_15~6_combout  & \Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_15~6_combout ),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[94]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[94]~68 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[94]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N26
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[92]~70 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[92]~70_combout  = (\Div1|auto_generated|divider|divider|op_15~6_combout  & \Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_15~6_combout ),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[92]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[92]~70 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[92]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[92]~71 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[92]~71_combout  = (!\Div1|auto_generated|divider|divider|op_15~6_combout  & \Div1|auto_generated|divider|divider|op_15~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_15~6_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_15~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[92]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[92]~71 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[92]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_16~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~0_combout  = \Add0~14_combout  $ (VCC)
// \Div1|auto_generated|divider|divider|op_16~1  = CARRY(\Add0~14_combout )

	.dataa(\Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|op_16~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_16~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~0 .lut_mask = 16'h55AA;
defparam \Div1|auto_generated|divider|divider|op_16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_16~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~2_combout  = (\Div1|auto_generated|divider|divider|op_16~1  & (((\Div1|auto_generated|divider|divider|StageOut[92]~70_combout ) # (\Div1|auto_generated|divider|divider|StageOut[92]~71_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_16~1  & (!\Div1|auto_generated|divider|divider|StageOut[92]~70_combout  & (!\Div1|auto_generated|divider|divider|StageOut[92]~71_combout )))
// \Div1|auto_generated|divider|divider|op_16~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[92]~70_combout  & (!\Div1|auto_generated|divider|divider|StageOut[92]~71_combout  & !\Div1|auto_generated|divider|divider|op_16~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[92]~70_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[92]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_16~1 ),
	.combout(\Div1|auto_generated|divider|divider|op_16~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_16~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|op_16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_16~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~4_combout  = (\Div1|auto_generated|divider|divider|op_16~3  & (\Div1|auto_generated|divider|divider|op_15~2_combout  & (!\Div1|auto_generated|divider|divider|op_15~6_combout  & VCC))) # 
// (!\Div1|auto_generated|divider|divider|op_16~3  & ((((\Div1|auto_generated|divider|divider|op_15~2_combout  & !\Div1|auto_generated|divider|divider|op_15~6_combout )))))
// \Div1|auto_generated|divider|divider|op_16~5  = CARRY((\Div1|auto_generated|divider|divider|op_15~2_combout  & (!\Div1|auto_generated|divider|divider|op_15~6_combout  & !\Div1|auto_generated|divider|divider|op_16~3 )))

	.dataa(\Div1|auto_generated|divider|divider|op_15~2_combout ),
	.datab(\Div1|auto_generated|divider|divider|op_15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_16~3 ),
	.combout(\Div1|auto_generated|divider|divider|op_16~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_16~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~4 .lut_mask = 16'h2D02;
defparam \Div1|auto_generated|divider|divider|op_16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_16~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[94]~69_combout  & (!\Div1|auto_generated|divider|divider|StageOut[94]~68_combout  & !\Div1|auto_generated|divider|divider|op_16~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[94]~69_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[94]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_16~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_16~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|op_16~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_16~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~8_combout  = \Div1|auto_generated|divider|divider|op_16~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_16~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|op_16~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|op_16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[98]~72 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[98]~72_combout  = (\Div1|auto_generated|divider|divider|op_15~2_combout  & (!\Div1|auto_generated|divider|divider|op_15~6_combout  & \Div1|auto_generated|divider|divider|op_16~8_combout ))

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|op_15~2_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_15~6_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_16~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[98]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[98]~72 .lut_mask = 16'h0C00;
defparam \Div1|auto_generated|divider|divider|StageOut[98]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N30
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[98]~73 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[98]~73_combout  = (\Div1|auto_generated|divider|divider|op_16~4_combout  & !\Div1|auto_generated|divider|divider|op_16~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_16~4_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_16~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[98]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[98]~73 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[98]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[97]~74 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[97]~74_combout  = (\Div1|auto_generated|divider|divider|op_16~2_combout  & !\Div1|auto_generated|divider|divider|op_16~8_combout )

	.dataa(\Div1|auto_generated|divider|divider|op_16~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|op_16~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[97]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[97]~74 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[97]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[97]~107 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[97]~107_combout  = (\Div1|auto_generated|divider|divider|op_16~8_combout  & ((\Div1|auto_generated|divider|divider|op_15~6_combout  & ((\Add0~16_combout ))) # 
// (!\Div1|auto_generated|divider|divider|op_15~6_combout  & (\Div1|auto_generated|divider|divider|op_15~0_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|op_15~0_combout ),
	.datab(\Add0~16_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_15~6_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_16~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[97]~107_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[97]~107 .lut_mask = 16'hCA00;
defparam \Div1|auto_generated|divider|divider|StageOut[97]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N20
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[96]~75 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[96]~75_combout  = (\Add0~14_combout  & \Div1|auto_generated|divider|divider|op_16~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~14_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_16~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[96]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[96]~75 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[96]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[96]~76 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[96]~76_combout  = (\Div1|auto_generated|divider|divider|op_16~0_combout  & !\Div1|auto_generated|divider|divider|op_16~8_combout )

	.dataa(\Div1|auto_generated|divider|divider|op_16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|op_16~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[96]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[96]~76 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[96]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_17~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~0_combout  = \Add0~12_combout  $ (VCC)
// \Div1|auto_generated|divider|divider|op_17~1  = CARRY(\Add0~12_combout )

	.dataa(gnd),
	.datab(\Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|op_17~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_17~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~0 .lut_mask = 16'h33CC;
defparam \Div1|auto_generated|divider|divider|op_17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_17~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~2_combout  = (\Div1|auto_generated|divider|divider|op_17~1  & (((\Div1|auto_generated|divider|divider|StageOut[96]~75_combout ) # (\Div1|auto_generated|divider|divider|StageOut[96]~76_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_17~1  & (!\Div1|auto_generated|divider|divider|StageOut[96]~75_combout  & (!\Div1|auto_generated|divider|divider|StageOut[96]~76_combout )))
// \Div1|auto_generated|divider|divider|op_17~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[96]~75_combout  & (!\Div1|auto_generated|divider|divider|StageOut[96]~76_combout  & !\Div1|auto_generated|divider|divider|op_17~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[96]~75_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[96]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_17~1 ),
	.combout(\Div1|auto_generated|divider|divider|op_17~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_17~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|op_17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_17~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~4_combout  = (\Div1|auto_generated|divider|divider|op_17~3  & (((\Div1|auto_generated|divider|divider|StageOut[97]~74_combout ) # (\Div1|auto_generated|divider|divider|StageOut[97]~107_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_17~3  & ((((\Div1|auto_generated|divider|divider|StageOut[97]~74_combout ) # (\Div1|auto_generated|divider|divider|StageOut[97]~107_combout )))))
// \Div1|auto_generated|divider|divider|op_17~5  = CARRY((!\Div1|auto_generated|divider|divider|op_17~3  & ((\Div1|auto_generated|divider|divider|StageOut[97]~74_combout ) # (\Div1|auto_generated|divider|divider|StageOut[97]~107_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[97]~74_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[97]~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_17~3 ),
	.combout(\Div1|auto_generated|divider|divider|op_17~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_17~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~4 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|op_17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_17~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[98]~72_combout  & (!\Div1|auto_generated|divider|divider|StageOut[98]~73_combout  & !\Div1|auto_generated|divider|divider|op_17~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[98]~72_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[98]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_17~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_17~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|op_17~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_17~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~8_combout  = \Div1|auto_generated|divider|divider|op_17~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_17~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|op_17~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|op_17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[102]~77 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[102]~77_combout  = (\Div1|auto_generated|divider|divider|op_17~4_combout  & !\Div1|auto_generated|divider|divider|op_17~8_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|op_17~4_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_17~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[102]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[102]~77 .lut_mask = 16'h0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[102]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[102]~101 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[102]~101_combout  = (\Div1|auto_generated|divider|divider|op_17~8_combout  & ((\Div1|auto_generated|divider|divider|StageOut[97]~107_combout ) # ((\Div1|auto_generated|divider|divider|op_16~2_combout  & 
// !\Div1|auto_generated|divider|divider|op_16~8_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|op_16~2_combout ),
	.datab(\Div1|auto_generated|divider|divider|op_16~8_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_17~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|StageOut[97]~107_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[102]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[102]~101 .lut_mask = 16'hF020;
defparam \Div1|auto_generated|divider|divider|StageOut[102]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[101]~78 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[101]~78_combout  = (!\Div1|auto_generated|divider|divider|op_17~8_combout  & \Div1|auto_generated|divider|divider|op_17~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_17~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_17~2_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[101]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[101]~78 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[101]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N4
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[101]~108 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[101]~108_combout  = (\Div1|auto_generated|divider|divider|op_17~8_combout  & ((\Div1|auto_generated|divider|divider|op_16~8_combout  & ((\Add0~14_combout ))) # 
// (!\Div1|auto_generated|divider|divider|op_16~8_combout  & (\Div1|auto_generated|divider|divider|op_16~0_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|op_16~0_combout ),
	.datab(\Div1|auto_generated|divider|divider|op_17~8_combout ),
	.datac(\Add0~14_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_16~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[101]~108_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[101]~108 .lut_mask = 16'hC088;
defparam \Div1|auto_generated|divider|divider|StageOut[101]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[100]~80 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[100]~80_combout  = (!\Div1|auto_generated|divider|divider|op_17~8_combout  & \Div1|auto_generated|divider|divider|op_17~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_17~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_17~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[100]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[100]~80 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[100]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[100]~79 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[100]~79_combout  = (\Div1|auto_generated|divider|divider|op_17~8_combout  & \Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_17~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[100]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[100]~79 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[100]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_18~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~0_combout  = \Add0~10_combout  $ (VCC)
// \Div1|auto_generated|divider|divider|op_18~1  = CARRY(\Add0~10_combout )

	.dataa(gnd),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|op_18~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~0 .lut_mask = 16'h33CC;
defparam \Div1|auto_generated|divider|divider|op_18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_18~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~2_combout  = (\Div1|auto_generated|divider|divider|op_18~1  & (((\Div1|auto_generated|divider|divider|StageOut[100]~80_combout ) # (\Div1|auto_generated|divider|divider|StageOut[100]~79_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_18~1  & (!\Div1|auto_generated|divider|divider|StageOut[100]~80_combout  & (!\Div1|auto_generated|divider|divider|StageOut[100]~79_combout )))
// \Div1|auto_generated|divider|divider|op_18~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[100]~80_combout  & (!\Div1|auto_generated|divider|divider|StageOut[100]~79_combout  & !\Div1|auto_generated|divider|divider|op_18~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[100]~80_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[100]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_18~1 ),
	.combout(\Div1|auto_generated|divider|divider|op_18~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|op_18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_18~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~4_combout  = (\Div1|auto_generated|divider|divider|op_18~3  & (((\Div1|auto_generated|divider|divider|StageOut[101]~78_combout ) # (\Div1|auto_generated|divider|divider|StageOut[101]~108_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_18~3  & ((((\Div1|auto_generated|divider|divider|StageOut[101]~78_combout ) # (\Div1|auto_generated|divider|divider|StageOut[101]~108_combout )))))
// \Div1|auto_generated|divider|divider|op_18~5  = CARRY((!\Div1|auto_generated|divider|divider|op_18~3  & ((\Div1|auto_generated|divider|divider|StageOut[101]~78_combout ) # (\Div1|auto_generated|divider|divider|StageOut[101]~108_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[101]~78_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[101]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_18~3 ),
	.combout(\Div1|auto_generated|divider|divider|op_18~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~4 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|op_18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_18~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[102]~77_combout  & (!\Div1|auto_generated|divider|divider|StageOut[102]~101_combout  & !\Div1|auto_generated|divider|divider|op_18~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[102]~77_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[102]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_18~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_18~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|op_18~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_18~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~8_combout  = \Div1|auto_generated|divider|divider|op_18~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|op_18~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|op_18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[106]~81 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[106]~81_combout  = (!\Div1|auto_generated|divider|divider|op_18~8_combout  & \Div1|auto_generated|divider|divider|op_18~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_18~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_18~4_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[106]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[106]~81 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[106]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[106]~102 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[106]~102_combout  = (\Div1|auto_generated|divider|divider|op_18~8_combout  & ((\Div1|auto_generated|divider|divider|StageOut[101]~108_combout ) # ((\Div1|auto_generated|divider|divider|op_17~2_combout  & 
// !\Div1|auto_generated|divider|divider|op_17~8_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[101]~108_combout ),
	.datab(\Div1|auto_generated|divider|divider|op_17~2_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_17~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_18~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[106]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[106]~102 .lut_mask = 16'hAE00;
defparam \Div1|auto_generated|divider|divider|StageOut[106]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[105]~109 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[105]~109_combout  = (\Div1|auto_generated|divider|divider|op_18~8_combout  & ((\Div1|auto_generated|divider|divider|op_17~8_combout  & ((\Add0~12_combout ))) # 
// (!\Div1|auto_generated|divider|divider|op_17~8_combout  & (\Div1|auto_generated|divider|divider|op_17~0_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|op_17~0_combout ),
	.datab(\Add0~12_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_17~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_18~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[105]~109_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[105]~109 .lut_mask = 16'hCA00;
defparam \Div1|auto_generated|divider|divider|StageOut[105]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[105]~82 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[105]~82_combout  = (\Div1|auto_generated|divider|divider|op_18~2_combout  & !\Div1|auto_generated|divider|divider|op_18~8_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|op_18~2_combout ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|op_18~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[105]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[105]~82 .lut_mask = 16'h00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[105]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[104]~83 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[104]~83_combout  = (\Add0~10_combout  & \Div1|auto_generated|divider|divider|op_18~8_combout )

	.dataa(gnd),
	.datab(\Add0~10_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_18~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[104]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[104]~83 .lut_mask = 16'hC0C0;
defparam \Div1|auto_generated|divider|divider|StageOut[104]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[104]~84 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[104]~84_combout  = (!\Div1|auto_generated|divider|divider|op_18~8_combout  & \Div1|auto_generated|divider|divider|op_18~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_18~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_18~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[104]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[104]~84 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[104]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_19~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~0_combout  = \Add0~8_combout  $ (VCC)
// \Div1|auto_generated|divider|divider|op_19~1  = CARRY(\Add0~8_combout )

	.dataa(gnd),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|op_19~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~0 .lut_mask = 16'h33CC;
defparam \Div1|auto_generated|divider|divider|op_19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_19~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~2_combout  = (\Div1|auto_generated|divider|divider|op_19~1  & (((\Div1|auto_generated|divider|divider|StageOut[104]~83_combout ) # (\Div1|auto_generated|divider|divider|StageOut[104]~84_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_19~1  & (!\Div1|auto_generated|divider|divider|StageOut[104]~83_combout  & (!\Div1|auto_generated|divider|divider|StageOut[104]~84_combout )))
// \Div1|auto_generated|divider|divider|op_19~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[104]~83_combout  & (!\Div1|auto_generated|divider|divider|StageOut[104]~84_combout  & !\Div1|auto_generated|divider|divider|op_19~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[104]~83_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[104]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_19~1 ),
	.combout(\Div1|auto_generated|divider|divider|op_19~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|op_19~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_19~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~4_combout  = (\Div1|auto_generated|divider|divider|op_19~3  & (((\Div1|auto_generated|divider|divider|StageOut[105]~109_combout ) # (\Div1|auto_generated|divider|divider|StageOut[105]~82_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_19~3  & ((((\Div1|auto_generated|divider|divider|StageOut[105]~109_combout ) # (\Div1|auto_generated|divider|divider|StageOut[105]~82_combout )))))
// \Div1|auto_generated|divider|divider|op_19~5  = CARRY((!\Div1|auto_generated|divider|divider|op_19~3  & ((\Div1|auto_generated|divider|divider|StageOut[105]~109_combout ) # (\Div1|auto_generated|divider|divider|StageOut[105]~82_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[105]~109_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[105]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_19~3 ),
	.combout(\Div1|auto_generated|divider|divider|op_19~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~4 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|op_19~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_19~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[106]~81_combout  & (!\Div1|auto_generated|divider|divider|StageOut[106]~102_combout  & !\Div1|auto_generated|divider|divider|op_19~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[106]~81_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[106]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_19~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_19~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|op_19~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_19~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~8_combout  = \Div1|auto_generated|divider|divider|op_19~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|op_19~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|op_19~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[110]~103 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[110]~103_combout  = (\Div1|auto_generated|divider|divider|op_19~8_combout  & ((\Div1|auto_generated|divider|divider|StageOut[105]~109_combout ) # ((!\Div1|auto_generated|divider|divider|op_18~8_combout  & 
// \Div1|auto_generated|divider|divider|op_18~2_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[105]~109_combout ),
	.datab(\Div1|auto_generated|divider|divider|op_18~8_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_18~2_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_19~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[110]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[110]~103 .lut_mask = 16'hBA00;
defparam \Div1|auto_generated|divider|divider|StageOut[110]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[110]~85 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[110]~85_combout  = (\Div1|auto_generated|divider|divider|op_19~4_combout  & !\Div1|auto_generated|divider|divider|op_19~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_19~4_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_19~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[110]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[110]~85 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[110]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[109]~110 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[109]~110_combout  = (\Div1|auto_generated|divider|divider|op_19~8_combout  & ((\Div1|auto_generated|divider|divider|op_18~8_combout  & (\Add0~10_combout )) # 
// (!\Div1|auto_generated|divider|divider|op_18~8_combout  & ((\Div1|auto_generated|divider|divider|op_18~0_combout )))))

	.dataa(\Div1|auto_generated|divider|divider|op_18~8_combout ),
	.datab(\Add0~10_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_19~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_18~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[109]~110_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[109]~110 .lut_mask = 16'hD080;
defparam \Div1|auto_generated|divider|divider|StageOut[109]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[109]~86 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[109]~86_combout  = (\Div1|auto_generated|divider|divider|op_19~2_combout  & !\Div1|auto_generated|divider|divider|op_19~8_combout )

	.dataa(\Div1|auto_generated|divider|divider|op_19~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|op_19~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[109]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[109]~86 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[109]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[108]~88 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[108]~88_combout  = (\Div1|auto_generated|divider|divider|op_19~0_combout  & !\Div1|auto_generated|divider|divider|op_19~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_19~0_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_19~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[108]~88 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[108]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[108]~87 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[108]~87_combout  = (\Add0~8_combout  & \Div1|auto_generated|divider|divider|op_19~8_combout )

	.dataa(gnd),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|op_19~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[108]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[108]~87 .lut_mask = 16'hCC00;
defparam \Div1|auto_generated|divider|divider|StageOut[108]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_20~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~0_combout  = \Add0~6_combout  $ (VCC)
// \Div1|auto_generated|divider|divider|op_20~1  = CARRY(\Add0~6_combout )

	.dataa(\Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|op_20~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~0 .lut_mask = 16'h55AA;
defparam \Div1|auto_generated|divider|divider|op_20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_20~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~2_combout  = (\Div1|auto_generated|divider|divider|op_20~1  & (((\Div1|auto_generated|divider|divider|StageOut[108]~88_combout ) # (\Div1|auto_generated|divider|divider|StageOut[108]~87_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_20~1  & (!\Div1|auto_generated|divider|divider|StageOut[108]~88_combout  & (!\Div1|auto_generated|divider|divider|StageOut[108]~87_combout )))
// \Div1|auto_generated|divider|divider|op_20~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[108]~88_combout  & (!\Div1|auto_generated|divider|divider|StageOut[108]~87_combout  & !\Div1|auto_generated|divider|divider|op_20~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[108]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_20~1 ),
	.combout(\Div1|auto_generated|divider|divider|op_20~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|op_20~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_20~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~4_combout  = (\Div1|auto_generated|divider|divider|op_20~3  & (((\Div1|auto_generated|divider|divider|StageOut[109]~110_combout ) # (\Div1|auto_generated|divider|divider|StageOut[109]~86_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_20~3  & ((((\Div1|auto_generated|divider|divider|StageOut[109]~110_combout ) # (\Div1|auto_generated|divider|divider|StageOut[109]~86_combout )))))
// \Div1|auto_generated|divider|divider|op_20~5  = CARRY((!\Div1|auto_generated|divider|divider|op_20~3  & ((\Div1|auto_generated|divider|divider|StageOut[109]~110_combout ) # (\Div1|auto_generated|divider|divider|StageOut[109]~86_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[109]~110_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[109]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_20~3 ),
	.combout(\Div1|auto_generated|divider|divider|op_20~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~4 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|op_20~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_20~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[110]~103_combout  & (!\Div1|auto_generated|divider|divider|StageOut[110]~85_combout  & !\Div1|auto_generated|divider|divider|op_20~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[110]~103_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[110]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_20~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_20~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|op_20~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_20~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~8_combout  = \Div1|auto_generated|divider|divider|op_20~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|op_20~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|op_20~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[114]~104 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[114]~104_combout  = (\Div1|auto_generated|divider|divider|op_20~8_combout  & ((\Div1|auto_generated|divider|divider|StageOut[109]~110_combout ) # ((\Div1|auto_generated|divider|divider|op_19~2_combout  & 
// !\Div1|auto_generated|divider|divider|op_19~8_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|op_19~2_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[109]~110_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_19~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_20~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[114]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[114]~104 .lut_mask = 16'hCE00;
defparam \Div1|auto_generated|divider|divider|StageOut[114]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[114]~89 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[114]~89_combout  = (!\Div1|auto_generated|divider|divider|op_20~8_combout  & \Div1|auto_generated|divider|divider|op_20~4_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|op_20~8_combout ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|op_20~4_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[114]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[114]~89 .lut_mask = 16'h3300;
defparam \Div1|auto_generated|divider|divider|StageOut[114]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[113]~90 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[113]~90_combout  = (\Div1|auto_generated|divider|divider|op_20~2_combout  & !\Div1|auto_generated|divider|divider|op_20~8_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|op_20~2_combout ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|op_20~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[113]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[113]~90 .lut_mask = 16'h00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[113]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[113]~111 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[113]~111_combout  = (\Div1|auto_generated|divider|divider|op_20~8_combout  & ((\Div1|auto_generated|divider|divider|op_19~8_combout  & ((\Add0~8_combout ))) # 
// (!\Div1|auto_generated|divider|divider|op_19~8_combout  & (\Div1|auto_generated|divider|divider|op_19~0_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|op_19~0_combout ),
	.datab(\Add0~8_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_19~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_20~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[113]~111_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[113]~111 .lut_mask = 16'hCA00;
defparam \Div1|auto_generated|divider|divider|StageOut[113]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[112]~92 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[112]~92_combout  = (\Div1|auto_generated|divider|divider|op_20~0_combout  & !\Div1|auto_generated|divider|divider|op_20~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_20~0_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_20~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[112]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[112]~92 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[112]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[112]~91 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[112]~91_combout  = (\Add0~6_combout  & \Div1|auto_generated|divider|divider|op_20~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~6_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_20~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[112]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[112]~91 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[112]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_21~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~0_combout  = \Add0~4_combout  $ (VCC)
// \Div1|auto_generated|divider|divider|op_21~1  = CARRY(\Add0~4_combout )

	.dataa(\Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|op_21~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~0 .lut_mask = 16'h55AA;
defparam \Div1|auto_generated|divider|divider|op_21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_21~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~2_combout  = (\Div1|auto_generated|divider|divider|op_21~1  & (((\Div1|auto_generated|divider|divider|StageOut[112]~92_combout ) # (\Div1|auto_generated|divider|divider|StageOut[112]~91_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_21~1  & (!\Div1|auto_generated|divider|divider|StageOut[112]~92_combout  & (!\Div1|auto_generated|divider|divider|StageOut[112]~91_combout )))
// \Div1|auto_generated|divider|divider|op_21~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[112]~92_combout  & (!\Div1|auto_generated|divider|divider|StageOut[112]~91_combout  & !\Div1|auto_generated|divider|divider|op_21~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[112]~92_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[112]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_21~1 ),
	.combout(\Div1|auto_generated|divider|divider|op_21~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|op_21~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_21~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~4_combout  = (\Div1|auto_generated|divider|divider|op_21~3  & (((\Div1|auto_generated|divider|divider|StageOut[113]~90_combout ) # (\Div1|auto_generated|divider|divider|StageOut[113]~111_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_21~3  & ((((\Div1|auto_generated|divider|divider|StageOut[113]~90_combout ) # (\Div1|auto_generated|divider|divider|StageOut[113]~111_combout )))))
// \Div1|auto_generated|divider|divider|op_21~5  = CARRY((!\Div1|auto_generated|divider|divider|op_21~3  & ((\Div1|auto_generated|divider|divider|StageOut[113]~90_combout ) # (\Div1|auto_generated|divider|divider|StageOut[113]~111_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[113]~90_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[113]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_21~3 ),
	.combout(\Div1|auto_generated|divider|divider|op_21~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~4 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|op_21~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_21~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[114]~104_combout  & (!\Div1|auto_generated|divider|divider|StageOut[114]~89_combout  & !\Div1|auto_generated|divider|divider|op_21~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[114]~104_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[114]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_21~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_21~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|op_21~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_21~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~8_combout  = \Div1|auto_generated|divider|divider|op_21~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|op_21~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|op_21~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[118]~93 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[118]~93_combout  = (\Div1|auto_generated|divider|divider|op_21~4_combout  & !\Div1|auto_generated|divider|divider|op_21~8_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|op_21~4_combout ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|op_21~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[118]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[118]~93 .lut_mask = 16'h00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[118]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[118]~105 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[118]~105_combout  = (\Div1|auto_generated|divider|divider|op_21~8_combout  & ((\Div1|auto_generated|divider|divider|StageOut[113]~111_combout ) # ((\Div1|auto_generated|divider|divider|op_20~2_combout  & 
// !\Div1|auto_generated|divider|divider|op_20~8_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|op_20~2_combout ),
	.datab(\Div1|auto_generated|divider|divider|op_21~8_combout ),
	.datac(\Div1|auto_generated|divider|divider|StageOut[113]~111_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_20~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[118]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[118]~105 .lut_mask = 16'hC0C8;
defparam \Div1|auto_generated|divider|divider|StageOut[118]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[117]~112 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[117]~112_combout  = (\Div1|auto_generated|divider|divider|op_21~8_combout  & ((\Div1|auto_generated|divider|divider|op_20~8_combout  & ((\Add0~6_combout ))) # 
// (!\Div1|auto_generated|divider|divider|op_20~8_combout  & (\Div1|auto_generated|divider|divider|op_20~0_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|op_20~0_combout ),
	.datab(\Div1|auto_generated|divider|divider|op_21~8_combout ),
	.datac(\Add0~6_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_20~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[117]~112_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[117]~112 .lut_mask = 16'hC088;
defparam \Div1|auto_generated|divider|divider|StageOut[117]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[117]~94 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[117]~94_combout  = (\Div1|auto_generated|divider|divider|op_21~2_combout  & !\Div1|auto_generated|divider|divider|op_21~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_21~2_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_21~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[117]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[117]~94 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[117]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[116]~96 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[116]~96_combout  = (\Div1|auto_generated|divider|divider|op_21~0_combout  & !\Div1|auto_generated|divider|divider|op_21~8_combout )

	.dataa(\Div1|auto_generated|divider|divider|op_21~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|op_21~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[116]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[116]~96 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[116]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[116]~95 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[116]~95_combout  = (\Add0~4_combout  & \Div1|auto_generated|divider|divider|op_21~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~4_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_21~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[116]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[116]~95 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[116]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_23~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~0_combout  = \Add0~2_combout  $ (VCC)
// \Div1|auto_generated|divider|divider|op_23~1  = CARRY(\Add0~2_combout )

	.dataa(\Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|op_23~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~0 .lut_mask = 16'h55AA;
defparam \Div1|auto_generated|divider|divider|op_23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_23~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~2_combout  = (\Div1|auto_generated|divider|divider|op_23~1  & (((\Div1|auto_generated|divider|divider|StageOut[116]~96_combout ) # (\Div1|auto_generated|divider|divider|StageOut[116]~95_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_23~1  & (!\Div1|auto_generated|divider|divider|StageOut[116]~96_combout  & (!\Div1|auto_generated|divider|divider|StageOut[116]~95_combout )))
// \Div1|auto_generated|divider|divider|op_23~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[116]~96_combout  & (!\Div1|auto_generated|divider|divider|StageOut[116]~95_combout  & !\Div1|auto_generated|divider|divider|op_23~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[116]~96_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[116]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_23~1 ),
	.combout(\Div1|auto_generated|divider|divider|op_23~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|op_23~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_23~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~4_combout  = (\Div1|auto_generated|divider|divider|op_23~3  & (((\Div1|auto_generated|divider|divider|StageOut[117]~112_combout ) # (\Div1|auto_generated|divider|divider|StageOut[117]~94_combout )))) # 
// (!\Div1|auto_generated|divider|divider|op_23~3  & ((((\Div1|auto_generated|divider|divider|StageOut[117]~112_combout ) # (\Div1|auto_generated|divider|divider|StageOut[117]~94_combout )))))
// \Div1|auto_generated|divider|divider|op_23~5  = CARRY((!\Div1|auto_generated|divider|divider|op_23~3  & ((\Div1|auto_generated|divider|divider|StageOut[117]~112_combout ) # (\Div1|auto_generated|divider|divider|StageOut[117]~94_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[117]~112_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[117]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_23~3 ),
	.combout(\Div1|auto_generated|divider|divider|op_23~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~4 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|op_23~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_23~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[118]~93_combout  & (!\Div1|auto_generated|divider|divider|StageOut[118]~105_combout  & !\Div1|auto_generated|divider|divider|op_23~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[118]~93_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[118]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_23~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_23~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|op_23~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_23~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~8_combout  = \Div1|auto_generated|divider|divider|op_23~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|op_23~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|op_23~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[122]~97 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[122]~97_combout  = (!\Div1|auto_generated|divider|divider|op_23~8_combout  & \Div1|auto_generated|divider|divider|op_23~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_23~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_23~4_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[122]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[122]~97 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[122]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[122]~106 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[122]~106_combout  = (\Div1|auto_generated|divider|divider|op_23~8_combout  & ((\Div1|auto_generated|divider|divider|StageOut[117]~112_combout ) # ((!\Div1|auto_generated|divider|divider|op_21~8_combout  & 
// \Div1|auto_generated|divider|divider|op_21~2_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|op_23~8_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[117]~112_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_21~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_21~2_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[122]~106_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[122]~106 .lut_mask = 16'h8A88;
defparam \Div1|auto_generated|divider|divider|StageOut[122]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[121]~113 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[121]~113_combout  = (\Div1|auto_generated|divider|divider|op_23~8_combout  & ((\Div1|auto_generated|divider|divider|op_21~8_combout  & (\Add0~4_combout )) # 
// (!\Div1|auto_generated|divider|divider|op_21~8_combout  & ((\Div1|auto_generated|divider|divider|op_21~0_combout )))))

	.dataa(\Add0~4_combout ),
	.datab(\Div1|auto_generated|divider|divider|op_21~0_combout ),
	.datac(\Div1|auto_generated|divider|divider|op_21~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_23~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[121]~113_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[121]~113 .lut_mask = 16'hAC00;
defparam \Div1|auto_generated|divider|divider|StageOut[121]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[121]~98 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[121]~98_combout  = (!\Div1|auto_generated|divider|divider|op_23~8_combout  & \Div1|auto_generated|divider|divider|op_23~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_23~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_23~2_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[121]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[121]~98 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[121]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[120]~100 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[120]~100_combout  = (!\Div1|auto_generated|divider|divider|op_23~8_combout  & \Div1|auto_generated|divider|divider|op_23~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_23~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|op_23~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[120]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[120]~100 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[120]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[120]~99 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[120]~99_combout  = (\Add0~2_combout  & \Div1|auto_generated|divider|divider|op_23~8_combout )

	.dataa(\Add0~2_combout ),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|op_23~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[120]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[120]~99 .lut_mask = 16'hA0A0;
defparam \Div1|auto_generated|divider|divider|StageOut[120]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_24~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_24~1_cout  = CARRY(\Add0~0_combout )

	.dataa(\Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_24~1_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_24~1 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|op_24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_24~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_24~3_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[120]~100_combout  & (!\Div1|auto_generated|divider|divider|StageOut[120]~99_combout  & !\Div1|auto_generated|divider|divider|op_24~1_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[120]~100_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[120]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_24~1_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_24~3_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_24~3 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|op_24~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_24~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_24~5_cout  = CARRY((!\Div1|auto_generated|divider|divider|op_24~3_cout  & ((\Div1|auto_generated|divider|divider|StageOut[121]~113_combout ) # (\Div1|auto_generated|divider|divider|StageOut[121]~98_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[121]~113_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[121]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_24~3_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_24~5_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_24~5 .lut_mask = 16'h000E;
defparam \Div1|auto_generated|divider|divider|op_24~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_24~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_24~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[122]~97_combout  & (!\Div1|auto_generated|divider|divider|StageOut[122]~106_combout  & !\Div1|auto_generated|divider|divider|op_24~5_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[122]~97_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[122]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|op_24~5_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|op_24~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_24~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|op_24~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|op_24~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_24~8_combout  = \Div1|auto_generated|divider|divider|op_24~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_24~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|op_24~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_24~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|op_24~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_1~0_combout  = \VGA640x480|countX [7] $ (VCC)
// \Div0|auto_generated|divider|divider|op_1~1  = CARRY(\VGA640x480|countX [7])

	.dataa(gnd),
	.datab(\VGA640x480|countX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h33CC;
defparam \Div0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_1~2_combout  = (\VGA640x480|countX [8] & (\Div0|auto_generated|divider|divider|op_1~1  & VCC)) # (!\VGA640x480|countX [8] & (!\Div0|auto_generated|divider|divider|op_1~1 ))
// \Div0|auto_generated|divider|divider|op_1~3  = CARRY((!\VGA640x480|countX [8] & !\Div0|auto_generated|divider|divider|op_1~1 ))

	.dataa(gnd),
	.datab(\VGA640x480|countX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_1~1 ),
	.combout(\Div0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'hC303;
defparam \Div0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_1~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_1~4_combout  = (\VGA640x480|countX [9] & (\Div0|auto_generated|divider|divider|op_1~3  $ (GND))) # (!\VGA640x480|countX [9] & (!\Div0|auto_generated|divider|divider|op_1~3  & VCC))
// \Div0|auto_generated|divider|divider|op_1~5  = CARRY((\VGA640x480|countX [9] & !\Div0|auto_generated|divider|divider|op_1~3 ))

	.dataa(gnd),
	.datab(\VGA640x480|countX [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_1~3 ),
	.combout(\Div0|auto_generated|divider|divider|op_1~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_1~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_1~4 .lut_mask = 16'hC30C;
defparam \Div0|auto_generated|divider|divider|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_1~6_combout  = !\Div0|auto_generated|divider|divider|op_1~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_1~5 ),
	.combout(\Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\Div1|auto_generated|divider|divider|op_24~8_combout  & (!\Div0|auto_generated|divider|divider|op_1~6_combout  & VCC)) # (!\Div1|auto_generated|divider|divider|op_24~8_combout  & (\Div0|auto_generated|divider|divider|op_1~6_combout  $ 
// (GND)))
// \Add1~1  = CARRY((!\Div1|auto_generated|divider|divider|op_24~8_combout  & !\Div0|auto_generated|divider|divider|op_1~6_combout ))

	.dataa(\Div1|auto_generated|divider|divider|op_24~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6611;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\Div1|auto_generated|divider|divider|op_23~8_combout  & ((\Add1~1 ) # (GND))) # (!\Div1|auto_generated|divider|divider|op_23~8_combout  & (!\Add1~1 ))
// \Add1~3  = CARRY((\Div1|auto_generated|divider|divider|op_23~8_combout ) # (!\Add1~1 ))

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|op_23~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hC3CF;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\Div1|auto_generated|divider|divider|op_21~8_combout  & (!\Add1~3  & VCC)) # (!\Div1|auto_generated|divider|divider|op_21~8_combout  & (\Add1~3  $ (GND)))
// \Add1~5  = CARRY((!\Div1|auto_generated|divider|divider|op_21~8_combout  & !\Add1~3 ))

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|op_21~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h3C03;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Div1|auto_generated|divider|divider|op_20~8_combout  & ((\Add1~5 ) # (GND))) # (!\Div1|auto_generated|divider|divider|op_20~8_combout  & (!\Add1~5 ))
// \Add1~7  = CARRY((\Div1|auto_generated|divider|divider|op_20~8_combout ) # (!\Add1~5 ))

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|op_20~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hC3CF;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\Div1|auto_generated|divider|divider|op_19~8_combout  & (!\Add1~7  & VCC)) # (!\Div1|auto_generated|divider|divider|op_19~8_combout  & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((!\Div1|auto_generated|divider|divider|op_19~8_combout  & !\Add1~7 ))

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|op_19~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h3C03;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Div1|auto_generated|divider|divider|op_18~8_combout  & ((\Add1~9 ) # (GND))) # (!\Div1|auto_generated|divider|divider|op_18~8_combout  & (!\Add1~9 ))
// \Add1~11  = CARRY((\Div1|auto_generated|divider|divider|op_18~8_combout ) # (!\Add1~9 ))

	.dataa(\Div1|auto_generated|divider|divider|op_18~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hA5AF;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = \Add1~11  $ (\Div1|auto_generated|divider|divider|op_17~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|op_17~8_combout ),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h0FF0;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~0_combout  = \VGA640x480|countX [5] $ (VCC)
// \Div0|auto_generated|divider|divider|op_3~1  = CARRY(\VGA640x480|countX [5])

	.dataa(gnd),
	.datab(\VGA640x480|countX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_3~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~0 .lut_mask = 16'h33CC;
defparam \Div0|auto_generated|divider|divider|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[10]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[10]~67_combout  = (\Div0|auto_generated|divider|divider|op_1~4_combout  & !\Div0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_1~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[10]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[10]~67 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[10]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[10]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[10]~66_combout  = (\VGA640x480|countX [9] & \Div0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA640x480|countX [9]),
	.datad(\Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[10]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[10]~66 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[10]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[9]~69 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~69_combout  = (\Div0|auto_generated|divider|divider|op_1~2_combout  & !\Div0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|op_1~2_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~69 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[9]~68 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~68_combout  = (\VGA640x480|countX [8] & \Div0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA640x480|countX [8]),
	.datad(\Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~68 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[8]~70 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[8]~70_combout  = (\Div0|auto_generated|divider|divider|op_1~6_combout  & \VGA640x480|countX [7])

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|op_1~6_combout ),
	.datac(gnd),
	.datad(\VGA640x480|countX [7]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[8]~70 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[8]~71 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[8]~71_combout  = (\Div0|auto_generated|divider|divider|op_1~0_combout  & !\Div0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|op_1~0_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[8]~71 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~0_combout  = \VGA640x480|countX [6] $ (VCC)
// \Div0|auto_generated|divider|divider|op_2~1  = CARRY(\VGA640x480|countX [6])

	.dataa(gnd),
	.datab(\VGA640x480|countX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h33CC;
defparam \Div0|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~2_combout  = (\Div0|auto_generated|divider|divider|op_2~1  & (((\Div0|auto_generated|divider|divider|StageOut[8]~70_combout ) # (\Div0|auto_generated|divider|divider|StageOut[8]~71_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_2~1  & (!\Div0|auto_generated|divider|divider|StageOut[8]~70_combout  & (!\Div0|auto_generated|divider|divider|StageOut[8]~71_combout )))
// \Div0|auto_generated|divider|divider|op_2~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[8]~70_combout  & (!\Div0|auto_generated|divider|divider|StageOut[8]~71_combout  & !\Div0|auto_generated|divider|divider|op_2~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[8]~70_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[8]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_2~1 ),
	.combout(\Div0|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_2~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~4_combout  = (\Div0|auto_generated|divider|divider|op_2~3  & (((\Div0|auto_generated|divider|divider|StageOut[9]~69_combout ) # (\Div0|auto_generated|divider|divider|StageOut[9]~68_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_2~3  & ((((\Div0|auto_generated|divider|divider|StageOut[9]~69_combout ) # (\Div0|auto_generated|divider|divider|StageOut[9]~68_combout )))))
// \Div0|auto_generated|divider|divider|op_2~5  = CARRY((!\Div0|auto_generated|divider|divider|op_2~3  & ((\Div0|auto_generated|divider|divider|StageOut[9]~69_combout ) # (\Div0|auto_generated|divider|divider|StageOut[9]~68_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[9]~69_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[9]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_2~3 ),
	.combout(\Div0|auto_generated|divider|divider|op_2~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_2~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_2~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[10]~67_combout  & (!\Div0|auto_generated|divider|divider|StageOut[10]~66_combout  & !\Div0|auto_generated|divider|divider|op_2~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[10]~67_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[10]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_2~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_2~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_2~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~8_combout  = \Div0|auto_generated|divider|divider|op_2~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_2~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|op_2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[14]~101 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[14]~101_combout  = (\Div0|auto_generated|divider|divider|op_2~8_combout  & ((\Div0|auto_generated|divider|divider|op_1~6_combout  & ((\VGA640x480|countX [8]))) # 
// (!\Div0|auto_generated|divider|divider|op_1~6_combout  & (\Div0|auto_generated|divider|divider|op_1~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|op_1~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_1~6_combout ),
	.datac(\VGA640x480|countX [8]),
	.datad(\Div0|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[14]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[14]~101 .lut_mask = 16'hE200;
defparam \Div0|auto_generated|divider|divider|StageOut[14]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[14]~72 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[14]~72_combout  = (\Div0|auto_generated|divider|divider|op_2~4_combout  & !\Div0|auto_generated|divider|divider|op_2~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|op_2~4_combout ),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[14]~72 .lut_mask = 16'h0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[13]~73 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[13]~73_combout  = (!\Div0|auto_generated|divider|divider|op_2~8_combout  & \Div0|auto_generated|divider|divider|op_2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_2~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[13]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[13]~73 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[13]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[13]~102 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[13]~102_combout  = (\Div0|auto_generated|divider|divider|op_2~8_combout  & ((\Div0|auto_generated|divider|divider|op_1~6_combout  & ((\VGA640x480|countX [7]))) # 
// (!\Div0|auto_generated|divider|divider|op_1~6_combout  & (\Div0|auto_generated|divider|divider|op_1~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|op_1~6_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_2~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_1~0_combout ),
	.datad(\VGA640x480|countX [7]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[13]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[13]~102 .lut_mask = 16'hC840;
defparam \Div0|auto_generated|divider|divider|StageOut[13]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[12]~74 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[12]~74_combout  = (\Div0|auto_generated|divider|divider|op_2~8_combout  & \VGA640x480|countX [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\VGA640x480|countX [6]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[12]~74 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[12]~75 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[12]~75_combout  = (!\Div0|auto_generated|divider|divider|op_2~8_combout  & \Div0|auto_generated|divider|divider|op_2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_2~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[12]~75 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_3~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~2_combout  = (\Div0|auto_generated|divider|divider|op_3~1  & (((\Div0|auto_generated|divider|divider|StageOut[12]~74_combout ) # (\Div0|auto_generated|divider|divider|StageOut[12]~75_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_3~1  & (!\Div0|auto_generated|divider|divider|StageOut[12]~74_combout  & (!\Div0|auto_generated|divider|divider|StageOut[12]~75_combout )))
// \Div0|auto_generated|divider|divider|op_3~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[12]~74_combout  & (!\Div0|auto_generated|divider|divider|StageOut[12]~75_combout  & !\Div0|auto_generated|divider|divider|op_3~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[12]~74_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[12]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_3~1 ),
	.combout(\Div0|auto_generated|divider|divider|op_3~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_3~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~4_combout  = (\Div0|auto_generated|divider|divider|op_3~3  & (((\Div0|auto_generated|divider|divider|StageOut[13]~73_combout ) # (\Div0|auto_generated|divider|divider|StageOut[13]~102_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_3~3  & ((((\Div0|auto_generated|divider|divider|StageOut[13]~73_combout ) # (\Div0|auto_generated|divider|divider|StageOut[13]~102_combout )))))
// \Div0|auto_generated|divider|divider|op_3~5  = CARRY((!\Div0|auto_generated|divider|divider|op_3~3  & ((\Div0|auto_generated|divider|divider|StageOut[13]~73_combout ) # (\Div0|auto_generated|divider|divider|StageOut[13]~102_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[13]~73_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[13]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_3~3 ),
	.combout(\Div0|auto_generated|divider|divider|op_3~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_3~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[14]~101_combout  & (!\Div0|auto_generated|divider|divider|StageOut[14]~72_combout  & !\Div0|auto_generated|divider|divider|op_3~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[14]~101_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[14]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_3~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_3~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|op_3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_3~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~8_combout  = \Div0|auto_generated|divider|divider|op_3~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|op_3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~76 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~76_combout  = (\Div0|auto_generated|divider|divider|op_3~4_combout  & !\Div0|auto_generated|divider|divider|op_3~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_3~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_3~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~76 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~96 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~96_combout  = (\Div0|auto_generated|divider|divider|op_3~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[13]~102_combout ) # ((!\Div0|auto_generated|divider|divider|op_2~8_combout  & 
// \Div0|auto_generated|divider|divider|op_2~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|op_2~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[13]~102_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_3~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_2~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~96 .lut_mask = 16'hD0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~103 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~103_combout  = (\Div0|auto_generated|divider|divider|op_3~8_combout  & ((\Div0|auto_generated|divider|divider|op_2~8_combout  & ((\VGA640x480|countX [6]))) # 
// (!\Div0|auto_generated|divider|divider|op_2~8_combout  & (\Div0|auto_generated|divider|divider|op_2~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|op_2~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_2~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_3~8_combout ),
	.datad(\VGA640x480|countX [6]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~103 .lut_mask = 16'hE040;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~77 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~77_combout  = (!\Div0|auto_generated|divider|divider|op_3~8_combout  & \Div0|auto_generated|divider|divider|op_3~2_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|op_3~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~77 .lut_mask = 16'h3030;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~78 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~78_combout  = (\Div0|auto_generated|divider|divider|op_3~8_combout  & \VGA640x480|countX [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_3~8_combout ),
	.datad(\VGA640x480|countX [5]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~78 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~79 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~79_combout  = (!\Div0|auto_generated|divider|divider|op_3~8_combout  & \Div0|auto_generated|divider|divider|op_3~0_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|op_3~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~79 .lut_mask = 16'h3030;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~0_combout  = \VGA640x480|countX [4] $ (VCC)
// \Div0|auto_generated|divider|divider|op_4~1  = CARRY(\VGA640x480|countX [4])

	.dataa(gnd),
	.datab(\VGA640x480|countX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_4~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~0 .lut_mask = 16'h33CC;
defparam \Div0|auto_generated|divider|divider|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_4~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~2_combout  = (\Div0|auto_generated|divider|divider|op_4~1  & (((\Div0|auto_generated|divider|divider|StageOut[16]~78_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~79_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_4~1  & (!\Div0|auto_generated|divider|divider|StageOut[16]~78_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~79_combout )))
// \Div0|auto_generated|divider|divider|op_4~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~78_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~79_combout  & !\Div0|auto_generated|divider|divider|op_4~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~78_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[16]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_4~1 ),
	.combout(\Div0|auto_generated|divider|divider|op_4~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_4~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~4_combout  = (\Div0|auto_generated|divider|divider|op_4~3  & (((\Div0|auto_generated|divider|divider|StageOut[17]~103_combout ) # (\Div0|auto_generated|divider|divider|StageOut[17]~77_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_4~3  & ((((\Div0|auto_generated|divider|divider|StageOut[17]~103_combout ) # (\Div0|auto_generated|divider|divider|StageOut[17]~77_combout )))))
// \Div0|auto_generated|divider|divider|op_4~5  = CARRY((!\Div0|auto_generated|divider|divider|op_4~3  & ((\Div0|auto_generated|divider|divider|StageOut[17]~103_combout ) # (\Div0|auto_generated|divider|divider|StageOut[17]~77_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~103_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[17]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_4~3 ),
	.combout(\Div0|auto_generated|divider|divider|op_4~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|op_4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_4~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~76_combout  & (!\Div0|auto_generated|divider|divider|StageOut[18]~96_combout  & !\Div0|auto_generated|divider|divider|op_4~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[18]~76_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_4~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_4~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|op_4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_4~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~8_combout  = \Div0|auto_generated|divider|divider|op_4~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|op_4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|op_4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~104 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~104_combout  = (\Div0|auto_generated|divider|divider|op_4~8_combout  & ((\Div0|auto_generated|divider|divider|op_3~8_combout  & (\VGA640x480|countX [5])) # 
// (!\Div0|auto_generated|divider|divider|op_3~8_combout  & ((\Div0|auto_generated|divider|divider|op_3~0_combout )))))

	.dataa(\VGA640x480|countX [5]),
	.datab(\Div0|auto_generated|divider|divider|op_3~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_3~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_4~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~104 .lut_mask = 16'hAC00;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~80 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~80_combout  = (\Div0|auto_generated|divider|divider|op_4~4_combout  & !\Div0|auto_generated|divider|divider|op_4~8_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|op_4~4_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_4~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~80 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~97 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~97_combout  = (\Div0|auto_generated|divider|divider|op_4~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[17]~103_combout ) # ((!\Div0|auto_generated|divider|divider|op_3~8_combout  & 
// \Div0|auto_generated|divider|divider|op_3~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~103_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_4~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_3~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_3~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~97 .lut_mask = 16'h8C88;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~81 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~81_combout  = (\Div0|auto_generated|divider|divider|op_4~2_combout  & !\Div0|auto_generated|divider|divider|op_4~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_4~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_4~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~81 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~83 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~83_combout  = (\Div0|auto_generated|divider|divider|op_4~0_combout  & !\Div0|auto_generated|divider|divider|op_4~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_4~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_4~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~83 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~82 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~82_combout  = (\VGA640x480|countX [4] & \Div0|auto_generated|divider|divider|op_4~8_combout )

	.dataa(\VGA640x480|countX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_4~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~82 .lut_mask = 16'hAA00;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_5~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~0_combout  = \VGA640x480|countX [3] $ (VCC)
// \Div0|auto_generated|divider|divider|op_5~1  = CARRY(\VGA640x480|countX [3])

	.dataa(gnd),
	.datab(\VGA640x480|countX [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_5~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~0 .lut_mask = 16'h33CC;
defparam \Div0|auto_generated|divider|divider|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~2_combout  = (\Div0|auto_generated|divider|divider|op_5~1  & (((\Div0|auto_generated|divider|divider|StageOut[20]~83_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~82_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_5~1  & (!\Div0|auto_generated|divider|divider|StageOut[20]~83_combout  & (!\Div0|auto_generated|divider|divider|StageOut[20]~82_combout )))
// \Div0|auto_generated|divider|divider|op_5~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[20]~83_combout  & (!\Div0|auto_generated|divider|divider|StageOut[20]~82_combout  & !\Div0|auto_generated|divider|divider|op_5~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[20]~83_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[20]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_5~1 ),
	.combout(\Div0|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_5~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~4_combout  = (\Div0|auto_generated|divider|divider|op_5~3  & (((\Div0|auto_generated|divider|divider|StageOut[21]~81_combout ) # (\Div0|auto_generated|divider|divider|StageOut[21]~104_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_5~3  & ((((\Div0|auto_generated|divider|divider|StageOut[21]~81_combout ) # (\Div0|auto_generated|divider|divider|StageOut[21]~104_combout )))))
// \Div0|auto_generated|divider|divider|op_5~5  = CARRY((!\Div0|auto_generated|divider|divider|op_5~3  & ((\Div0|auto_generated|divider|divider|StageOut[21]~81_combout ) # (\Div0|auto_generated|divider|divider|StageOut[21]~104_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~81_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[21]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_5~3 ),
	.combout(\Div0|auto_generated|divider|divider|op_5~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|op_5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_5~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[22]~80_combout  & (!\Div0|auto_generated|divider|divider|StageOut[22]~97_combout  & !\Div0|auto_generated|divider|divider|op_5~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~80_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[22]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_5~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|op_5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_5~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~8_combout  = \Div0|auto_generated|divider|divider|op_5~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|op_5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|op_5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~98 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~98_combout  = (\Div0|auto_generated|divider|divider|op_5~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[21]~104_combout ) # ((!\Div0|auto_generated|divider|divider|op_4~8_combout  & 
// \Div0|auto_generated|divider|divider|op_4~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~104_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_4~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_4~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_5~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~98 .lut_mask = 16'hBA00;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~84 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~84_combout  = (\Div0|auto_generated|divider|divider|op_5~4_combout  & !\Div0|auto_generated|divider|divider|op_5~8_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|op_5~4_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_5~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~84 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~105 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~105_combout  = (\Div0|auto_generated|divider|divider|op_5~8_combout  & ((\Div0|auto_generated|divider|divider|op_4~8_combout  & (\VGA640x480|countX [4])) # 
// (!\Div0|auto_generated|divider|divider|op_4~8_combout  & ((\Div0|auto_generated|divider|divider|op_4~0_combout )))))

	.dataa(\VGA640x480|countX [4]),
	.datab(\Div0|auto_generated|divider|divider|op_4~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_4~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_5~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~105 .lut_mask = 16'hB800;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~85 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~85_combout  = (\Div0|auto_generated|divider|divider|op_5~2_combout  & !\Div0|auto_generated|divider|divider|op_5~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_5~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_5~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~85 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[24]~87 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[24]~87_combout  = (\Div0|auto_generated|divider|divider|op_5~0_combout  & !\Div0|auto_generated|divider|divider|op_5~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_5~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_5~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[24]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[24]~87 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[24]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[24]~86 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[24]~86_combout  = (\VGA640x480|countX [3] & \Div0|auto_generated|divider|divider|op_5~8_combout )

	.dataa(gnd),
	.datab(\VGA640x480|countX [3]),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_5~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[24]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[24]~86 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[24]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~0_combout  = \VGA640x480|countX [2] $ (VCC)
// \Div0|auto_generated|divider|divider|op_6~1  = CARRY(\VGA640x480|countX [2])

	.dataa(\VGA640x480|countX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_6~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~0 .lut_mask = 16'h55AA;
defparam \Div0|auto_generated|divider|divider|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_6~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~2_combout  = (\Div0|auto_generated|divider|divider|op_6~1  & (((\Div0|auto_generated|divider|divider|StageOut[24]~87_combout ) # (\Div0|auto_generated|divider|divider|StageOut[24]~86_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_6~1  & (!\Div0|auto_generated|divider|divider|StageOut[24]~87_combout  & (!\Div0|auto_generated|divider|divider|StageOut[24]~86_combout )))
// \Div0|auto_generated|divider|divider|op_6~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[24]~87_combout  & (!\Div0|auto_generated|divider|divider|StageOut[24]~86_combout  & !\Div0|auto_generated|divider|divider|op_6~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[24]~87_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[24]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_6~1 ),
	.combout(\Div0|auto_generated|divider|divider|op_6~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_6~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~4_combout  = (\Div0|auto_generated|divider|divider|op_6~3  & (((\Div0|auto_generated|divider|divider|StageOut[25]~105_combout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~85_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_6~3  & ((((\Div0|auto_generated|divider|divider|StageOut[25]~105_combout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~85_combout )))))
// \Div0|auto_generated|divider|divider|op_6~5  = CARRY((!\Div0|auto_generated|divider|divider|op_6~3  & ((\Div0|auto_generated|divider|divider|StageOut[25]~105_combout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~85_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~105_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[25]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_6~3 ),
	.combout(\Div0|auto_generated|divider|divider|op_6~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|op_6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_6~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~98_combout  & (!\Div0|auto_generated|divider|divider|StageOut[26]~84_combout  & !\Div0|auto_generated|divider|divider|op_6~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[26]~98_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[26]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_6~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|op_6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_6~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~8_combout  = \Div0|auto_generated|divider|divider|op_6~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|op_6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|op_6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[29]~106 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[29]~106_combout  = (\Div0|auto_generated|divider|divider|op_6~8_combout  & ((\Div0|auto_generated|divider|divider|op_5~8_combout  & (\VGA640x480|countX [3])) # 
// (!\Div0|auto_generated|divider|divider|op_5~8_combout  & ((\Div0|auto_generated|divider|divider|op_5~0_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|op_6~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_5~8_combout ),
	.datac(\VGA640x480|countX [3]),
	.datad(\Div0|auto_generated|divider|divider|op_5~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[29]~106_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[29]~106 .lut_mask = 16'hA280;
defparam \Div0|auto_generated|divider|divider|StageOut[29]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[29]~89 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[29]~89_combout  = (!\Div0|auto_generated|divider|divider|op_6~8_combout  & \Div0|auto_generated|divider|divider|op_6~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_6~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_6~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[29]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[29]~89 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[29]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~90 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~90_combout  = (\Div0|auto_generated|divider|divider|op_6~8_combout  & \VGA640x480|countX [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_6~8_combout ),
	.datad(\VGA640x480|countX [2]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~90 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~91 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~91_combout  = (!\Div0|auto_generated|divider|divider|op_6~8_combout  & \Div0|auto_generated|divider|divider|op_6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_6~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_6~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~91 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_7~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~0_combout  = \VGA640x480|countX [1] $ (VCC)
// \Div0|auto_generated|divider|divider|op_7~1  = CARRY(\VGA640x480|countX [1])

	.dataa(\VGA640x480|countX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_7~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~0 .lut_mask = 16'h55AA;
defparam \Div0|auto_generated|divider|divider|op_7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_7~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~2_combout  = (\Div0|auto_generated|divider|divider|op_7~1  & (((\Div0|auto_generated|divider|divider|StageOut[28]~90_combout ) # (\Div0|auto_generated|divider|divider|StageOut[28]~91_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_7~1  & (!\Div0|auto_generated|divider|divider|StageOut[28]~90_combout  & (!\Div0|auto_generated|divider|divider|StageOut[28]~91_combout )))
// \Div0|auto_generated|divider|divider|op_7~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~90_combout  & (!\Div0|auto_generated|divider|divider|StageOut[28]~91_combout  & !\Div0|auto_generated|divider|divider|op_7~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[28]~90_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[28]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_7~1 ),
	.combout(\Div0|auto_generated|divider|divider|op_7~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|op_7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_7~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~4_combout  = (\Div0|auto_generated|divider|divider|op_7~3  & (((\Div0|auto_generated|divider|divider|StageOut[29]~106_combout ) # (\Div0|auto_generated|divider|divider|StageOut[29]~89_combout )))) # 
// (!\Div0|auto_generated|divider|divider|op_7~3  & ((((\Div0|auto_generated|divider|divider|StageOut[29]~106_combout ) # (\Div0|auto_generated|divider|divider|StageOut[29]~89_combout )))))
// \Div0|auto_generated|divider|divider|op_7~5  = CARRY((!\Div0|auto_generated|divider|divider|op_7~3  & ((\Div0|auto_generated|divider|divider|StageOut[29]~106_combout ) # (\Div0|auto_generated|divider|divider|StageOut[29]~89_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[29]~106_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[29]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_7~3 ),
	.combout(\Div0|auto_generated|divider|divider|op_7~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|op_7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~99 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~99_combout  = (\Div0|auto_generated|divider|divider|op_6~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[25]~105_combout ) # ((\Div0|auto_generated|divider|divider|op_5~2_combout  & 
// !\Div0|auto_generated|divider|divider|op_5~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|op_6~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[25]~105_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_5~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_5~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~99 .lut_mask = 16'h88A8;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~88 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~88_combout  = (\Div0|auto_generated|divider|divider|op_6~4_combout  & !\Div0|auto_generated|divider|divider|op_6~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_6~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_6~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~88 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_7~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[30]~99_combout  & (!\Div0|auto_generated|divider|divider|StageOut[30]~88_combout  & !\Div0|auto_generated|divider|divider|op_7~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[30]~99_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_7~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|op_7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_7~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~8_combout  = \Div0|auto_generated|divider|divider|op_7~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|op_7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|op_7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[34]~92 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[34]~92_combout  = (\Div0|auto_generated|divider|divider|op_7~4_combout  & !\Div0|auto_generated|divider|divider|op_7~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|op_7~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_7~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[34]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[34]~92 .lut_mask = 16'h00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[34]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[34]~100 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[34]~100_combout  = (\Div0|auto_generated|divider|divider|op_7~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[29]~106_combout ) # ((\Div0|auto_generated|divider|divider|op_6~2_combout  & 
// !\Div0|auto_generated|divider|divider|op_6~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|op_6~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_6~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[29]~106_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_7~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[34]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[34]~100 .lut_mask = 16'hF200;
defparam \Div0|auto_generated|divider|divider|StageOut[34]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[33]~107 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~107_combout  = (\Div0|auto_generated|divider|divider|op_7~8_combout  & ((\Div0|auto_generated|divider|divider|op_6~8_combout  & ((\VGA640x480|countX [2]))) # 
// (!\Div0|auto_generated|divider|divider|op_6~8_combout  & (\Div0|auto_generated|divider|divider|op_6~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|op_6~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_7~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_6~8_combout ),
	.datad(\VGA640x480|countX [2]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~107_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~107 .lut_mask = 16'hC808;
defparam \Div0|auto_generated|divider|divider|StageOut[33]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[33]~93 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~93_combout  = (\Div0|auto_generated|divider|divider|op_7~2_combout  & !\Div0|auto_generated|divider|divider|op_7~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|op_7~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_7~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~93 .lut_mask = 16'h00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[33]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~95 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~95_combout  = (!\Div0|auto_generated|divider|divider|op_7~8_combout  & \Div0|auto_generated|divider|divider|op_7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_7~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|op_7~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~95 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~94 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~94_combout  = (\Div0|auto_generated|divider|divider|op_7~8_combout  & \VGA640x480|countX [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_7~8_combout ),
	.datad(\VGA640x480|countX [1]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~94 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_cout  = CARRY(\VGA640x480|countX [0])

	.dataa(gnd),
	.datab(\VGA640x480|countX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|op_8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_8~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~3_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[32]~95_combout  & (!\Div0|auto_generated|divider|divider|StageOut[32]~94_combout  & !\Div0|auto_generated|divider|divider|op_8~1_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[32]~95_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[32]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_8~1_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~3_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~3 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|op_8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~5_cout  = CARRY((!\Div0|auto_generated|divider|divider|op_8~3_cout  & ((\Div0|auto_generated|divider|divider|StageOut[33]~107_combout ) # (\Div0|auto_generated|divider|divider|StageOut[33]~93_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~107_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[33]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_8~3_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~5_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~5 .lut_mask = 16'h000E;
defparam \Div0|auto_generated|divider|divider|op_8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_8~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[34]~92_combout  & (!\Div0|auto_generated|divider|divider|StageOut[34]~100_combout  & !\Div0|auto_generated|divider|divider|op_8~5_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[34]~92_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[34]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_8~5_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|op_8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_8~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~8_combout  = \Div0|auto_generated|divider|divider|op_8~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|op_8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|op_8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_8~8_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~8_wirecell_combout  = !\Div0|auto_generated|divider|divider|op_8~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_8~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_8~8_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~8_wirecell .lut_mask = 16'h00FF;
defparam \Div0|auto_generated|divider|divider|op_8~8_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_7~8_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~8_wirecell_combout  = !\Div0|auto_generated|divider|divider|op_7~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_7~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_7~8_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~8_wirecell .lut_mask = 16'h00FF;
defparam \Div0|auto_generated|divider|divider|op_7~8_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_6~8_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~8_wirecell_combout  = !\Div0|auto_generated|divider|divider|op_6~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_6~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_6~8_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~8_wirecell .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|op_6~8_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_5~8_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~8_wirecell_combout  = !\Div0|auto_generated|divider|divider|op_5~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_5~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_5~8_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~8_wirecell .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|op_5~8_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_4~8_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~8_wirecell_combout  = !\Div0|auto_generated|divider|divider|op_4~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_4~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_4~8_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~8_wirecell .lut_mask = 16'h00FF;
defparam \Div0|auto_generated|divider|divider|op_4~8_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_3~8_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~8_wirecell_combout  = !\Div0|auto_generated|divider|divider|op_3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|op_3~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_3~8_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~8_wirecell .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|op_3~8_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|op_2~8_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~8_wirecell_combout  = !\Div0|auto_generated|divider|divider|op_2~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|op_2~8_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~8_wirecell .lut_mask = 16'h00FF;
defparam \Div0|auto_generated|divider|divider|op_2~8_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\Add1~12_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,\Div0|auto_generated|divider|divider|op_2~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_3~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_4~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_5~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_6~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_7~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_8~8_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/test_VGA.ram0_buffer_ram_dp_7c3c2dc4.hdl.mif";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_tq71:auto_generated|ALTSYNCRAM";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \DP_RAM|ram_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP_RAM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP_RAM|ram_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \DP_RAM|ram_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Add1~12_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,\Div0|auto_generated|divider|divider|op_2~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_3~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_4~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_5~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_6~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_7~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_8~8_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/test_VGA.ram0_buffer_ram_dp_7c3c2dc4.hdl.mif";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_tq71:auto_generated|ALTSYNCRAM";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \VGA640x480|LessThan0~0 (
// Equation(s):
// \VGA640x480|LessThan0~0_combout  = ((!\VGA640x480|countX [7] & !\VGA640x480|countX [8])) # (!\VGA640x480|countX [9])

	.dataa(gnd),
	.datab(\VGA640x480|countX [9]),
	.datac(\VGA640x480|countX [7]),
	.datad(\VGA640x480|countX [8]),
	.cin(gnd),
	.combout(\VGA640x480|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|LessThan0~0 .lut_mask = 16'h333F;
defparam \VGA640x480|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \VGA640x480|pixelOut[2]~0 (
// Equation(s):
// \VGA640x480|pixelOut[2]~0_combout  = (\VGA640x480|LessThan0~0_combout  & ((\DP_RAM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\DP_RAM|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (!\DP_RAM|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\DP_RAM|ram_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\DP_RAM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\VGA640x480|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\VGA640x480|pixelOut[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|pixelOut[2]~0 .lut_mask = 16'hE200;
defparam \VGA640x480|pixelOut[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Add1~12_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,\Div0|auto_generated|divider|divider|op_2~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_3~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_4~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_5~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_6~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_7~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_8~8_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/test_VGA.ram0_buffer_ram_dp_7c3c2dc4.hdl.mif";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_tq71:auto_generated|ALTSYNCRAM";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\Add1~12_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,\Div0|auto_generated|divider|divider|op_2~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_3~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_4~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_5~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_6~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_7~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_8~8_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/test_VGA.ram0_buffer_ram_dp_7c3c2dc4.hdl.mif";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_tq71:auto_generated|ALTSYNCRAM";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \VGA640x480|pixelOut[1]~1 (
// Equation(s):
// \VGA640x480|pixelOut[1]~1_combout  = (\VGA640x480|LessThan0~0_combout  & ((\DP_RAM|ram_rtl_0|auto_generated|address_reg_a [0] & (\DP_RAM|ram_rtl_0|auto_generated|ram_block1a4~portadataout )) # (!\DP_RAM|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\DP_RAM|ram_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\DP_RAM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\VGA640x480|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\VGA640x480|pixelOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|pixelOut[1]~1 .lut_mask = 16'hB800;
defparam \VGA640x480|pixelOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\Add1~12_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,\Div0|auto_generated|divider|divider|op_2~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_3~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_4~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_5~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_6~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_7~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_8~8_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/test_VGA.ram0_buffer_ram_dp_7c3c2dc4.hdl.mif";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_tq71:auto_generated|ALTSYNCRAM";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Add1~12_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,\Div0|auto_generated|divider|divider|op_2~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_3~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_4~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_5~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_6~8_wirecell_combout ,\Div0|auto_generated|divider|divider|op_7~8_wirecell_combout ,
\Div0|auto_generated|divider|divider|op_8~8_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/test_VGA.ram0_buffer_ram_dp_7c3c2dc4.hdl.mif";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_tq71:auto_generated|ALTSYNCRAM";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \VGA640x480|pixelOut[0]~2 (
// Equation(s):
// \VGA640x480|pixelOut[0]~2_combout  = (\VGA640x480|LessThan0~0_combout  & ((\DP_RAM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\DP_RAM|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\DP_RAM|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\DP_RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\DP_RAM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\VGA640x480|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\VGA640x480|pixelOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|pixelOut[0]~2 .lut_mask = 16'hCA00;
defparam \VGA640x480|pixelOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \bntr~input (
	.i(bntr),
	.ibar(gnd),
	.o(\bntr~input_o ));
// synopsys translate_off
defparam \bntr~input .bus_hold = "false";
defparam \bntr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \bntl~input (
	.i(bntl),
	.ibar(gnd),
	.o(\bntl~input_o ));
// synopsys translate_off
defparam \bntl~input .bus_hold = "false";
defparam \bntl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \init~input (
	.i(init),
	.ibar(gnd),
	.o(\init~input_o ));
// synopsys translate_off
defparam \init~input .bus_hold = "false";
defparam \init~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
