// Test Case 1: Writing to the FIFO
initial begin
    // Initialize signals
    clk_master = 0;
    clk_mem = 0;
    reset = 1;
    write_data = 8'hAA; // Start with some test data

    // Reset for a few clock cycles
    #10 reset = 0;

    // Phase 1: Write data to the FIFO
    repeat (32) begin // Assuming FIFO depth is 16
        #10 write_data = write_data + 1; // Increment write data
    end

    // Phase 2: Wait for FIFO to process data
    #100; // Optional

    // Phase 3: Check FIFO full condition
    if (full) begin
        write_data = 8'hFF; // full
        #10 write_data = 8'h00; // Reset write_data
    end else begin
        write_data = 8'hEE; // Not empty
        #10 write_data = 8'h00; // Reset write_data
    end

    // End simulation
    #200 $finish;
end
