// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1584[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<258>;
	.reg .b16 	%rs<81>;
	.reg .b32 	%r<1203>;
	.reg .f32 	%f<927>;
	.reg .b64 	%rd<156>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r157, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd30, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r158, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r158, 69887;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	ld.param.u64 	%rd47, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	ld.param.u64 	%rd31, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r2, 9;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r159, %r3, %r1;
	or.b32  	%r160, %r159, %r5;
	mul.wide.u32 	%rd53, %r160, 4;
	add.s64 	%rd4, %rd47, %rd53;
	mov.u32 	%r161, 1;
	st.global.u32 	[%rd4], %r161;
	ld.global.u32 	%r6, [%rd31];
	setp.lt.s32 	%p2, %r6, 0;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L204
	ld.param.u64 	%rd35, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r7, [%rd35];
	setp.lt.s32 	%p3, %r7, %r6;
	setp.gt.s32 	%p4, %r7, 262144;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L214
	ld.param.u64 	%rd39, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r8, [%rd39];
	sub.s32 	%r162, %r7, %r6;
	and.b32  	%r163, %r162, 255;
	setp.ne.s32 	%p6, %r163, 0;
	setp.lt.s32 	%p7, %r8, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L220
	ld.param.u64 	%rd43, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r9, [%rd43];
	setp.lt.s32 	%p9, %r9, %r8;
	setp.gt.s32 	%p10, %r9, 16384;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L230
	sub.s32 	%r164, %r9, %r8;
	add.s32 	%r165, %r164, 3;
	and.b32  	%r166, %r165, 15;
	setp.eq.s32 	%p12, %r166, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %pass149
	shl.b32 	%r110, %r1, 1;
	and.b32  	%r171, %r110, 6;
	bfe.u32 	%r117, %r1, 2, 1;
	or.b32  	%r118, %r117, %r171;
	or.b32  	%r119, %r118, 8;
	mov.f32 	%f184, 0f40000000;
	mov.f32 	%f185, 0f427C0000;
	div.approx.f32 	%f160, %f185, %f184;
	cvt.rn.f32.s32 	%f186, %r118;
	sub.f32 	%f187, %f186, %f160;
	mov.f32 	%f216, 0f41800000;
	div.approx.f32 	%f162, %f187, %f216;
	setp.ne.f32 	%p18, %f162, 0f00000000;
	mov.f32 	%f894, 0f3F800000;
	mov.f32 	%f887, %f894;
	@%p18 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_10;
$L__BB0_9:                              // %L526
	sin.approx.f32 	%f217, %f162;
	div.approx.f32 	%f887, %f217, %f162;
$L__BB0_10:                             // %L529
	cvt.rn.f32.s32 	%f220, %r119;
	sub.f32 	%f221, %f220, %f160;
	div.approx.f32 	%f5, %f221, %f216;
	setp.eq.f32 	%p24, %f5, 0f00000000;
	mov.f32 	%f888, %f894;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L546
	sin.approx.f32 	%f251, %f5;
	div.approx.f32 	%f888, %f251, %f5;
$L__BB0_12:                             // %L549
	or.b32  	%r189, %r118, 16;
	or.b32  	%r11, %r118, 24;
	cvt.rn.f32.s32 	%f255, %r189;
	sub.f32 	%f256, %f255, %f160;
	div.approx.f32 	%f9, %f256, %f216;
	setp.eq.f32 	%p30, %f9, 0f00000000;
	mov.f32 	%f889, %f894;
	@%p30 bra 	$L__BB0_14;
// %bb.13:                              // %L628
	sin.approx.f32 	%f286, %f9;
	div.approx.f32 	%f889, %f286, %f9;
$L__BB0_14:                             // %L631
	cvt.rn.f32.s32 	%f289, %r11;
	sub.f32 	%f290, %f289, %f160;
	div.approx.f32 	%f14, %f290, %f216;
	setp.eq.f32 	%p36, %f14, 0f00000000;
	mov.f32 	%f890, %f894;
	@%p36 bra 	$L__BB0_16;
// %bb.15:                              // %L648
	sin.approx.f32 	%f320, %f14;
	div.approx.f32 	%f890, %f320, %f14;
$L__BB0_16:                             // %L651
	or.b32  	%r207, %r118, 32;
	or.b32  	%r13, %r118, 40;
	cvt.rn.f32.s32 	%f324, %r207;
	sub.f32 	%f325, %f324, %f160;
	div.approx.f32 	%f18, %f325, %f216;
	setp.eq.f32 	%p42, %f18, 0f00000000;
	mov.f32 	%f891, %f894;
	@%p42 bra 	$L__BB0_18;
// %bb.17:                              // %L730
	sin.approx.f32 	%f355, %f18;
	div.approx.f32 	%f891, %f355, %f18;
$L__BB0_18:                             // %L733
	cvt.rn.f32.s32 	%f358, %r13;
	sub.f32 	%f359, %f358, %f160;
	div.approx.f32 	%f23, %f359, %f216;
	setp.eq.f32 	%p48, %f23, 0f00000000;
	mov.f32 	%f892, %f894;
	@%p48 bra 	$L__BB0_20;
// %bb.19:                              // %L750
	sin.approx.f32 	%f389, %f23;
	div.approx.f32 	%f892, %f389, %f23;
$L__BB0_20:                             // %L753
	or.b32  	%r225, %r118, 48;
	or.b32  	%r15, %r118, 56;
	cvt.rn.f32.s32 	%f393, %r225;
	sub.f32 	%f394, %f393, %f160;
	div.approx.f32 	%f27, %f394, %f216;
	setp.eq.f32 	%p54, %f27, 0f00000000;
	mov.f32 	%f893, %f894;
	@%p54 bra 	$L__BB0_22;
// %bb.21:                              // %L832
	sin.approx.f32 	%f424, %f27;
	div.approx.f32 	%f893, %f424, %f27;
$L__BB0_22:                             // %L835
	cvt.rn.f32.s32 	%f427, %r15;
	sub.f32 	%f428, %f427, %f160;
	div.approx.f32 	%f32, %f428, %f216;
	setp.eq.f32 	%p60, %f32, 0f00000000;
	@%p60 bra 	$L__BB0_24;
// %bb.23:                              // %L852
	sin.approx.f32 	%f458, %f32;
	div.approx.f32 	%f894, %f458, %f32;
$L__BB0_24:                             // %L855
	mul.lo.s32 	%r17, %r118, 15;
	cvt.rn.f32.s32 	%f461, %r17;
	div.approx.f32 	%f35, %f461, %f216;
	abs.f32 	%f897, %f35;
	setp.lt.f32 	%p61, %f897, 0f40000000;
	@%p61 bra 	$L__BB0_36;
// %bb.25:
	setp.gtu.f32 	%p62, %f897, 0f4B800000;
	@%p62 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_26;
$L__BB0_32:
	mov.b32 	%r19, %f897;
	and.b32  	%r243, %r19, 8388607;
	or.b32  	%r1178, %r243, 1065353216;
	mov.b32 	%f896, %r1178;
	add.s32 	%r244, %r19, -1073741824;
	and.b32  	%r1179, %r244, -8388608;
	setp.eq.s32 	%p68, %r1179, 0;
	@%p68 bra 	$L__BB0_35;
// %bb.33:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f472, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f471,%f472;
	// end inline asm
$L__BB0_34:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r245, %r1179, 192937984;
	add.s32 	%r246, %r1178, %r245;
	mov.b32 	%f473, %r246;
	mul.f32 	%f474, %f471, %f473;
	sub.f32 	%f475, %f473, %f474;
	fma.rn.f32 	%f476, %f475, %f471, %f474;
	sub.f32 	%f477, %f473, %f476;
	fma.rz.f32 	%f478, %f477, %f471, %f476;
	cvt.rzi.f32.f32 	%f479, %f478;
	sub.f32 	%f896, %f473, %f479;
	sub.s32 	%r1179, %r1179, %r245;
	mov.b32 	%r1178, %f896;
	setp.ne.s32 	%p69, %r1179, 0;
	setp.ne.s32 	%p70, %r1178, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	$L__BB0_34;
$L__BB0_35:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r19, 2139095039;
	selp.f32 	%f480, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f481, %f896, 0f34000000;
	mul.f32 	%f897, %f480, %f481;
	bra.uni 	$L__BB0_36;
$L__BB0_26:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f464, %f897, %f184;
	cvt.rzi.f32.f32 	%f895, %f464;
	fma.rn.f32 	%f38, %f895, 0fC0000000, %f897;
	mov.b32 	%r18, %f38;
	setp.lt.u32 	%p63, %r18, 1073741824;
	@%p63 bra 	$L__BB0_31;
// %bb.27:
	setp.lt.u32 	%p64, %r18, -2147483647;
	@%p64 bra 	$L__BB0_29;
// %bb.28:
	add.f32 	%f469, %f895, 0fBF800000;
	setp.lt.f32 	%p67, %f38, 0fC0000000;
	add.f32 	%f470, %f469, 0fBF800000;
	selp.f32 	%f895, %f470, %f469, %p67;
	bra.uni 	$L__BB0_31;
$L__BB0_29:
	add.f32 	%f895, %f895, 0f3F800000;
	setp.ltu.f32 	%p65, %f38, 0f40800000;
	@%p65 bra 	$L__BB0_31;
// %bb.30:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f465, %f895, 0f3F800000;
	fma.rn.f32 	%f467, %f184, 0fC0400000, %f38;
	setp.ge.f32 	%p66, %f467, 0f00000000;
	add.f32 	%f468, %f465, 0f3F800000;
	selp.f32 	%f895, %f468, %f465, %p66;
$L__BB0_31:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f897, %f895, 0fC0000000, %f897;
$L__BB0_36:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f482, %f897;
	setp.gtu.f32 	%p73, %f482, 0f7F800000;
	@%p73 bra 	$L__BB0_38;
// %bb.37:
	mov.b32 	%r247, %f35;
	and.b32  	%r248, %r247, -2147483648;
	mov.b32 	%r249, %f897;
	or.b32  	%r250, %r248, %r249;
	mov.b32 	%f897, %r250;
$L__BB0_38:                             // %__nv_fmodf.exit
	add.s32 	%r259, %r17, 120;
	cvt.rn.f32.s32 	%f513, %r259;
	div.approx.f32 	%f54, %f513, %f216;
	abs.f32 	%f901, %f54;
	setp.lt.f32 	%p81, %f901, 0f40000000;
	@%p81 bra 	$L__BB0_50;
// %bb.39:
	setp.gtu.f32 	%p82, %f901, 0f4B800000;
	@%p82 bra 	$L__BB0_46;
	bra.uni 	$L__BB0_40;
$L__BB0_46:
	mov.b32 	%r27, %f901;
	and.b32  	%r260, %r27, 8388607;
	or.b32  	%r1180, %r260, 1065353216;
	mov.b32 	%f900, %r1180;
	add.s32 	%r261, %r27, -1073741824;
	and.b32  	%r1181, %r261, -8388608;
	setp.eq.s32 	%p88, %r1181, 0;
	@%p88 bra 	$L__BB0_49;
// %bb.47:                              // %__nv_fmaf_rn.exit4.i.i.i540.preheader
	mov.f32 	%f524, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f523,%f524;
	// end inline asm
$L__BB0_48:                             // %__nv_fmaf_rn.exit4.i.i.i540
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r262, %r1181, 192937984;
	add.s32 	%r263, %r1180, %r262;
	mov.b32 	%f525, %r263;
	mul.f32 	%f526, %f523, %f525;
	sub.f32 	%f527, %f525, %f526;
	fma.rn.f32 	%f528, %f527, %f523, %f526;
	sub.f32 	%f529, %f525, %f528;
	fma.rz.f32 	%f530, %f529, %f523, %f528;
	cvt.rzi.f32.f32 	%f531, %f530;
	sub.f32 	%f900, %f525, %f531;
	sub.s32 	%r1181, %r1181, %r262;
	mov.b32 	%r1180, %f900;
	setp.ne.s32 	%p89, %r1181, 0;
	setp.ne.s32 	%p90, %r1180, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	$L__BB0_48;
$L__BB0_49:                             // %__internal_fmodf_slowpath_mod.exit.i.i542
	setp.gt.u32 	%p92, %r27, 2139095039;
	selp.f32 	%f532, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f533, %f900, 0f34000000;
	mul.f32 	%f901, %f532, %f533;
	bra.uni 	$L__BB0_50;
$L__BB0_40:                             // %__nv_fast_fdividef.exit.i.i.i519
	div.approx.f32 	%f516, %f901, %f184;
	cvt.rzi.f32.f32 	%f899, %f516;
	fma.rn.f32 	%f57, %f899, 0fC0000000, %f901;
	mov.b32 	%r26, %f57;
	setp.lt.u32 	%p83, %r26, 1073741824;
	@%p83 bra 	$L__BB0_45;
// %bb.41:
	setp.lt.u32 	%p84, %r26, -2147483647;
	@%p84 bra 	$L__BB0_43;
// %bb.42:
	add.f32 	%f521, %f899, 0fBF800000;
	setp.lt.f32 	%p87, %f57, 0fC0000000;
	add.f32 	%f522, %f521, 0fBF800000;
	selp.f32 	%f899, %f522, %f521, %p87;
	bra.uni 	$L__BB0_45;
$L__BB0_43:
	add.f32 	%f899, %f899, 0f3F800000;
	setp.ltu.f32 	%p85, %f57, 0f40800000;
	@%p85 bra 	$L__BB0_45;
// %bb.44:                              // %__nv_fmaf_rn.exit.i.i.i523
	add.f32 	%f517, %f899, 0f3F800000;
	fma.rn.f32 	%f519, %f184, 0fC0400000, %f57;
	setp.ge.f32 	%p86, %f519, 0f00000000;
	add.f32 	%f520, %f517, 0f3F800000;
	selp.f32 	%f899, %f520, %f517, %p86;
$L__BB0_45:                             // %__internal_fmodf_fastpath_quot.exit.i.i526
	fma.rn.f32 	%f901, %f899, 0fC0000000, %f901;
$L__BB0_50:                             // %__internal_fmodf_kernel.exit.i545
	shr.u32 	%r115, %r1, 1;
	abs.f32 	%f534, %f901;
	setp.gtu.f32 	%p93, %f534, 0f7F800000;
	@%p93 bra 	$L__BB0_52;
// %bb.51:
	mov.b32 	%r264, %f54;
	and.b32  	%r265, %r264, -2147483648;
	mov.b32 	%r266, %f901;
	or.b32  	%r267, %r265, %r266;
	mov.b32 	%f901, %r267;
$L__BB0_52:                             // %__nv_fmodf.exit546
	shr.u32 	%r36, %r1, 3;
	and.b32  	%r37, %r36, 2;
	or.b32  	%r282, %r117, %r37;
	and.b32  	%r38, %r115, 4;
	or.b32  	%r39, %r282, %r38;
	and.b32  	%r283, %r1, 3;
	mul.lo.s32 	%r284, %r283, %r39;
	shl.b32 	%r285, %r284, 1;
	neg.s32 	%r286, %r285;
	cvt.rn.f32.s32 	%f567, %r286;
	mov.f32 	%f568, 0f41000000;
	div.approx.f32 	%f71, %f567, %f568;
	abs.f32 	%f905, %f71;
	setp.lt.f32 	%p101, %f905, 0f40000000;
	@%p101 bra 	$L__BB0_64;
// %bb.53:
	setp.gtu.f32 	%p102, %f905, 0f4B800000;
	@%p102 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_54;
$L__BB0_60:
	mov.b32 	%r41, %f905;
	and.b32  	%r287, %r41, 8388607;
	or.b32  	%r1182, %r287, 1065353216;
	mov.b32 	%f904, %r1182;
	add.s32 	%r288, %r41, -1073741824;
	and.b32  	%r1183, %r288, -8388608;
	setp.eq.s32 	%p108, %r1183, 0;
	@%p108 bra 	$L__BB0_63;
// %bb.61:                              // %__nv_fmaf_rn.exit4.i.i.i571.preheader
	mov.f32 	%f578, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f577,%f578;
	// end inline asm
$L__BB0_62:                             // %__nv_fmaf_rn.exit4.i.i.i571
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r289, %r1183, 192937984;
	add.s32 	%r290, %r1182, %r289;
	mov.b32 	%f579, %r290;
	mul.f32 	%f580, %f577, %f579;
	sub.f32 	%f581, %f579, %f580;
	fma.rn.f32 	%f582, %f581, %f577, %f580;
	sub.f32 	%f583, %f579, %f582;
	fma.rz.f32 	%f584, %f583, %f577, %f582;
	cvt.rzi.f32.f32 	%f585, %f584;
	sub.f32 	%f904, %f579, %f585;
	sub.s32 	%r1183, %r1183, %r289;
	mov.b32 	%r1182, %f904;
	setp.ne.s32 	%p109, %r1183, 0;
	setp.ne.s32 	%p110, %r1182, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_62;
$L__BB0_63:                             // %__internal_fmodf_slowpath_mod.exit.i.i573
	setp.gt.u32 	%p112, %r41, 2139095039;
	selp.f32 	%f586, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f587, %f904, 0f34000000;
	mul.f32 	%f905, %f586, %f587;
	bra.uni 	$L__BB0_64;
$L__BB0_54:                             // %__nv_fast_fdividef.exit.i.i.i550
	div.approx.f32 	%f570, %f905, %f184;
	cvt.rzi.f32.f32 	%f903, %f570;
	fma.rn.f32 	%f74, %f903, 0fC0000000, %f905;
	mov.b32 	%r40, %f74;
	setp.lt.u32 	%p103, %r40, 1073741824;
	@%p103 bra 	$L__BB0_59;
// %bb.55:
	setp.lt.u32 	%p104, %r40, -2147483647;
	@%p104 bra 	$L__BB0_57;
// %bb.56:
	add.f32 	%f575, %f903, 0fBF800000;
	setp.lt.f32 	%p107, %f74, 0fC0000000;
	add.f32 	%f576, %f575, 0fBF800000;
	selp.f32 	%f903, %f576, %f575, %p107;
	bra.uni 	$L__BB0_59;
$L__BB0_57:
	add.f32 	%f903, %f903, 0f3F800000;
	setp.ltu.f32 	%p105, %f74, 0f40800000;
	@%p105 bra 	$L__BB0_59;
// %bb.58:                              // %__nv_fmaf_rn.exit.i.i.i554
	add.f32 	%f571, %f903, 0f3F800000;
	fma.rn.f32 	%f573, %f184, 0fC0400000, %f74;
	setp.ge.f32 	%p106, %f573, 0f00000000;
	add.f32 	%f574, %f571, 0f3F800000;
	selp.f32 	%f903, %f574, %f571, %p106;
$L__BB0_59:                             // %__internal_fmodf_fastpath_quot.exit.i.i557
	fma.rn.f32 	%f905, %f903, 0fC0000000, %f905;
$L__BB0_64:                             // %__internal_fmodf_kernel.exit.i576
	abs.f32 	%f588, %f905;
	setp.gtu.f32 	%p113, %f588, 0f7F800000;
	@%p113 bra 	$L__BB0_66;
// %bb.65:
	mov.b32 	%r291, %f71;
	and.b32  	%r292, %r291, -2147483648;
	mov.b32 	%r293, %f905;
	or.b32  	%r294, %r292, %r293;
	mov.b32 	%f905, %r294;
$L__BB0_66:                             // %__nv_fmodf.exit577
	mov.u32 	%r303, -8;
	sub.s32 	%r304, %r303, %r171;
	mul.lo.s32 	%r305, %r39, %r304;
	cvt.rn.f32.s32 	%f619, %r305;
	div.approx.f32 	%f90, %f619, %f568;
	abs.f32 	%f909, %f90;
	setp.lt.f32 	%p121, %f909, 0f40000000;
	@%p121 bra 	$L__BB0_78;
// %bb.67:
	setp.gtu.f32 	%p122, %f909, 0f4B800000;
	@%p122 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_68;
$L__BB0_74:
	mov.b32 	%r50, %f909;
	and.b32  	%r306, %r50, 8388607;
	or.b32  	%r1184, %r306, 1065353216;
	mov.b32 	%f908, %r1184;
	add.s32 	%r307, %r50, -1073741824;
	and.b32  	%r1185, %r307, -8388608;
	setp.eq.s32 	%p128, %r1185, 0;
	@%p128 bra 	$L__BB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i602.preheader
	mov.f32 	%f630, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f629,%f630;
	// end inline asm
$L__BB0_76:                             // %__nv_fmaf_rn.exit4.i.i.i602
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r308, %r1185, 192937984;
	add.s32 	%r309, %r1184, %r308;
	mov.b32 	%f631, %r309;
	mul.f32 	%f632, %f629, %f631;
	sub.f32 	%f633, %f631, %f632;
	fma.rn.f32 	%f634, %f633, %f629, %f632;
	sub.f32 	%f635, %f631, %f634;
	fma.rz.f32 	%f636, %f635, %f629, %f634;
	cvt.rzi.f32.f32 	%f637, %f636;
	sub.f32 	%f908, %f631, %f637;
	sub.s32 	%r1185, %r1185, %r308;
	mov.b32 	%r1184, %f908;
	setp.ne.s32 	%p129, %r1185, 0;
	setp.ne.s32 	%p130, %r1184, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	$L__BB0_76;
$L__BB0_77:                             // %__internal_fmodf_slowpath_mod.exit.i.i604
	setp.gt.u32 	%p132, %r50, 2139095039;
	selp.f32 	%f638, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f639, %f908, 0f34000000;
	mul.f32 	%f909, %f638, %f639;
	bra.uni 	$L__BB0_78;
$L__BB0_68:                             // %__nv_fast_fdividef.exit.i.i.i581
	div.approx.f32 	%f622, %f909, %f184;
	cvt.rzi.f32.f32 	%f907, %f622;
	fma.rn.f32 	%f93, %f907, 0fC0000000, %f909;
	mov.b32 	%r49, %f93;
	setp.lt.u32 	%p123, %r49, 1073741824;
	@%p123 bra 	$L__BB0_73;
// %bb.69:
	setp.lt.u32 	%p124, %r49, -2147483647;
	@%p124 bra 	$L__BB0_71;
// %bb.70:
	add.f32 	%f627, %f907, 0fBF800000;
	setp.lt.f32 	%p127, %f93, 0fC0000000;
	add.f32 	%f628, %f627, 0fBF800000;
	selp.f32 	%f907, %f628, %f627, %p127;
	bra.uni 	$L__BB0_73;
$L__BB0_71:
	add.f32 	%f907, %f907, 0f3F800000;
	setp.ltu.f32 	%p125, %f93, 0f40800000;
	@%p125 bra 	$L__BB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i585
	add.f32 	%f623, %f907, 0f3F800000;
	fma.rn.f32 	%f625, %f184, 0fC0400000, %f93;
	setp.ge.f32 	%p126, %f625, 0f00000000;
	add.f32 	%f626, %f623, 0f3F800000;
	selp.f32 	%f907, %f626, %f623, %p126;
$L__BB0_73:                             // %__internal_fmodf_fastpath_quot.exit.i.i588
	fma.rn.f32 	%f909, %f907, 0fC0000000, %f909;
$L__BB0_78:                             // %__internal_fmodf_kernel.exit.i607
	mov.f32 	%f213, 0f00000000;
	abs.f32 	%f640, %f909;
	setp.gtu.f32 	%p133, %f640, 0f7F800000;
	@%p133 bra 	$L__BB0_80;
// %bb.79:
	mov.b32 	%r310, %f90;
	and.b32  	%r311, %r310, -2147483648;
	mov.b32 	%r312, %f909;
	or.b32  	%r313, %r311, %r312;
	mov.b32 	%f909, %r313;
$L__BB0_80:                             // %__nv_fmodf.exit608
	bfe.s32 	%r334, %r1, 2, 1;
	or.b32  	%r335, %r37, %r38;
	div.approx.f32 	%f107, %f213, %f216;
	abs.f32 	%f913, %f107;
	setp.lt.f32 	%p141, %f913, 0f40000000;
	@%p141 bra 	$L__BB0_92;
// %bb.81:
	setp.gtu.f32 	%p142, %f913, 0f4B800000;
	@%p142 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_82;
$L__BB0_88:
	mov.b32 	%r64, %f913;
	and.b32  	%r336, %r64, 8388607;
	or.b32  	%r1186, %r336, 1065353216;
	mov.b32 	%f912, %r1186;
	add.s32 	%r337, %r64, -1073741824;
	and.b32  	%r1187, %r337, -8388608;
	setp.eq.s32 	%p148, %r1187, 0;
	@%p148 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i633.preheader
	mov.f32 	%f683, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f682,%f683;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i633
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r338, %r1187, 192937984;
	add.s32 	%r339, %r1186, %r338;
	mov.b32 	%f684, %r339;
	mul.f32 	%f685, %f682, %f684;
	sub.f32 	%f686, %f684, %f685;
	fma.rn.f32 	%f687, %f686, %f682, %f685;
	sub.f32 	%f688, %f684, %f687;
	fma.rz.f32 	%f689, %f688, %f682, %f687;
	cvt.rzi.f32.f32 	%f690, %f689;
	sub.f32 	%f912, %f684, %f690;
	sub.s32 	%r1187, %r1187, %r338;
	mov.b32 	%r1186, %f912;
	setp.ne.s32 	%p149, %r1187, 0;
	setp.ne.s32 	%p150, %r1186, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i635
	setp.gt.u32 	%p152, %r64, 2139095039;
	selp.f32 	%f691, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f692, %f912, 0f34000000;
	mul.f32 	%f913, %f691, %f692;
	bra.uni 	$L__BB0_92;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i612
	div.approx.f32 	%f675, %f913, %f184;
	cvt.rzi.f32.f32 	%f911, %f675;
	fma.rn.f32 	%f110, %f911, 0fC0000000, %f913;
	mov.b32 	%r63, %f110;
	setp.lt.u32 	%p143, %r63, 1073741824;
	@%p143 bra 	$L__BB0_87;
// %bb.83:
	setp.lt.u32 	%p144, %r63, -2147483647;
	@%p144 bra 	$L__BB0_85;
// %bb.84:
	add.f32 	%f680, %f911, 0fBF800000;
	setp.lt.f32 	%p147, %f110, 0fC0000000;
	add.f32 	%f681, %f680, 0fBF800000;
	selp.f32 	%f911, %f681, %f680, %p147;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f911, %f911, 0f3F800000;
	setp.ltu.f32 	%p145, %f110, 0f40800000;
	@%p145 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i616
	add.f32 	%f676, %f911, 0f3F800000;
	fma.rn.f32 	%f678, %f184, 0fC0400000, %f110;
	setp.ge.f32 	%p146, %f678, 0f00000000;
	add.f32 	%f679, %f676, 0f3F800000;
	selp.f32 	%f911, %f679, %f676, %p146;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i619
	fma.rn.f32 	%f913, %f911, 0fC0000000, %f913;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i638
	sub.s32 	%r62, %r334, %r335;
	abs.f32 	%f693, %f913;
	setp.gtu.f32 	%p153, %f693, 0f7F800000;
	@%p153 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r340, %f107;
	and.b32  	%r341, %r340, -2147483648;
	mov.b32 	%r342, %f913;
	or.b32  	%r343, %r341, %r342;
	mov.b32 	%f913, %r343;
$L__BB0_94:                             // %__nv_fmodf.exit639
	shl.b32 	%r352, %r62, 1;
	cvt.rn.f32.s32 	%f724, %r352;
	div.approx.f32 	%f126, %f724, %f216;
	abs.f32 	%f917, %f126;
	setp.lt.f32 	%p161, %f917, 0f40000000;
	@%p161 bra 	$L__BB0_106;
// %bb.95:
	setp.gtu.f32 	%p162, %f917, 0f4B800000;
	@%p162 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_96;
$L__BB0_102:
	mov.b32 	%r72, %f917;
	and.b32  	%r353, %r72, 8388607;
	or.b32  	%r1188, %r353, 1065353216;
	mov.b32 	%f916, %r1188;
	add.s32 	%r354, %r72, -1073741824;
	and.b32  	%r1189, %r354, -8388608;
	setp.eq.s32 	%p168, %r1189, 0;
	@%p168 bra 	$L__BB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i664.preheader
	mov.f32 	%f735, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f734,%f735;
	// end inline asm
$L__BB0_104:                            // %__nv_fmaf_rn.exit4.i.i.i664
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r355, %r1189, 192937984;
	add.s32 	%r356, %r1188, %r355;
	mov.b32 	%f736, %r356;
	mul.f32 	%f737, %f734, %f736;
	sub.f32 	%f738, %f736, %f737;
	fma.rn.f32 	%f739, %f738, %f734, %f737;
	sub.f32 	%f740, %f736, %f739;
	fma.rz.f32 	%f741, %f740, %f734, %f739;
	cvt.rzi.f32.f32 	%f742, %f741;
	sub.f32 	%f916, %f736, %f742;
	sub.s32 	%r1189, %r1189, %r355;
	mov.b32 	%r1188, %f916;
	setp.ne.s32 	%p169, %r1189, 0;
	setp.ne.s32 	%p170, %r1188, 0;
	and.pred  	%p171, %p169, %p170;
	@%p171 bra 	$L__BB0_104;
$L__BB0_105:                            // %__internal_fmodf_slowpath_mod.exit.i.i666
	setp.gt.u32 	%p172, %r72, 2139095039;
	selp.f32 	%f743, 0f7FFFFFFF, 0f4B800000, %p172;
	mul.f32 	%f744, %f916, 0f34000000;
	mul.f32 	%f917, %f743, %f744;
	bra.uni 	$L__BB0_106;
$L__BB0_96:                             // %__nv_fast_fdividef.exit.i.i.i643
	div.approx.f32 	%f727, %f917, %f184;
	cvt.rzi.f32.f32 	%f915, %f727;
	fma.rn.f32 	%f129, %f915, 0fC0000000, %f917;
	mov.b32 	%r71, %f129;
	setp.lt.u32 	%p163, %r71, 1073741824;
	@%p163 bra 	$L__BB0_101;
// %bb.97:
	setp.lt.u32 	%p164, %r71, -2147483647;
	@%p164 bra 	$L__BB0_99;
// %bb.98:
	add.f32 	%f732, %f915, 0fBF800000;
	setp.lt.f32 	%p167, %f129, 0fC0000000;
	add.f32 	%f733, %f732, 0fBF800000;
	selp.f32 	%f915, %f733, %f732, %p167;
	bra.uni 	$L__BB0_101;
$L__BB0_99:
	add.f32 	%f915, %f915, 0f3F800000;
	setp.ltu.f32 	%p165, %f129, 0f40800000;
	@%p165 bra 	$L__BB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i647
	add.f32 	%f728, %f915, 0f3F800000;
	fma.rn.f32 	%f730, %f184, 0fC0400000, %f129;
	setp.ge.f32 	%p166, %f730, 0f00000000;
	add.f32 	%f731, %f728, 0f3F800000;
	selp.f32 	%f915, %f731, %f728, %p166;
$L__BB0_101:                            // %__internal_fmodf_fastpath_quot.exit.i.i650
	fma.rn.f32 	%f917, %f915, 0fC0000000, %f917;
$L__BB0_106:                            // %__internal_fmodf_kernel.exit.i669
	abs.f32 	%f745, %f917;
	setp.gtu.f32 	%p173, %f745, 0f7F800000;
	@%p173 bra 	$L__BB0_108;
// %bb.107:
	mov.b32 	%r357, %f126;
	and.b32  	%r358, %r357, -2147483648;
	mov.b32 	%r359, %f917;
	or.b32  	%r360, %r358, %r359;
	mov.b32 	%f917, %r360;
$L__BB0_108:                            // %__nv_fmodf.exit670
	div.approx.f32 	%f143, %f213, %f184;
	abs.f32 	%f925, %f143;
	setp.lt.f32 	%p181, %f925, 0f40000000;
	@%p181 bra 	$L__BB0_139;
// %bb.109:
	setp.gtu.f32 	%p182, %f925, 0f4B800000;
	@%p182 bra 	$L__BB0_135;
	bra.uni 	$L__BB0_110;
$L__BB0_135:
	mov.b32 	%r121, %f925;
	and.b32  	%r376, %r121, 8388607;
	or.b32  	%r1196, %r376, 1065353216;
	mov.b32 	%f924, %r1196;
	add.s32 	%r377, %r121, -1073741824;
	and.b32  	%r1197, %r377, -8388608;
	setp.eq.s32 	%p188, %r1197, 0;
	@%p188 bra 	$L__BB0_138;
// %bb.136:                             // %__nv_fmaf_rn.exit4.i.i.i726.preheader
	mov.f32 	%f788, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f787,%f788;
	// end inline asm
$L__BB0_137:                            // %__nv_fmaf_rn.exit4.i.i.i726
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r378, %r1197, 192937984;
	add.s32 	%r379, %r1196, %r378;
	mov.b32 	%f789, %r379;
	mul.f32 	%f790, %f787, %f789;
	sub.f32 	%f791, %f789, %f790;
	fma.rn.f32 	%f792, %f791, %f787, %f790;
	sub.f32 	%f793, %f789, %f792;
	fma.rz.f32 	%f794, %f793, %f787, %f792;
	cvt.rzi.f32.f32 	%f795, %f794;
	sub.f32 	%f924, %f789, %f795;
	sub.s32 	%r1197, %r1197, %r378;
	mov.b32 	%r1196, %f924;
	setp.ne.s32 	%p189, %r1197, 0;
	setp.ne.s32 	%p190, %r1196, 0;
	and.pred  	%p191, %p189, %p190;
	@%p191 bra 	$L__BB0_137;
$L__BB0_138:                            // %__internal_fmodf_slowpath_mod.exit.i.i728
	setp.gt.u32 	%p192, %r121, 2139095039;
	selp.f32 	%f796, 0f7FFFFFFF, 0f4B800000, %p192;
	mul.f32 	%f797, %f924, 0f34000000;
	mul.f32 	%f925, %f796, %f797;
	bra.uni 	$L__BB0_139;
$L__BB0_110:                            // %__nv_fast_fdividef.exit.i.i.i705
	div.approx.f32 	%f780, %f925, %f184;
	cvt.rzi.f32.f32 	%f923, %f780;
	fma.rn.f32 	%f164, %f923, 0fC0000000, %f925;
	mov.b32 	%r120, %f164;
	setp.lt.u32 	%p183, %r120, 1073741824;
	@%p183 bra 	$L__BB0_134;
// %bb.111:
	setp.lt.u32 	%p184, %r120, -2147483647;
	@%p184 bra 	$L__BB0_132;
// %bb.112:
	add.f32 	%f785, %f923, 0fBF800000;
	setp.lt.f32 	%p187, %f164, 0fC0000000;
	add.f32 	%f786, %f785, 0fBF800000;
	selp.f32 	%f923, %f786, %f785, %p187;
	bra.uni 	$L__BB0_134;
$L__BB0_132:
	add.f32 	%f923, %f923, 0f3F800000;
	setp.ltu.f32 	%p185, %f164, 0f40800000;
	@%p185 bra 	$L__BB0_134;
// %bb.133:                             // %__nv_fmaf_rn.exit.i.i.i709
	add.f32 	%f781, %f923, 0f3F800000;
	fma.rn.f32 	%f783, %f184, 0fC0400000, %f164;
	setp.ge.f32 	%p186, %f783, 0f00000000;
	add.f32 	%f784, %f781, 0f3F800000;
	selp.f32 	%f923, %f784, %f781, %p186;
$L__BB0_134:                            // %__internal_fmodf_fastpath_quot.exit.i.i712
	fma.rn.f32 	%f925, %f923, 0fC0000000, %f925;
$L__BB0_139:                            // %__internal_fmodf_kernel.exit.i731
	shl.b32 	%r61, %r1, 29;
	abs.f32 	%f798, %f925;
	setp.gtu.f32 	%p193, %f798, 0f7F800000;
	@%p193 bra 	$L__BB0_141;
// %bb.140:
	mov.b32 	%r380, %f143;
	and.b32  	%r381, %r380, -2147483648;
	mov.b32 	%r382, %f925;
	or.b32  	%r383, %r381, %r382;
	mov.b32 	%f925, %r383;
$L__BB0_141:                            // %__nv_fmodf.exit732
	shr.s32 	%r392, %r61, 30;
	and.b32  	%r393, %r392, -2;
	cvt.rn.f32.s32 	%f831, %r393;
	div.approx.f32 	%f181, %f831, %f184;
	abs.f32 	%f921, %f181;
	setp.lt.f32 	%p202, %f921, 0f40000000;
	@%p202 bra 	$L__BB0_124;
// %bb.113:
	setp.gtu.f32 	%p203, %f921, 0f4B800000;
	@%p203 bra 	$L__BB0_120;
	bra.uni 	$L__BB0_114;
$L__BB0_120:
	mov.b32 	%r85, %f921;
	and.b32  	%r394, %r85, 8388607;
	or.b32  	%r1190, %r394, 1065353216;
	mov.b32 	%f920, %r1190;
	add.s32 	%r395, %r85, -1073741824;
	and.b32  	%r1191, %r395, -8388608;
	setp.eq.s32 	%p209, %r1191, 0;
	@%p209 bra 	$L__BB0_123;
// %bb.121:                             // %__nv_fmaf_rn.exit4.i.i.i695.preheader
	mov.f32 	%f842, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f841,%f842;
	// end inline asm
$L__BB0_122:                            // %__nv_fmaf_rn.exit4.i.i.i695
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r396, %r1191, 192937984;
	add.s32 	%r397, %r1190, %r396;
	mov.b32 	%f843, %r397;
	mul.f32 	%f844, %f841, %f843;
	sub.f32 	%f845, %f843, %f844;
	fma.rn.f32 	%f846, %f845, %f841, %f844;
	sub.f32 	%f847, %f843, %f846;
	fma.rz.f32 	%f848, %f847, %f841, %f846;
	cvt.rzi.f32.f32 	%f849, %f848;
	sub.f32 	%f920, %f843, %f849;
	sub.s32 	%r1191, %r1191, %r396;
	mov.b32 	%r1190, %f920;
	setp.ne.s32 	%p210, %r1191, 0;
	setp.ne.s32 	%p211, %r1190, 0;
	and.pred  	%p212, %p210, %p211;
	@%p212 bra 	$L__BB0_122;
$L__BB0_123:                            // %__internal_fmodf_slowpath_mod.exit.i.i697
	setp.gt.u32 	%p213, %r85, 2139095039;
	selp.f32 	%f850, 0f7FFFFFFF, 0f4B800000, %p213;
	mul.f32 	%f851, %f920, 0f34000000;
	mul.f32 	%f921, %f850, %f851;
	bra.uni 	$L__BB0_124;
$L__BB0_114:                            // %__nv_fast_fdividef.exit.i.i.i674
	div.approx.f32 	%f834, %f921, %f184;
	cvt.rzi.f32.f32 	%f919, %f834;
	fma.rn.f32 	%f146, %f919, 0fC0000000, %f921;
	mov.b32 	%r84, %f146;
	setp.lt.u32 	%p204, %r84, 1073741824;
	@%p204 bra 	$L__BB0_119;
// %bb.115:
	setp.lt.u32 	%p205, %r84, -2147483647;
	@%p205 bra 	$L__BB0_117;
// %bb.116:
	add.f32 	%f839, %f919, 0fBF800000;
	setp.lt.f32 	%p208, %f146, 0fC0000000;
	add.f32 	%f840, %f839, 0fBF800000;
	selp.f32 	%f919, %f840, %f839, %p208;
	bra.uni 	$L__BB0_119;
$L__BB0_117:
	add.f32 	%f919, %f919, 0f3F800000;
	setp.ltu.f32 	%p206, %f146, 0f40800000;
	@%p206 bra 	$L__BB0_119;
// %bb.118:                             // %__nv_fmaf_rn.exit.i.i.i678
	add.f32 	%f835, %f919, 0f3F800000;
	fma.rn.f32 	%f837, %f184, 0fC0400000, %f146;
	setp.ge.f32 	%p207, %f837, 0f00000000;
	add.f32 	%f838, %f835, 0f3F800000;
	selp.f32 	%f919, %f838, %f835, %p207;
$L__BB0_119:                            // %__internal_fmodf_fastpath_quot.exit.i.i681
	fma.rn.f32 	%f921, %f919, 0fC0000000, %f921;
$L__BB0_124:                            // %__internal_fmodf_kernel.exit.i700
	abs.f32 	%f852, %f921;
	setp.gtu.f32 	%p214, %f852, 0f7F800000;
	@%p214 bra 	$L__BB0_126;
// %bb.125:
	mov.b32 	%r398, %f181;
	and.b32  	%r399, %r398, -2147483648;
	mov.b32 	%r400, %f921;
	or.b32  	%r401, %r399, %r400;
	mov.b32 	%f921, %r401;
$L__BB0_126:                            // %__nv_fmodf.exit701
	setp.le.s32 	%p222, %r7, %r6;
	mov.u32 	%r1176, 0;
	@%p222 bra 	$L__BB0_146;
// %bb.127:                             // %L1481.lr.ph
	mov.f32 	%f188, 0f42820000;
	div.approx.f32 	%f189, %f187, %f188;
	div.approx.f32 	%f223, %f221, %f188;
	div.approx.f32 	%f258, %f256, %f188;
	div.approx.f32 	%f292, %f290, %f188;
	div.approx.f32 	%f327, %f325, %f188;
	div.approx.f32 	%f361, %f359, %f188;
	div.approx.f32 	%f396, %f394, %f188;
	div.approx.f32 	%f430, %f428, %f188;
	abs.f32 	%f190, %f189;
	abs.f32 	%f224, %f223;
	abs.f32 	%f259, %f258;
	abs.f32 	%f293, %f292;
	abs.f32 	%f328, %f327;
	abs.f32 	%f362, %f361;
	abs.f32 	%f397, %f396;
	abs.f32 	%f431, %f430;
	setp.gt.f32 	%p13, %f190, 0f4B800000;
	mul.f32 	%f191, %f189, 0f00000000;
	setp.gt.f32 	%p19, %f224, 0f4B800000;
	mul.f32 	%f225, %f223, 0f00000000;
	setp.gt.f32 	%p25, %f259, 0f4B800000;
	mul.f32 	%f260, %f258, 0f00000000;
	setp.gt.f32 	%p31, %f293, 0f4B800000;
	mul.f32 	%f294, %f292, 0f00000000;
	setp.gt.f32 	%p37, %f328, 0f4B800000;
	mul.f32 	%f329, %f327, 0f00000000;
	setp.gt.f32 	%p43, %f362, 0f4B800000;
	mul.f32 	%f363, %f361, 0f00000000;
	setp.gt.f32 	%p49, %f397, 0f4B800000;
	mul.f32 	%f398, %f396, 0f00000000;
	setp.gt.f32 	%p55, %f431, 0f4B800000;
	mul.f32 	%f432, %f430, 0f00000000;
	selp.f32 	%f192, %f191, %f189, %p13;
	selp.f32 	%f226, %f225, %f223, %p19;
	selp.f32 	%f261, %f260, %f258, %p25;
	selp.f32 	%f295, %f294, %f292, %p31;
	selp.f32 	%f330, %f329, %f327, %p37;
	selp.f32 	%f364, %f363, %f361, %p43;
	selp.f32 	%f399, %f398, %f396, %p49;
	selp.f32 	%f433, %f432, %f430, %p55;
	add.f32 	%f589, %f905, %f905;
	add.f32 	%f641, %f909, %f909;
	add.f32 	%f193, %f192, %f192;
	add.f32 	%f227, %f226, %f226;
	add.f32 	%f262, %f261, %f261;
	add.f32 	%f296, %f295, %f295;
	add.f32 	%f331, %f330, %f330;
	add.f32 	%f365, %f364, %f364;
	add.f32 	%f400, %f399, %f399;
	add.f32 	%f434, %f433, %f433;
	add.f32 	%f483, %f897, %f897;
	add.f32 	%f535, %f901, %f901;
	mov.b32 	%r295, %f589;
	mov.b32 	%r326, %f641;
	add.f32 	%f694, %f913, %f913;
	add.f32 	%f746, %f917, %f917;
	mov.b32 	%r172, %f193;
	mov.b32 	%r179, %f227;
	mov.b32 	%r190, %f262;
	mov.b32 	%r197, %f296;
	mov.b32 	%r208, %f331;
	mov.b32 	%r215, %f365;
	mov.b32 	%r226, %f400;
	mov.b32 	%r233, %f434;
	mov.b32 	%r251, %f483;
	mov.b32 	%r274, %f535;
	and.b32  	%r296, %r295, -2147483648;
	and.b32  	%r327, %r326, -2147483648;
	mov.b32 	%r344, %f694;
	mov.b32 	%r367, %f746;
	add.f32 	%f799, %f925, %f925;
	and.b32  	%r173, %r172, -2147483648;
	and.b32  	%r180, %r179, -2147483648;
	and.b32  	%r191, %r190, -2147483648;
	and.b32  	%r198, %r197, -2147483648;
	and.b32  	%r209, %r208, -2147483648;
	and.b32  	%r216, %r215, -2147483648;
	and.b32  	%r227, %r226, -2147483648;
	and.b32  	%r234, %r233, -2147483648;
	and.b32  	%r252, %r251, -2147483648;
	and.b32  	%r275, %r274, -2147483648;
	or.b32  	%r297, %r296, 1056964608;
	or.b32  	%r328, %r327, 1056964608;
	and.b32  	%r345, %r344, -2147483648;
	and.b32  	%r368, %r367, -2147483648;
	mov.b32 	%r384, %f799;
	or.b32  	%r174, %r173, 1056964608;
	or.b32  	%r181, %r180, 1056964608;
	or.b32  	%r192, %r191, 1056964608;
	or.b32  	%r199, %r198, 1056964608;
	or.b32  	%r210, %r209, 1056964608;
	or.b32  	%r217, %r216, 1056964608;
	or.b32  	%r228, %r227, 1056964608;
	or.b32  	%r235, %r234, 1056964608;
	or.b32  	%r253, %r252, 1056964608;
	or.b32  	%r276, %r275, 1056964608;
	mov.b32 	%f590, %r297;
	mov.b32 	%f642, %r328;
	or.b32  	%r346, %r345, 1056964608;
	or.b32  	%r369, %r368, 1056964608;
	and.b32  	%r385, %r384, -2147483648;
	mov.b32 	%f194, %r174;
	mov.b32 	%f228, %r181;
	mov.b32 	%f263, %r192;
	mov.b32 	%f297, %r199;
	mov.b32 	%f332, %r210;
	mov.b32 	%f366, %r217;
	mov.b32 	%f401, %r228;
	mov.b32 	%f435, %r235;
	mov.b32 	%f484, %r253;
	mov.b32 	%f536, %r276;
	add.f32 	%f591, %f589, %f590;
	abs.f32 	%f593, %f589;
	add.f32 	%f643, %f641, %f642;
	abs.f32 	%f645, %f641;
	mov.b32 	%f695, %r346;
	mov.b32 	%f747, %r369;
	or.b32  	%r386, %r385, 1056964608;
	add.f32 	%f195, %f193, %f194;
	abs.f32 	%f197, %f193;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	add.f32 	%f264, %f262, %f263;
	abs.f32 	%f266, %f262;
	add.f32 	%f298, %f296, %f297;
	abs.f32 	%f300, %f296;
	add.f32 	%f333, %f331, %f332;
	abs.f32 	%f335, %f331;
	add.f32 	%f367, %f365, %f366;
	abs.f32 	%f369, %f365;
	add.f32 	%f402, %f400, %f401;
	abs.f32 	%f404, %f400;
	add.f32 	%f436, %f434, %f435;
	abs.f32 	%f438, %f434;
	add.f32 	%f485, %f483, %f484;
	abs.f32 	%f487, %f483;
	add.f32 	%f537, %f535, %f536;
	abs.f32 	%f539, %f535;
	cvt.rzi.f32.f32 	%f592, %f591;
	setp.gt.f32 	%p114, %f593, 0f4B000000;
	cvt.rzi.f32.f32 	%f644, %f643;
	setp.gt.f32 	%p134, %f645, 0f4B000000;
	add.f32 	%f696, %f694, %f695;
	abs.f32 	%f698, %f694;
	add.f32 	%f748, %f746, %f747;
	abs.f32 	%f750, %f746;
	mov.b32 	%f800, %r386;
	cvt.rzi.f32.f32 	%f196, %f195;
	setp.gt.f32 	%p14, %f197, 0f4B000000;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p20, %f231, 0f4B000000;
	cvt.rzi.f32.f32 	%f265, %f264;
	setp.gt.f32 	%p26, %f266, 0f4B000000;
	cvt.rzi.f32.f32 	%f299, %f298;
	setp.gt.f32 	%p32, %f300, 0f4B000000;
	cvt.rzi.f32.f32 	%f334, %f333;
	setp.gt.f32 	%p38, %f335, 0f4B000000;
	cvt.rzi.f32.f32 	%f368, %f367;
	setp.gt.f32 	%p44, %f369, 0f4B000000;
	cvt.rzi.f32.f32 	%f403, %f402;
	setp.gt.f32 	%p50, %f404, 0f4B000000;
	cvt.rzi.f32.f32 	%f437, %f436;
	setp.gt.f32 	%p56, %f438, 0f4B000000;
	cvt.rzi.f32.f32 	%f486, %f485;
	setp.gt.f32 	%p74, %f487, 0f4B000000;
	cvt.rzi.f32.f32 	%f538, %f537;
	setp.gt.f32 	%p94, %f539, 0f4B000000;
	selp.f32 	%f594, %f589, %f592, %p114;
	cvt.rzi.f32.f32 	%f595, %f589;
	setp.lt.f32 	%p115, %f593, 0f3F000000;
	selp.f32 	%f646, %f641, %f644, %p134;
	cvt.rzi.f32.f32 	%f647, %f641;
	setp.lt.f32 	%p135, %f645, 0f3F000000;
	cvt.rzi.f32.f32 	%f697, %f696;
	setp.gt.f32 	%p154, %f698, 0f4B000000;
	cvt.rzi.f32.f32 	%f749, %f748;
	setp.gt.f32 	%p174, %f750, 0f4B000000;
	add.f32 	%f801, %f799, %f800;
	abs.f32 	%f803, %f799;
	selp.f32 	%f198, %f193, %f196, %p14;
	cvt.rzi.f32.f32 	%f199, %f193;
	setp.lt.f32 	%p15, %f197, 0f3F000000;
	selp.f32 	%f232, %f227, %f230, %p20;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p21, %f231, 0f3F000000;
	selp.f32 	%f267, %f262, %f265, %p26;
	cvt.rzi.f32.f32 	%f268, %f262;
	setp.lt.f32 	%p27, %f266, 0f3F000000;
	selp.f32 	%f301, %f296, %f299, %p32;
	cvt.rzi.f32.f32 	%f302, %f296;
	setp.lt.f32 	%p33, %f300, 0f3F000000;
	selp.f32 	%f336, %f331, %f334, %p38;
	cvt.rzi.f32.f32 	%f337, %f331;
	setp.lt.f32 	%p39, %f335, 0f3F000000;
	selp.f32 	%f370, %f365, %f368, %p44;
	cvt.rzi.f32.f32 	%f371, %f365;
	setp.lt.f32 	%p45, %f369, 0f3F000000;
	selp.f32 	%f405, %f400, %f403, %p50;
	cvt.rzi.f32.f32 	%f406, %f400;
	setp.lt.f32 	%p51, %f404, 0f3F000000;
	selp.f32 	%f439, %f434, %f437, %p56;
	cvt.rzi.f32.f32 	%f440, %f434;
	setp.lt.f32 	%p57, %f438, 0f3F000000;
	selp.f32 	%f488, %f483, %f486, %p74;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p75, %f487, 0f3F000000;
	selp.f32 	%f540, %f535, %f538, %p94;
	cvt.rzi.f32.f32 	%f541, %f535;
	setp.lt.f32 	%p95, %f539, 0f3F000000;
	selp.f32 	%f596, %f595, %f594, %p115;
	selp.f32 	%f648, %f647, %f646, %p135;
	selp.f32 	%f699, %f694, %f697, %p154;
	cvt.rzi.f32.f32 	%f700, %f694;
	setp.lt.f32 	%p155, %f698, 0f3F000000;
	selp.f32 	%f751, %f746, %f749, %p174;
	cvt.rzi.f32.f32 	%f752, %f746;
	setp.lt.f32 	%p175, %f750, 0f3F000000;
	cvt.rzi.f32.f32 	%f802, %f801;
	setp.gt.f32 	%p195, %f803, 0f4B000000;
	selp.f32 	%f200, %f199, %f198, %p15;
	selp.f32 	%f234, %f233, %f232, %p21;
	selp.f32 	%f269, %f268, %f267, %p27;
	selp.f32 	%f303, %f302, %f301, %p33;
	selp.f32 	%f338, %f337, %f336, %p39;
	selp.f32 	%f372, %f371, %f370, %p45;
	selp.f32 	%f407, %f406, %f405, %p51;
	selp.f32 	%f441, %f440, %f439, %p57;
	selp.f32 	%f490, %f489, %f488, %p75;
	selp.f32 	%f542, %f541, %f540, %p95;
	fma.rn.f32 	%f597, %f596, 0fBF000000, %f905;
	fma.rn.f32 	%f649, %f648, 0fBF000000, %f909;
	selp.f32 	%f701, %f700, %f699, %p155;
	selp.f32 	%f753, %f752, %f751, %p175;
	selp.f32 	%f804, %f799, %f802, %p195;
	cvt.rzi.f32.f32 	%f805, %f799;
	setp.lt.f32 	%p196, %f803, 0f3F000000;
	fma.rn.f32 	%f201, %f200, 0fBF000000, %f192;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f226;
	fma.rn.f32 	%f270, %f269, 0fBF000000, %f261;
	fma.rn.f32 	%f304, %f303, 0fBF000000, %f295;
	fma.rn.f32 	%f339, %f338, 0fBF000000, %f330;
	fma.rn.f32 	%f373, %f372, 0fBF000000, %f364;
	fma.rn.f32 	%f408, %f407, 0fBF000000, %f399;
	fma.rn.f32 	%f442, %f441, 0fBF000000, %f433;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f897;
	fma.rn.f32 	%f543, %f542, 0fBF000000, %f901;
	mul.f32 	%f598, %f597, %f597;
	mul.f32 	%f650, %f649, %f649;
	fma.rn.f32 	%f702, %f701, 0fBF000000, %f913;
	fma.rn.f32 	%f754, %f753, 0fBF000000, %f917;
	selp.f32 	%f806, %f805, %f804, %p196;
	mul.f32 	%f202, %f201, %f201;
	mul.f32 	%f236, %f235, %f235;
	mul.f32 	%f271, %f270, %f270;
	mul.f32 	%f305, %f304, %f304;
	mul.f32 	%f340, %f339, %f339;
	mul.f32 	%f374, %f373, %f373;
	mul.f32 	%f409, %f408, %f408;
	mul.f32 	%f443, %f442, %f442;
	mul.f32 	%f492, %f491, %f491;
	mul.f32 	%f544, %f543, %f543;
	fma.rn.f32 	%f599, %f598, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f600, %f598, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f651, %f650, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f652, %f650, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f703, %f702, %f702;
	mul.f32 	%f755, %f754, %f754;
	fma.rn.f32 	%f807, %f806, 0fBF000000, %f925;
	cvt.rzi.s32.f32 	%r175, %f200;
	fma.rn.f32 	%f203, %f202, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f204, %f202, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r182, %f234;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r193, %f269;
	fma.rn.f32 	%f272, %f271, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f273, %f271, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r200, %f303;
	fma.rn.f32 	%f306, %f305, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f307, %f305, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r211, %f338;
	fma.rn.f32 	%f341, %f340, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f342, %f340, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r218, %f372;
	fma.rn.f32 	%f375, %f374, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f376, %f374, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r229, %f407;
	fma.rn.f32 	%f410, %f409, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f411, %f409, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r236, %f441;
	fma.rn.f32 	%f444, %f443, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f445, %f443, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f545, %f544, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f546, %f544, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r298, %f596;
	fma.rn.f32 	%f601, %f599, %f598, 0fC0A55DF6;
	fma.rn.f32 	%f602, %f600, %f598, 0f4081E0CF;
	fma.rn.f32 	%f603, %f598, %f597, 0f00000000;
	cvt.rzi.s32.f32 	%r329, %f648;
	fma.rn.f32 	%f653, %f651, %f650, 0fC0A55DF6;
	fma.rn.f32 	%f654, %f652, %f650, 0f4081E0CF;
	fma.rn.f32 	%f655, %f650, %f649, 0f00000000;
	fma.rn.f32 	%f704, %f703, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f705, %f703, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f756, %f755, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f757, %f755, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f808, %f807, %f807;
	add.s32 	%r176, %r175, 1;
	fma.rn.f32 	%f205, %f203, %f202, 0fC0A55DF6;
	fma.rn.f32 	%f206, %f204, %f202, 0f4081E0CF;
	fma.rn.f32 	%f207, %f202, %f201, 0f00000000;
	add.s32 	%r183, %r182, 1;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	add.s32 	%r194, %r193, 1;
	fma.rn.f32 	%f274, %f272, %f271, 0fC0A55DF6;
	fma.rn.f32 	%f275, %f273, %f271, 0f4081E0CF;
	fma.rn.f32 	%f276, %f271, %f270, 0f00000000;
	add.s32 	%r201, %r200, 1;
	fma.rn.f32 	%f308, %f306, %f305, 0fC0A55DF6;
	fma.rn.f32 	%f309, %f307, %f305, 0f4081E0CF;
	fma.rn.f32 	%f310, %f305, %f304, 0f00000000;
	add.s32 	%r212, %r211, 1;
	fma.rn.f32 	%f343, %f341, %f340, 0fC0A55DF6;
	fma.rn.f32 	%f344, %f342, %f340, 0f4081E0CF;
	fma.rn.f32 	%f345, %f340, %f339, 0f00000000;
	add.s32 	%r219, %r218, 1;
	fma.rn.f32 	%f377, %f375, %f374, 0fC0A55DF6;
	fma.rn.f32 	%f378, %f376, %f374, 0f4081E0CF;
	fma.rn.f32 	%f379, %f374, %f373, 0f00000000;
	add.s32 	%r230, %r229, 1;
	fma.rn.f32 	%f412, %f410, %f409, 0fC0A55DF6;
	fma.rn.f32 	%f413, %f411, %f409, 0f4081E0CF;
	fma.rn.f32 	%f414, %f409, %f408, 0f00000000;
	add.s32 	%r237, %r236, 1;
	fma.rn.f32 	%f446, %f444, %f443, 0fC0A55DF6;
	fma.rn.f32 	%f447, %f445, %f443, 0f4081E0CF;
	fma.rn.f32 	%f448, %f443, %f442, 0f00000000;
	cvt.rzi.s32.f32 	%r254, %f490;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	cvt.rzi.s32.f32 	%r277, %f542;
	fma.rn.f32 	%f547, %f545, %f544, 0fC0A55DF6;
	fma.rn.f32 	%f548, %f546, %f544, 0f4081E0CF;
	fma.rn.f32 	%f549, %f544, %f543, 0f00000000;
	fma.rn.f32 	%f604, %f602, %f598, 0fC09DE9E6;
	fma.rn.f32 	%f605, %f601, %f603, 0f00000000;
	and.b32  	%r299, %r298, 1;
	fma.rn.f32 	%f656, %f654, %f650, 0fC09DE9E6;
	fma.rn.f32 	%f657, %f653, %f655, 0f00000000;
	and.b32  	%r330, %r329, 1;
	cvt.rzi.s32.f32 	%r347, %f701;
	fma.rn.f32 	%f706, %f704, %f703, 0fC0A55DF6;
	fma.rn.f32 	%f707, %f705, %f703, 0f4081E0CF;
	fma.rn.f32 	%f708, %f703, %f702, 0f00000000;
	cvt.rzi.s32.f32 	%r370, %f753;
	fma.rn.f32 	%f758, %f756, %f755, 0fC0A55DF6;
	fma.rn.f32 	%f759, %f757, %f755, 0f4081E0CF;
	fma.rn.f32 	%f760, %f755, %f754, 0f00000000;
	fma.rn.f32 	%f809, %f808, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f810, %f808, 0f3E684E12, 0fBFAAD2E0;
	shl.b32 	%r108, %r1, 2;
	fma.rn.f32 	%f208, %f206, %f202, 0fC09DE9E6;
	fma.rn.f32 	%f209, %f205, %f207, 0f00000000;
	and.b32  	%r177, %r176, 1;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r184, %r183, 1;
	fma.rn.f32 	%f277, %f275, %f271, 0fC09DE9E6;
	fma.rn.f32 	%f278, %f274, %f276, 0f00000000;
	and.b32  	%r195, %r194, 1;
	fma.rn.f32 	%f311, %f309, %f305, 0fC09DE9E6;
	fma.rn.f32 	%f312, %f308, %f310, 0f00000000;
	and.b32  	%r202, %r201, 1;
	fma.rn.f32 	%f346, %f344, %f340, 0fC09DE9E6;
	fma.rn.f32 	%f347, %f343, %f345, 0f00000000;
	and.b32  	%r213, %r212, 1;
	fma.rn.f32 	%f380, %f378, %f374, 0fC09DE9E6;
	fma.rn.f32 	%f381, %f377, %f379, 0f00000000;
	and.b32  	%r220, %r219, 1;
	fma.rn.f32 	%f415, %f413, %f409, 0fC09DE9E6;
	fma.rn.f32 	%f416, %f412, %f414, 0f00000000;
	and.b32  	%r231, %r230, 1;
	fma.rn.f32 	%f449, %f447, %f443, 0fC09DE9E6;
	fma.rn.f32 	%f450, %f446, %f448, 0f00000000;
	and.b32  	%r238, %r237, 1;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	and.b32  	%r255, %r254, 1;
	fma.rn.f32 	%f550, %f548, %f544, 0fC09DE9E6;
	fma.rn.f32 	%f551, %f547, %f549, 0f00000000;
	and.b32  	%r278, %r277, 1;
	fma.rn.f32 	%f606, %f604, %f598, 0f3F800000;
	fma.rn.f32 	%f607, %f597, 0f40490FDB, %f605;
	setp.eq.b32 	%p116, %r299, 1;
	fma.rn.f32 	%f658, %f656, %f650, 0f3F800000;
	fma.rn.f32 	%f659, %f649, 0f40490FDB, %f657;
	setp.eq.b32 	%p136, %r330, 1;
	fma.rn.f32 	%f709, %f707, %f703, 0fC09DE9E6;
	fma.rn.f32 	%f710, %f706, %f708, 0f00000000;
	and.b32  	%r348, %r347, 1;
	fma.rn.f32 	%f761, %f759, %f755, 0fC09DE9E6;
	fma.rn.f32 	%f762, %f758, %f760, 0f00000000;
	and.b32  	%r371, %r370, 1;
	cvt.rzi.s32.f32 	%r387, %f806;
	fma.rn.f32 	%f811, %f809, %f808, 0fC0A55DF6;
	fma.rn.f32 	%f812, %f810, %f808, 0f4081E0CF;
	fma.rn.f32 	%f813, %f808, %f807, 0f00000000;
	and.b32  	%r109, %r108, 4;
	and.b32  	%r111, %r110, 8;
	fma.rn.f32 	%f210, %f208, %f202, 0f3F800000;
	fma.rn.f32 	%f211, %f201, 0f40490FDB, %f209;
	setp.eq.b32 	%p16, %r177, 1;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p22, %r184, 1;
	fma.rn.f32 	%f279, %f277, %f271, 0f3F800000;
	fma.rn.f32 	%f280, %f270, 0f40490FDB, %f278;
	setp.eq.b32 	%p28, %r195, 1;
	fma.rn.f32 	%f313, %f311, %f305, 0f3F800000;
	fma.rn.f32 	%f314, %f304, 0f40490FDB, %f312;
	setp.eq.b32 	%p34, %r202, 1;
	fma.rn.f32 	%f348, %f346, %f340, 0f3F800000;
	fma.rn.f32 	%f349, %f339, 0f40490FDB, %f347;
	setp.eq.b32 	%p40, %r213, 1;
	fma.rn.f32 	%f382, %f380, %f374, 0f3F800000;
	fma.rn.f32 	%f383, %f373, 0f40490FDB, %f381;
	setp.eq.b32 	%p46, %r220, 1;
	fma.rn.f32 	%f417, %f415, %f409, 0f3F800000;
	fma.rn.f32 	%f418, %f408, 0f40490FDB, %f416;
	setp.eq.b32 	%p52, %r231, 1;
	fma.rn.f32 	%f451, %f449, %f443, 0f3F800000;
	fma.rn.f32 	%f452, %f442, 0f40490FDB, %f450;
	setp.eq.b32 	%p58, %r238, 1;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	setp.eq.b32 	%p76, %r255, 1;
	fma.rn.f32 	%f552, %f550, %f544, 0f3F800000;
	fma.rn.f32 	%f553, %f543, 0f40490FDB, %f551;
	setp.eq.b32 	%p96, %r278, 1;
	selp.f32 	%f608, %f606, %f607, %p116;
	and.b32  	%r300, %r298, 2;
	selp.f32 	%f660, %f658, %f659, %p136;
	and.b32  	%r331, %r329, 2;
	fma.rn.f32 	%f711, %f709, %f703, 0f3F800000;
	fma.rn.f32 	%f712, %f702, 0f40490FDB, %f710;
	setp.eq.b32 	%p156, %r348, 1;
	fma.rn.f32 	%f763, %f761, %f755, 0f3F800000;
	fma.rn.f32 	%f764, %f754, 0f40490FDB, %f762;
	setp.eq.b32 	%p176, %r371, 1;
	cvt.u16.u32 	%rs1, %r1;
	fma.rn.f32 	%f814, %f812, %f808, 0fC09DE9E6;
	fma.rn.f32 	%f815, %f811, %f813, 0f00000000;
	and.b32  	%r388, %r387, 1;
	or.b32  	%r167, %r109, %r111;
	shl.b32 	%r112, %r2, 4;
	selp.f32 	%f212, %f210, %f211, %p16;
	and.b32  	%r178, %r176, 2;
	selp.f32 	%f246, %f244, %f245, %p22;
	and.b32  	%r185, %r183, 2;
	selp.f32 	%f281, %f279, %f280, %p28;
	and.b32  	%r196, %r194, 2;
	selp.f32 	%f315, %f313, %f314, %p34;
	and.b32  	%r203, %r201, 2;
	selp.f32 	%f350, %f348, %f349, %p40;
	and.b32  	%r214, %r212, 2;
	selp.f32 	%f384, %f382, %f383, %p46;
	and.b32  	%r221, %r219, 2;
	selp.f32 	%f419, %f417, %f418, %p52;
	and.b32  	%r232, %r230, 2;
	selp.f32 	%f453, %f451, %f452, %p58;
	and.b32  	%r239, %r237, 2;
	selp.f32 	%f502, %f500, %f501, %p76;
	and.b32  	%r256, %r254, 2;
	selp.f32 	%f554, %f552, %f553, %p96;
	and.b32  	%r279, %r277, 2;
	setp.eq.s32 	%p117, %r300, 0;
	neg.f32 	%f610, %f608;
	add.s32 	%r301, %r298, 1;
	cvt.rzi.f32.f32 	%f615, %f905;
	setp.eq.s32 	%p137, %r331, 0;
	neg.f32 	%f662, %f660;
	add.s32 	%r332, %r329, 1;
	cvt.rzi.f32.f32 	%f667, %f909;
	selp.f32 	%f713, %f711, %f712, %p156;
	and.b32  	%r349, %r347, 2;
	selp.f32 	%f765, %f763, %f764, %p176;
	and.b32  	%r372, %r370, 2;
	and.b16  	%rs2, %rs1, 2;
	fma.rn.f32 	%f816, %f814, %f808, 0f3F800000;
	fma.rn.f32 	%f817, %f807, 0f40490FDB, %f815;
	setp.eq.b32 	%p197, %r388, 1;
	or.b32  	%r168, %r167, %r112;
	and.b32  	%r113, %r1, 2;
	setp.eq.s32 	%p17, %r178, 0;
	sub.f32 	%f214, %f213, %f212;
	setp.eq.s32 	%p23, %r185, 0;
	sub.f32 	%f248, %f213, %f246;
	setp.eq.s32 	%p29, %r196, 0;
	sub.f32 	%f283, %f213, %f281;
	setp.eq.s32 	%p35, %r203, 0;
	sub.f32 	%f317, %f213, %f315;
	setp.eq.s32 	%p41, %r214, 0;
	sub.f32 	%f352, %f213, %f350;
	setp.eq.s32 	%p47, %r221, 0;
	sub.f32 	%f386, %f213, %f384;
	setp.eq.s32 	%p53, %r232, 0;
	sub.f32 	%f421, %f213, %f419;
	setp.eq.s32 	%p59, %r239, 0;
	sub.f32 	%f455, %f213, %f453;
	setp.eq.s32 	%p77, %r256, 0;
	neg.f32 	%f504, %f502;
	add.s32 	%r257, %r254, 1;
	cvt.rzi.f32.f32 	%f509, %f897;
	setp.eq.s32 	%p97, %r279, 0;
	neg.f32 	%f556, %f554;
	add.s32 	%r280, %r277, 1;
	cvt.rzi.f32.f32 	%f561, %f901;
	selp.f32 	%f609, %f607, %f606, %p116;
	selp.f32 	%f611, %f608, %f610, %p117;
	and.b32  	%r302, %r301, 2;
	setp.eq.f32 	%p119, %f615, %f905;
	mul.f32 	%f616, %f905, 0f00000000;
	selp.f32 	%f661, %f659, %f658, %p136;
	selp.f32 	%f663, %f660, %f662, %p137;
	and.b32  	%r333, %r332, 2;
	setp.eq.f32 	%p139, %f667, %f909;
	mul.f32 	%f668, %f909, 0f00000000;
	setp.eq.s32 	%p157, %r349, 0;
	neg.f32 	%f715, %f713;
	add.s32 	%r350, %r347, 1;
	cvt.rzi.f32.f32 	%f720, %f913;
	setp.eq.s32 	%p177, %r372, 0;
	neg.f32 	%f767, %f765;
	add.s32 	%r373, %r370, 1;
	cvt.rzi.f32.f32 	%f772, %f917;
	shl.b16 	%rs3, %rs1, 1;
	shr.u16 	%rs4, %rs2, 1;
	selp.f32 	%f818, %f816, %f817, %p197;
	and.b32  	%r389, %r387, 2;
	or.b32  	%r169, %r168, %r113;
	selp.f32 	%f215, %f212, %f214, %p17;
	selp.f32 	%f249, %f246, %f248, %p23;
	selp.f32 	%f284, %f281, %f283, %p29;
	selp.f32 	%f318, %f315, %f317, %p35;
	selp.f32 	%f353, %f350, %f352, %p41;
	selp.f32 	%f387, %f384, %f386, %p47;
	selp.f32 	%f422, %f419, %f421, %p53;
	selp.f32 	%f456, %f453, %f455, %p59;
	selp.f32 	%f503, %f501, %f500, %p76;
	selp.f32 	%f505, %f502, %f504, %p77;
	and.b32  	%r258, %r257, 2;
	setp.eq.f32 	%p79, %f509, %f897;
	mul.f32 	%f510, %f897, 0f00000000;
	selp.f32 	%f555, %f553, %f552, %p96;
	selp.f32 	%f557, %f554, %f556, %p97;
	and.b32  	%r281, %r280, 2;
	setp.eq.f32 	%p99, %f561, %f901;
	mul.f32 	%f562, %f901, 0f00000000;
	setp.eq.s32 	%p118, %r302, 0;
	sub.f32 	%f613, %f213, %f609;
	selp.f32 	%f88, %f616, %f611, %p119;
	abs.f32 	%f617, %f905;
	setp.eq.s32 	%p138, %r333, 0;
	sub.f32 	%f665, %f213, %f661;
	selp.f32 	%f669, %f668, %f663, %p139;
	abs.f32 	%f670, %f909;
	selp.f32 	%f714, %f712, %f711, %p156;
	selp.f32 	%f716, %f713, %f715, %p157;
	and.b32  	%r351, %r350, 2;
	setp.eq.f32 	%p159, %f720, %f913;
	mul.f32 	%f721, %f913, 0f00000000;
	shr.u32 	%r116, %r1, 2;
	selp.f32 	%f766, %f764, %f763, %p176;
	selp.f32 	%f768, %f765, %f767, %p177;
	and.b32  	%r374, %r373, 2;
	setp.eq.f32 	%p179, %f772, %f917;
	mul.f32 	%f773, %f917, 0f00000000;
	or.b16  	%rs5, %rs3, %rs4;
	setp.eq.s32 	%p198, %r389, 0;
	neg.f32 	%f820, %f818;
	add.s32 	%r390, %r387, 1;
	cvt.rzi.f32.f32 	%f825, %f925;
	shr.u32 	%r170, %r169, 1;
	mul.f32 	%f161, %f215, %f215;
	mul.f32 	%f4, %f249, %f249;
	mul.f32 	%f8, %f284, %f284;
	mul.f32 	%f13, %f318, %f318;
	mul.f32 	%f17, %f353, %f353;
	mul.f32 	%f22, %f387, %f387;
	mul.f32 	%f26, %f422, %f422;
	mul.f32 	%f31, %f456, %f456;
	setp.eq.s32 	%p78, %r258, 0;
	sub.f32 	%f507, %f213, %f503;
	selp.f32 	%f52, %f510, %f505, %p79;
	abs.f32 	%f511, %f897;
	setp.eq.s32 	%p98, %r281, 0;
	sub.f32 	%f559, %f213, %f555;
	selp.f32 	%f563, %f562, %f557, %p99;
	abs.f32 	%f564, %f901;
	selp.f32 	%f614, %f609, %f613, %p118;
	setp.gt.f32 	%p120, %f617, 0f4B800000;
	add.f32 	%f618, %f88, 0f3F800000;
	selp.f32 	%f666, %f661, %f665, %p138;
	setp.gt.f32 	%p140, %f670, 0f4B800000;
	add.f32 	%f671, %f669, 0f3F800000;
	setp.eq.s32 	%p158, %r351, 0;
	sub.f32 	%f718, %f213, %f714;
	selp.f32 	%f124, %f721, %f716, %p159;
	abs.f32 	%f722, %f913;
	setp.eq.s32 	%p178, %r374, 0;
	sub.f32 	%f770, %f213, %f766;
	selp.f32 	%f774, %f773, %f768, %p179;
	abs.f32 	%f775, %f917;
	shr.u32 	%r81, %r1, 4;
	and.b16  	%rs6, %rs5, 3;
	and.b32  	%r375, %r116, 2;
	selp.f32 	%f819, %f817, %f816, %p197;
	selp.f32 	%f821, %f818, %f820, %p198;
	and.b32  	%r391, %r390, 2;
	setp.eq.f32 	%p200, %f825, %f925;
	mul.f32 	%f826, %f925, 0f00000000;
	ld.param.u64 	%rd1, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd54, %r170, 4;
	mul.f32 	%f219, %f161, 0f3D09A17B;
	mul.f32 	%f253, %f4, 0f3D09A17B;
	mul.f32 	%f288, %f8, 0f3D09A17B;
	mul.f32 	%f322, %f13, 0f3D09A17B;
	mul.f32 	%f357, %f17, 0f3D09A17B;
	mul.f32 	%f391, %f22, 0f3D09A17B;
	mul.f32 	%f426, %f26, 0f3D09A17B;
	mul.f32 	%f459, %f31, 0f3D09A17B;
	selp.f32 	%f508, %f503, %f507, %p78;
	setp.gt.f32 	%p80, %f511, 0f4B800000;
	add.f32 	%f512, %f52, 0f3F800000;
	selp.f32 	%f560, %f555, %f559, %p98;
	setp.gt.f32 	%p100, %f564, 0f4B800000;
	add.f32 	%f565, %f563, 0f3F800000;
	selp.f32 	%f89, %f618, %f614, %p120;
	selp.f32 	%f672, %f671, %f666, %p140;
	selp.f32 	%f719, %f714, %f718, %p158;
	setp.gt.f32 	%p160, %f722, 0f4B800000;
	add.f32 	%f723, %f124, 0f3F800000;
	selp.f32 	%f771, %f766, %f770, %p178;
	setp.gt.f32 	%p180, %f775, 0f4B800000;
	add.f32 	%f776, %f774, 0f3F800000;
	cvt.u32.u16 	%r82, %rs6;
	or.b32  	%r83, %r375, %r81;
	setp.eq.s32 	%p199, %r391, 0;
	sub.f32 	%f823, %f213, %f819;
	selp.f32 	%f827, %f826, %f821, %p200;
	abs.f32 	%f828, %f925;
	add.s64 	%rd55, %rd1, %rd54;
	mul.f32 	%f3, %f219, %f887;
	mul.f32 	%f254, %f253, %f888;
	mul.f32 	%f12, %f288, %f889;
	mul.f32 	%f323, %f322, %f890;
	mul.f32 	%f21, %f357, %f891;
	mul.f32 	%f392, %f391, %f892;
	mul.f32 	%f30, %f426, %f893;
	mul.f32 	%f460, %f459, %f894;
	selp.f32 	%f53, %f512, %f508, %p80;
	selp.f32 	%f566, %f565, %f560, %p100;
	mov.b32 	%r316, %f672;
	mov.b32 	%r315, %f89;
	mov.b32 	%r322, %f669;
	mov.b32 	%r321, %f88;
	selp.f32 	%f125, %f723, %f719, %p160;
	selp.f32 	%f777, %f776, %f771, %p180;
	setp.eq.s32 	%p194, %r83, %r82;
	selp.f32 	%f824, %f819, %f823, %p199;
	setp.gt.f32 	%p201, %f828, 0f4B800000;
	add.f32 	%f829, %f827, 0f3F800000;
	ld.param.u64 	%rd2, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7];
	ld.global.u32 	%r114, [%rd55];
	mov.b32 	%r188, %f254;
	mov.b32 	%r187, %f3;
	mov.b32 	%r206, %f323;
	mov.b32 	%r205, %f12;
	mov.b32 	%r224, %f392;
	mov.b32 	%r223, %f21;
	mov.b32 	%r242, %f460;
	mov.b32 	%r241, %f30;
	mov.b32 	%r270, %f566;
	mov.b32 	%r269, %f53;
	mov.b32 	%r273, %f563;
	mov.b32 	%r272, %f52;
	xor.b32  	%r319, %r322, -2147483648;
	xor.b32  	%r318, %r321, -2147483648;
	mov.b32 	%r363, %f777;
	mov.b32 	%r362, %f125;
	mov.b32 	%r366, %f774;
	mov.b32 	%r365, %f124;
	selp.f32 	%f830, %f829, %f824, %p201;
	selp.f32 	%f178, 0f3F800000, 0f00000000, %p194;
	// begin inline asm
	cvt.rn.f16x2.f32 %r186, %r188, %r187;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r204, %r206, %r205;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r222, %r224, %r223;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r240, %r242, %r241;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r268, %r270, %r269;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r271, %r273, %r272;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r314, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r317, %r319, %r318;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r320, %r322, %r321;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r323, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r361, %r363, %r362;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r364, %r366, %r365;
	// end inline asm
	mul.f32 	%f179, %f830, %f178;
	mul.f32 	%f180, %f827, %f178;
	add.f32 	%f853, %f921, %f921;
	mov.b32 	%r414, %f853;
	and.b32  	%r415, %r414, -2147483648;
	or.b32  	%r416, %r415, 1056964608;
	mov.b32 	%f854, %r416;
	add.f32 	%f855, %f853, %f854;
	cvt.rzi.f32.f32 	%f856, %f855;
	abs.f32 	%f857, %f853;
	setp.gt.f32 	%p215, %f857, 0f4B000000;
	selp.f32 	%f858, %f853, %f856, %p215;
	cvt.rzi.f32.f32 	%f859, %f853;
	setp.lt.f32 	%p216, %f857, 0f3F000000;
	selp.f32 	%f860, %f859, %f858, %p216;
	cvt.rzi.s32.f32 	%r417, %f860;
	fma.rn.f32 	%f861, %f860, 0fBF000000, %f921;
	mul.f32 	%f862, %f861, %f861;
	fma.rn.f32 	%f863, %f862, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f864, %f862, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f865, %f863, %f862, 0fC0A55DF6;
	fma.rn.f32 	%f866, %f864, %f862, 0f4081E0CF;
	fma.rn.f32 	%f867, %f862, %f861, 0f00000000;
	fma.rn.f32 	%f868, %f866, %f862, 0fC09DE9E6;
	fma.rn.f32 	%f869, %f865, %f867, 0f00000000;
	fma.rn.f32 	%f870, %f868, %f862, 0f3F800000;
	fma.rn.f32 	%f871, %f861, 0f40490FDB, %f869;
	and.b32  	%r418, %r417, 1;
	setp.eq.b32 	%p217, %r418, 1;
	selp.f32 	%f872, %f870, %f871, %p217;
	selp.f32 	%f873, %f871, %f870, %p217;
	and.b32  	%r419, %r417, 2;
	setp.eq.s32 	%p218, %r419, 0;
	neg.f32 	%f874, %f872;
	selp.f32 	%f875, %f872, %f874, %p218;
	add.s32 	%r420, %r417, 1;
	and.b32  	%r421, %r420, 2;
	setp.eq.s32 	%p219, %r421, 0;
	sub.f32 	%f877, %f213, %f873;
	selp.f32 	%f878, %f873, %f877, %p219;
	cvt.rzi.f32.f32 	%f879, %f921;
	setp.eq.f32 	%p220, %f879, %f921;
	mul.f32 	%f880, %f921, 0f00000000;
	selp.f32 	%f881, %f880, %f875, %p220;
	abs.f32 	%f882, %f921;
	setp.gt.f32 	%p221, %f882, 0f4B800000;
	add.f32 	%f883, %f881, 0f3F800000;
	selp.f32 	%f884, %f883, %f878, %p221;
	mul.f32 	%f885, %f884, %f178;
	mul.f32 	%f886, %f881, %f178;
	mov.b32 	%r404, %f885;
	mov.b32 	%r403, %f179;
	// begin inline asm
	cvt.rn.f16x2.f32 %r402, %r404, %r403;
	// end inline asm
	mov.b32 	%r410, %f886;
	xor.b32  	%r407, %r410, -2147483648;
	mov.b32 	%r409, %f180;
	xor.b32  	%r406, %r409, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r405, %r407, %r406;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r408, %r410, %r409;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r411, %r404, %r403;
	// end inline asm
	shl.b32 	%r423, %r6, 12;
	and.b32  	%r424, %r108, 16;
	and.b32  	%r96, %r108, 28;
	and.b32  	%r97, %r4, 3;
	shl.b32 	%r425, %r4, 2;
	and.b32  	%r98, %r425, 48;
	and.b32  	%r99, %r1, 8;
	and.b32  	%r100, %r116, 4;
	and.b32  	%r426, %r3, 3584;
	or.b32  	%r427, %r96, %r426;
	or.b32  	%r101, %r427, %r423;
	shl.b32 	%r428, %r1, 4;
	or.b32  	%r429, %r428, %r99;
	shr.u32 	%r430, %r429, 2;
	and.b32  	%r431, %r430, 14;
	or.b32  	%r432, %r431, %r424;
	and.b32  	%r433, %r110, 32;
	shl.b32 	%r434, %r4, 1;
	or.b32  	%r435, %r433, %r434;
	shr.u32 	%r436, %r435, 2;
	and.b32  	%r437, %r110, 16;
	and.b32  	%r438, %r5, 32;
	or.b32  	%r439, %r438, %r437;
	or.b32  	%r440, %r439, %r436;
	or.b32  	%r441, %r111, %r113;
	or.b32  	%r442, %r441, %r109;
	shr.u32 	%r443, %r442, 1;
	or.b32  	%r444, %r436, %r437;
	or.b32  	%r445, %r444, %r438;
	mad.lo.s32 	%r446, %r443, 65, %r445;
	and.b32  	%r102, %r4, 12;
	shl.b32 	%r447, %r8, 16;
	add.s32 	%r448, %r447, -196608;
	and.b32  	%r449, %r425, 12;
	or.b32  	%r450, %r449, %r112;
	or.b32  	%r451, %r450, %r36;
	shl.b32 	%r103, %r451, 5;
	cvt.s64.s32 	%rd5, %r448;
	shr.u32 	%r452, %r171, 2;
	shr.u32 	%r453, %r4, 2;
	or.b32  	%r454, %r453, 4;
	or.b32  	%r455, %r453, 8;
	or.b32  	%r456, %r453, 12;
	and.b32  	%r457, %r4, 1;
	neg.s32 	%r458, %r457;
	setp.eq.b32 	%p223, %r457, 1;
	and.b32  	%r459, %r458, 260;
	bfe.s32 	%r460, %r4, 1, 1;
	and.b32  	%r461, %r4, 2;
	setp.eq.s32 	%p224, %r461, 0;
	and.b32  	%r462, %r460, 130;
	mul.lo.s32 	%r463, %r81, 65;
	mul.lo.s32 	%r464, %r453, 545;
	add.s32 	%r465, %r432, %r459;
	add.s32 	%r466, %r465, %r462;
	add.s32 	%r467, %r466, %r463;
	add.s32 	%r468, %r467, %r464;
	mul.wide.u32 	%rd56, %r468, 4;
	mov.u64 	%rd57, shmem;
	add.s64 	%rd6, %rd57, %rd56;
	cvt.u64.u32 	%rd58, %r464;
	cvt.u64.u32 	%rd59, %r463;
	selp.b64 	%rd60, 0, 130, %p224;
	selp.b64 	%rd61, 260, 0, %p223;
	cvt.u64.u32 	%rd62, %r432;
	add.s64 	%rd63, %rd62, %rd61;
	add.s64 	%rd64, %rd63, %rd60;
	add.s64 	%rd65, %rd64, %rd59;
	add.s64 	%rd66, %rd65, %rd58;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd7, %rd57, %rd67;
	mul.lo.s32 	%r469, %r454, 545;
	add.s32 	%r470, %r467, %r469;
	mul.wide.u32 	%rd68, %r470, 4;
	add.s64 	%rd8, %rd57, %rd68;
	cvt.u64.u32 	%rd69, %r469;
	add.s64 	%rd70, %rd65, %rd69;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd9, %rd57, %rd71;
	mul.lo.s32 	%r471, %r455, 545;
	add.s32 	%r472, %r467, %r471;
	mul.wide.u32 	%rd72, %r472, 4;
	add.s64 	%rd10, %rd57, %rd72;
	cvt.u64.u32 	%rd73, %r471;
	add.s64 	%rd74, %rd65, %rd73;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd11, %rd57, %rd75;
	mul.lo.s32 	%r473, %r456, 545;
	add.s32 	%r474, %r467, %r473;
	mul.wide.u32 	%rd76, %r474, 4;
	add.s64 	%rd12, %rd57, %rd76;
	cvt.u64.u32 	%rd77, %r473;
	add.s64 	%rd78, %rd65, %rd77;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd13, %rd57, %rd79;
	and.b32  	%r475, %r1, 1;
	neg.s32 	%r476, %r475;
	and.b32  	%r477, %r476, 130;
	and.b32  	%r478, %r434, 6;
	or.b32  	%r479, %r478, %r81;
	mul.lo.s32 	%r480, %r479, 65;
	add.s32 	%r481, %r432, %r480;
	add.s32 	%r482, %r481, %r464;
	mul.wide.u32 	%rd80, %r482, 4;
	add.s64 	%rd14, %rd57, %rd80;
	cvt.u64.u32 	%rd81, %r480;
	add.s64 	%rd82, %rd62, %rd81;
	add.s64 	%rd83, %rd82, %rd58;
	shl.b64 	%rd84, %rd83, 2;
	add.s64 	%rd15, %rd57, %rd84;
	add.s32 	%r483, %r481, %r469;
	mul.wide.u32 	%rd85, %r483, 4;
	add.s64 	%rd16, %rd57, %rd85;
	add.s64 	%rd86, %rd82, %rd69;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd17, %rd57, %rd87;
	add.s32 	%r484, %r481, %r471;
	mul.wide.u32 	%rd88, %r484, 4;
	add.s64 	%rd18, %rd57, %rd88;
	add.s64 	%rd89, %rd82, %rd73;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd19, %rd57, %rd90;
	add.s32 	%r485, %r481, %r473;
	mul.wide.u32 	%rd91, %r485, 4;
	add.s64 	%rd20, %rd57, %rd91;
	add.s64 	%rd92, %rd82, %rd77;
	shl.b64 	%rd93, %rd92, 2;
	add.s64 	%rd21, %rd57, %rd93;
	mul.wide.u32 	%rd94, %r446, 4;
	add.s64 	%rd22, %rd57, %rd94;
	add.s32 	%r486, %r477, %r440;
	mad.lo.s32 	%r487, %r117, 260, %r486;
	mad.lo.s32 	%r488, %r452, 65, %r487;
	mul.wide.u32 	%rd95, %r488, 4;
	add.s64 	%rd23, %rd57, %rd95;
	setp.eq.s32 	%p225, %r99, 0;
	mov.u16 	%rs72, 25600;
	mov.u16 	%rs46, 21504;
	mov.u16 	%rs80, 18432;
	mov.u16 	%rs68, -14592;
	setp.eq.s32 	%p239, %r102, 12;
	setp.ne.s32 	%p245, %r102, 12;
	mov.u32 	%r1192, %r1176;
	mov.u32 	%r1200, %r1176;
	mov.u32 	%r1199, %r1176;
	mov.u32 	%r107, %r1176;
	bra.uni 	$L__BB0_128;
$L__BB0_145:                            // %pass7800
                                        //   in Loop: Header=BB0_128 Depth=1
	or.b32  	%r1172, %r1202, 786432;
	cvt.s64.s32 	%rd140, %r1172;
	add.s64 	%rd141, %rd140, %rd5;
	shr.u64 	%rd142, %rd141, 35;
	add.s64 	%rd143, %rd141, %rd142;
	shr.s64 	%rd144, %rd143, 29;
	setp.lt.s64 	%p252, %rd141, 0;
	and.b64  	%rd145, %rd143, -536870912;
	setp.ne.s64 	%p253, %rd145, %rd141;
	and.pred  	%p254, %p252, %p253;
	selp.u64 	%rd146, 1, 0, %p254;
	sub.s64 	%rd147, %rd146, %rd144;
	shl.b64 	%rd148, %rd147, 29;
	add.s64 	%rd149, %rd148, %rd141;
	shl.b64 	%rd150, %rd149, 2;
	add.s64 	%rd151, %rd3, %rd150;
	st.global.v4.u32 	[%rd151], {%r152, %r154, %r153, %r155};
	setp.ne.s32 	%p255, %r107, 130816;
	add.s32 	%r107, %r107, 256;
	add.s32 	%r1173, %r107, %r6;
	setp.gt.s32 	%p256, %r7, %r1173;
	and.pred  	%p257, %p255, %p256;
	@%p257 bra 	$L__BB0_128;
	bra.uni 	$L__BB0_146;
$L__BB0_128:                            // %L1481
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_129 Depth 2
	or.b32  	%r554, %r107, %r97;
	or.b32  	%r555, %r554, %r98;
	or.b32  	%r556, %r555, %r99;
	or.b32  	%r557, %r556, %r100;
	shl.b32 	%r558, %r557, 12;
	add.s32 	%r559, %r101, %r558;
	shr.s32 	%r560, %r559, 31;
	shr.u32 	%r561, %r560, 3;
	add.s32 	%r562, %r559, %r561;
	shr.s32 	%r563, %r562, 29;
	setp.lt.s32 	%p226, %r559, 0;
	and.b32  	%r564, %r562, -536870912;
	setp.ne.s32 	%p227, %r564, %r559;
	and.pred  	%p228, %p226, %p227;
	selp.u32 	%r565, 1, 0, %p228;
	sub.s32 	%r566, %r565, %r563;
	shl.b32 	%r567, %r566, 29;
	add.s32 	%r568, %r567, %r559;
	mul.wide.s32 	%rd96, %r568, 4;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.v4.u32 	{%r569, %r570, %r571, %r572}, [%rd97];
	or.b32  	%r573, %r558, 262144;
	add.s32 	%r574, %r101, %r573;
	shr.s32 	%r575, %r574, 31;
	shr.u32 	%r576, %r575, 3;
	add.s32 	%r577, %r574, %r576;
	shr.s32 	%r578, %r577, 29;
	setp.lt.s32 	%p229, %r574, 0;
	and.b32  	%r579, %r577, -536870912;
	setp.ne.s32 	%p230, %r579, %r574;
	and.pred  	%p231, %p229, %p230;
	selp.u32 	%r580, 1, 0, %p231;
	sub.s32 	%r581, %r580, %r578;
	shl.b32 	%r582, %r581, 29;
	add.s32 	%r583, %r582, %r574;
	mul.wide.s32 	%rd98, %r583, 4;
	add.s64 	%rd99, %rd2, %rd98;
	ld.global.v4.u32 	{%r584, %r585, %r586, %r587}, [%rd99];
	or.b32  	%r588, %r558, 524288;
	add.s32 	%r589, %r101, %r588;
	shr.s32 	%r590, %r589, 31;
	shr.u32 	%r591, %r590, 3;
	add.s32 	%r592, %r589, %r591;
	shr.s32 	%r593, %r592, 29;
	setp.lt.s32 	%p232, %r589, 0;
	and.b32  	%r594, %r592, -536870912;
	setp.ne.s32 	%p233, %r594, %r589;
	and.pred  	%p234, %p232, %p233;
	selp.u32 	%r595, 1, 0, %p234;
	sub.s32 	%r596, %r595, %r593;
	shl.b32 	%r597, %r596, 29;
	add.s32 	%r598, %r597, %r589;
	mul.wide.s32 	%rd100, %r598, 4;
	add.s64 	%rd101, %rd2, %rd100;
	ld.global.v4.u32 	{%r599, %r600, %r601, %r602}, [%rd101];
	or.b32  	%r603, %r558, 786432;
	add.s32 	%r604, %r101, %r603;
	shr.s32 	%r605, %r604, 31;
	shr.u32 	%r606, %r605, 3;
	add.s32 	%r607, %r604, %r606;
	shr.s32 	%r608, %r607, 29;
	setp.lt.s32 	%p235, %r604, 0;
	and.b32  	%r609, %r607, -536870912;
	setp.ne.s32 	%p236, %r609, %r604;
	and.pred  	%p237, %p235, %p236;
	selp.u32 	%r610, 1, 0, %p237;
	sub.s32 	%r611, %r610, %r608;
	shl.b32 	%r612, %r611, 29;
	add.s32 	%r613, %r612, %r604;
	mul.wide.s32 	%rd102, %r613, 4;
	add.s64 	%rd103, %rd2, %rd102;
	ld.global.v4.u32 	{%r614, %r615, %r616, %r617}, [%rd103];
	selp.b32 	%r618, %r571, %r569, %p225;
	shfl.sync.bfly.b32	%r619, %r618, 8, 31, -1;
	selp.b32 	%r490, %r569, %r619, %p225;
	selp.b32 	%r491, %r619, %r571, %p225;
	selp.b32 	%r620, %r572, %r570, %p225;
	shfl.sync.bfly.b32	%r621, %r620, 8, 31, -1;
	selp.b32 	%r498, %r570, %r621, %p225;
	selp.b32 	%r499, %r621, %r572, %p225;
	selp.b32 	%r622, %r586, %r584, %p225;
	shfl.sync.bfly.b32	%r623, %r622, 8, 31, -1;
	selp.b32 	%r506, %r584, %r623, %p225;
	selp.b32 	%r507, %r623, %r586, %p225;
	selp.b32 	%r624, %r587, %r585, %p225;
	shfl.sync.bfly.b32	%r625, %r624, 8, 31, -1;
	selp.b32 	%r514, %r585, %r625, %p225;
	selp.b32 	%r515, %r625, %r587, %p225;
	selp.b32 	%r626, %r601, %r599, %p225;
	shfl.sync.bfly.b32	%r627, %r626, 8, 31, -1;
	selp.b32 	%r522, %r599, %r627, %p225;
	selp.b32 	%r523, %r627, %r601, %p225;
	selp.b32 	%r628, %r602, %r600, %p225;
	shfl.sync.bfly.b32	%r629, %r628, 8, 31, -1;
	selp.b32 	%r530, %r600, %r629, %p225;
	selp.b32 	%r531, %r629, %r602, %p225;
	selp.b32 	%r630, %r616, %r614, %p225;
	shfl.sync.bfly.b32	%r631, %r630, 8, 31, -1;
	selp.b32 	%r538, %r614, %r631, %p225;
	selp.b32 	%r539, %r631, %r616, %p225;
	selp.b32 	%r632, %r617, %r615, %p225;
	shfl.sync.bfly.b32	%r633, %r632, 8, 31, -1;
	selp.b32 	%r546, %r615, %r633, %p225;
	selp.b32 	%r547, %r633, %r617, %p225;
	mov.u32 	%r548, 21520;
	// begin inline asm
	prmt.b32 %r489, %r490, %r491, %r548;
	// end inline asm
	mov.u32 	%r552, 30258;
	// begin inline asm
	prmt.b32 %r493, %r490, %r491, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r497, %r498, %r499, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r501, %r498, %r499, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r505, %r506, %r507, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r509, %r506, %r507, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r513, %r514, %r515, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r517, %r514, %r515, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r521, %r522, %r523, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r525, %r522, %r523, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r529, %r530, %r531, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r533, %r530, %r531, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r537, %r538, %r539, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r541, %r538, %r539, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r545, %r546, %r547, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r549, %r546, %r547, %r552;
	// end inline asm
	st.shared.u32 	[%rd6], %r489;
	st.shared.u32 	[%rd7+128], %r493;
	st.shared.u32 	[%rd7+4], %r497;
	st.shared.u32 	[%rd7+132], %r501;
	st.shared.u32 	[%rd8], %r505;
	st.shared.u32 	[%rd9+128], %r509;
	st.shared.u32 	[%rd9+4], %r513;
	st.shared.u32 	[%rd9+132], %r517;
	st.shared.u32 	[%rd10], %r521;
	st.shared.u32 	[%rd11+128], %r525;
	st.shared.u32 	[%rd11+4], %r529;
	st.shared.u32 	[%rd11+132], %r533;
	st.shared.u32 	[%rd12], %r537;
	st.shared.u32 	[%rd13+128], %r541;
	st.shared.u32 	[%rd13+4], %r545;
	st.shared.u32 	[%rd13+132], %r549;
	bar.sync 	0;
	mov.u32 	%r1198, 256;
	mov.u64 	%rd154, %rd23;
	mov.u64 	%rd155, %rd22;
	mov.u32 	%r1201, %r1192;
$L__BB0_129:                            // %pass4933
                                        //   Parent Loop BB0_128 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1192, %r1200;
	mov.u32 	%r1200, %r1199;
	ld.shared.u32 	%r1199, [%rd154];
	// begin inline asm
	mov.b32 %r639, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r650, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r638, %r1199, -2004318072;
	mov.u32 	%r637, 983055;
	// begin inline asm
	lop3.b32 %r636, %r637, %r638, %r639, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r640, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r641, %r639, %r640;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r644, %r636, %r641;
	// end inline asm
	mov.u32 	%r648, 15728880;
	// begin inline asm
	lop3.b32 %r647, %r648, %r638, %r650, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r651, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r652, %r650, %r651;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r655, %r647, %r652;
	// end inline asm
	shr.u32 	%r660, %r638, 8;
	// begin inline asm
	lop3.b32 %r658, %r637, %r660, %r639, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r662, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r663, %r639, %r662;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r666, %r658, %r663;
	// end inline asm
	// begin inline asm
	lop3.b32 %r669, %r648, %r660, %r650, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r673, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r674, %r650, %r673;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r677, %r669, %r674;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r680, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r682, %r680, %r644;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r685, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r687, %r685, %r655;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r690, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r692, %r690, %r666;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r695, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r697, %r695, %r677;
	// end inline asm
	// begin inline asm
	mov.b32 %r705, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r716, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r704, %r1201, -2004318072;
	// begin inline asm
	lop3.b32 %r702, %r637, %r704, %r705, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r706, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r707, %r705, %r706;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r710, %r702, %r707;
	// end inline asm
	// begin inline asm
	lop3.b32 %r713, %r648, %r704, %r716, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r717, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r718, %r716, %r717;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r721, %r713, %r718;
	// end inline asm
	shr.u32 	%r726, %r704, 8;
	// begin inline asm
	lop3.b32 %r724, %r637, %r726, %r705, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r728, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r729, %r705, %r728;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r732, %r724, %r729;
	// end inline asm
	// begin inline asm
	lop3.b32 %r735, %r648, %r726, %r716, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r739, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r740, %r716, %r739;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r743, %r735, %r740;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r746, %r186, %r710, %r682;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r750, %r186, %r721, %r687;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r754, %r186, %r732, %r692;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r758, %r186, %r743, %r697;
	// end inline asm
	// begin inline asm
	mov.b32 %r767, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r778, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r766, %r1192, -2004318072;
	// begin inline asm
	lop3.b32 %r764, %r637, %r766, %r767, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r768, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r769, %r767, %r768;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r772, %r764, %r769;
	// end inline asm
	// begin inline asm
	lop3.b32 %r775, %r648, %r766, %r778, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r779, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r780, %r778, %r779;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r783, %r775, %r780;
	// end inline asm
	shr.u32 	%r788, %r766, 8;
	// begin inline asm
	lop3.b32 %r786, %r637, %r788, %r767, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r790, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r791, %r767, %r790;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r794, %r786, %r791;
	// end inline asm
	// begin inline asm
	lop3.b32 %r797, %r648, %r788, %r778, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r801, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r802, %r778, %r801;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r805, %r797, %r802;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r808, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r810, %r808, %r772, %r746;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r814, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r816, %r814, %r783, %r750;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r820, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r822, %r820, %r794, %r754;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r826, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r828, %r826, %r805, %r758;
	// end inline asm
	// begin inline asm
	mov.b32 %r837, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r848, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r836, %r1200, -2004318072;
	// begin inline asm
	lop3.b32 %r834, %r637, %r836, %r837, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r838, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r839, %r837, %r838;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r842, %r834, %r839;
	// end inline asm
	// begin inline asm
	lop3.b32 %r845, %r648, %r836, %r848, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r849, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r850, %r848, %r849;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r853, %r845, %r850;
	// end inline asm
	shr.u32 	%r858, %r836, 8;
	// begin inline asm
	lop3.b32 %r856, %r637, %r858, %r837, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r860, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r861, %r837, %r860;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r864, %r856, %r861;
	// end inline asm
	// begin inline asm
	lop3.b32 %r867, %r648, %r858, %r848, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r871, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r872, %r848, %r871;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r875, %r867, %r872;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r901, %r222, %r842, %r810;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r898, %r222, %r853, %r816;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r910, %r222, %r864, %r822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r907, %r222, %r875, %r828;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r894, %r271;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r896, %r894, %r898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r899, %r268, %r901, %r896;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r903, %r271;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r905, %r903, %r907;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r908, %r268, %r910, %r905;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r912, %r271, %r901;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r915, %r268, %r898, %r912;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r919, %r271, %r910;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r922, %r268, %r907, %r919;
	// end inline asm
	mov.u32 	%r934, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r953, %r950}, {%r314, %r320, %r317, %r323}, {%r899, %r915}, {%r934, %r934};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r962, %r959}, {%r314, %r320, %r317, %r323}, {%r908, %r922}, {%r934, %r934};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r946, %r364;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r948, %r946, %r950;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r951, %r361, %r953, %r948;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r955, %r364;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r957, %r955, %r959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r960, %r361, %r962, %r957;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r964, %r364, %r953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r967, %r361, %r950, %r964;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r971, %r364, %r962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r974, %r361, %r959, %r971;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r978, %r979}, {%r402, %r408, %r405, %r411}, {%r951, %r967}, {%r934, %r934};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r988, %r989}, {%r402, %r408, %r405, %r411}, {%r960, %r974}, {%r934, %r934};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r998, %r114, %r978;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1001, %r114, %r979;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1004, %r114, %r988;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1007, %r114, %r989;
	// end inline asm
	// begin inline asm
	mov.b32 %r1010, {%rs68, %rs68};
	// end inline asm
	mov.u16 	%rs57, 18176;
	// begin inline asm
	mov.b32 %r1011, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1012, %r998, %r1010;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1015, %r1012, %r1011;
	// end inline asm
	// begin inline asm
	mov.b32 %r1018, {%rs68, %rs68};
	// end inline asm
	// begin inline asm
	mov.b32 %r1019, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1020, %r1001, %r1018;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1023, %r1020, %r1019;
	// end inline asm
	// begin inline asm
	mov.b32 %r1026, {%rs68, %rs68};
	// end inline asm
	// begin inline asm
	mov.b32 %r1027, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1028, %r1004, %r1026;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1031, %r1028, %r1027;
	// end inline asm
	// begin inline asm
	mov.b32 %r1034, {%rs68, %rs68};
	// end inline asm
	// begin inline asm
	mov.b32 %r1035, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1036, %r1007, %r1034;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1039, %r1036, %r1035;
	// end inline asm
	// begin inline asm
	mov.b32 %r1045, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r1043, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1044, %r1045, %r1043;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1047, %r1015, %r1044;
	// end inline asm
	// begin inline asm
	mov.b32 %r1050, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1051, %r1045, %r1050;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1054, %r1023, %r1051;
	// end inline asm
	// begin inline asm
	mov.b32 %r1057, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1058, %r1045, %r1057;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1061, %r1031, %r1058;
	// end inline asm
	// begin inline asm
	mov.b32 %r1064, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1065, %r1045, %r1064;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1068, %r1039, %r1065;
	// end inline asm
	mov.u32 	%r1074, 25152;
	// begin inline asm
	prmt.b32 %r1071, %r1047, %r1061, %r1074;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1075, %r1054, %r1068, %r1074;
	// end inline asm
	shl.b32 	%r1082, %r1075, 4;
	mov.u32 	%r1080, 252645135;
	// begin inline asm
	lop3.b32 %r1079, %r1080, %r1071, %r1082, 202;
	// end inline asm
	xor.b32  	%r1083, %r1079, -2004318072;
	st.shared.u32 	[%rd155], %r1083;
	add.s32 	%r1198, %r1198, -16;
	add.s64 	%rd155, %rd155, 2180;
	add.s64 	%rd154, %rd154, 2180;
	setp.eq.s32 	%p238, %r1198, 0;
	mov.u32 	%r1201, %r1192;
	@%p238 bra 	$L__BB0_130;
	bra.uni 	$L__BB0_129;
$L__BB0_130:                            // %guard_exit7955
                                        //   in Loop: Header=BB0_128 Depth=1
	bar.sync 	0;
	or.b32  	%r137, %r107, %r98;
	ld.shared.u32 	%r1089, [%rd14];
	ld.shared.u32 	%r1090, [%rd15+128];
	ld.shared.u32 	%r1097, [%rd15+4];
	ld.shared.u32 	%r1098, [%rd15+132];
	ld.shared.u32 	%r1105, [%rd16];
	ld.shared.u32 	%r1106, [%rd17+128];
	ld.shared.u32 	%r1113, [%rd17+4];
	ld.shared.u32 	%r1114, [%rd17+132];
	ld.shared.u32 	%r1121, [%rd18];
	ld.shared.u32 	%r1122, [%rd19+128];
	ld.shared.u32 	%r1129, [%rd19+4];
	ld.shared.u32 	%r1130, [%rd19+132];
	ld.shared.u32 	%r1137, [%rd20];
	ld.shared.u32 	%r1138, [%rd21+128];
	ld.shared.u32 	%r1145, [%rd21+4];
	ld.shared.u32 	%r1146, [%rd21+132];
	// begin inline asm
	prmt.b32 %r1084, %r1089, %r1090, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1088, %r1089, %r1090, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1092, %r1097, %r1098, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1096, %r1097, %r1098, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1100, %r1105, %r1106, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1104, %r1105, %r1106, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1108, %r1113, %r1114, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1112, %r1113, %r1114, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1116, %r1121, %r1122, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1120, %r1121, %r1122, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1124, %r1129, %r1130, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1128, %r1129, %r1130, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1132, %r1137, %r1138, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1136, %r1137, %r1138, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1140, %r1145, %r1146, %r548;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1144, %r1145, %r1146, %r552;
	// end inline asm
	selp.b32 	%r1148, %r1088, %r1084, %p225;
	shfl.sync.bfly.b32	%r142, %r1148, 8, 31, -1;
	selp.b32 	%r1149, %r1096, %r1092, %p225;
	shfl.sync.bfly.b32	%r143, %r1149, 8, 31, -1;
	selp.b32 	%r1150, %r1104, %r1100, %p225;
	shfl.sync.bfly.b32	%r1151, %r1150, 8, 31, -1;
	selp.b32 	%r144, %r1100, %r1151, %p225;
	selp.b32 	%r145, %r1151, %r1104, %p225;
	selp.b32 	%r1152, %r1112, %r1108, %p225;
	shfl.sync.bfly.b32	%r1153, %r1152, 8, 31, -1;
	selp.b32 	%r146, %r1108, %r1153, %p225;
	selp.b32 	%r147, %r1153, %r1112, %p225;
	selp.b32 	%r1154, %r1120, %r1116, %p225;
	shfl.sync.bfly.b32	%r1155, %r1154, 8, 31, -1;
	selp.b32 	%r1156, %r1128, %r1124, %p225;
	shfl.sync.bfly.b32	%r1157, %r1156, 8, 31, -1;
	selp.b32 	%r1158, %r1136, %r1132, %p225;
	shfl.sync.bfly.b32	%r1159, %r1158, 8, 31, -1;
	selp.b32 	%r1160, %r1144, %r1140, %p225;
	shfl.sync.bfly.b32	%r1161, %r1160, 8, 31, -1;
	shl.b32 	%r1177, %r137, 12;
	@%p239 bra 	$L__BB0_142;
	bra.uni 	$L__BB0_131;
$L__BB0_142:                            // %pass7470
                                        //   in Loop: Header=BB0_128 Depth=1
	selp.b32 	%r1164, %r143, %r1096, %p225;
	selp.b32 	%r1165, %r1092, %r143, %p225;
	selp.b32 	%r1166, %r142, %r1088, %p225;
	selp.b32 	%r1167, %r1084, %r142, %p225;
	or.b32  	%r1169, %r1177, %r96;
	or.b32  	%r1202, %r1169, %r103;
	cvt.u64.u32 	%rd104, %r1202;
	add.s64 	%rd105, %rd104, %rd5;
	shr.u64 	%rd106, %rd105, 35;
	add.s64 	%rd107, %rd105, %rd106;
	shr.s64 	%rd108, %rd107, 29;
	setp.lt.s64 	%p242, %rd105, 0;
	and.b64  	%rd109, %rd107, -536870912;
	setp.ne.s64 	%p243, %rd109, %rd105;
	and.pred  	%p244, %p242, %p243;
	selp.u64 	%rd110, 1, 0, %p244;
	sub.s64 	%rd111, %rd110, %rd108;
	shl.b64 	%rd112, %rd111, 29;
	add.s64 	%rd113, %rd112, %rd105;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd115, %rd3, %rd114;
	st.global.v4.u32 	[%rd115], {%r1167, %r1165, %r1166, %r1164};
	bra.uni 	$L__BB0_143;
$L__BB0_131:                            // %guard_exit7955.pass7580_crit_edge
                                        //   in Loop: Header=BB0_128 Depth=1
	or.b32  	%r1163, %r1177, %r96;
	or.b32  	%r1202, %r1163, %r103;
$L__BB0_143:                            // %pass7580
                                        //   in Loop: Header=BB0_128 Depth=1
	selp.b32 	%r152, %r1132, %r1159, %p225;
	selp.b32 	%r153, %r1159, %r1136, %p225;
	selp.b32 	%r154, %r1140, %r1161, %p225;
	selp.b32 	%r155, %r1161, %r1144, %p225;
	or.b32  	%r1170, %r1202, 262144;
	cvt.s64.s32 	%rd116, %r1170;
	add.s64 	%rd117, %rd116, %rd5;
	shr.u64 	%rd118, %rd117, 35;
	add.s64 	%rd119, %rd117, %rd118;
	shr.s64 	%rd120, %rd119, 29;
	setp.lt.s64 	%p246, %rd117, 0;
	and.b64  	%rd121, %rd119, -536870912;
	setp.ne.s64 	%p247, %rd121, %rd117;
	and.pred  	%p248, %p246, %p247;
	selp.u64 	%rd122, 1, 0, %p248;
	sub.s64 	%rd123, %rd122, %rd120;
	shl.b64 	%rd124, %rd123, 29;
	add.s64 	%rd125, %rd124, %rd117;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd127, %rd3, %rd126;
	st.global.v4.u32 	[%rd127], {%r144, %r146, %r145, %r147};
	@%p245 bra 	$L__BB0_145;
// %bb.144:                             // %pass7690
                                        //   in Loop: Header=BB0_128 Depth=1
	selp.b32 	%r148, %r1116, %r1155, %p225;
	selp.b32 	%r149, %r1155, %r1120, %p225;
	selp.b32 	%r150, %r1124, %r1157, %p225;
	selp.b32 	%r151, %r1157, %r1128, %p225;
	or.b32  	%r1171, %r1202, 524288;
	cvt.s64.s32 	%rd128, %r1171;
	add.s64 	%rd129, %rd128, %rd5;
	shr.u64 	%rd130, %rd129, 35;
	add.s64 	%rd131, %rd129, %rd130;
	shr.s64 	%rd132, %rd131, 29;
	setp.lt.s64 	%p249, %rd129, 0;
	and.b64  	%rd133, %rd131, -536870912;
	setp.ne.s64 	%p250, %rd133, %rd129;
	and.pred  	%p251, %p249, %p250;
	selp.u64 	%rd134, 1, 0, %p251;
	sub.s64 	%rd135, %rd134, %rd132;
	shl.b64 	%rd136, %rd135, 29;
	add.s64 	%rd137, %rd136, %rd129;
	shl.b64 	%rd138, %rd137, 2;
	add.s64 	%rd139, %rd3, %rd138;
	st.global.v4.u32 	[%rd139], {%r148, %r150, %r149, %r151};
	bra.uni 	$L__BB0_145;
$L__BB0_146:                            // %L17007
	st.global.u32 	[%rd4], %r1176;
	ret;
$L__BB0_7:                              // %L246
	mov.u32 	%r1175, 2;
	st.global.u32 	[%rd4], %r1175;
	mov.u64 	%rd152, exception1584;
	cvta.global.u64 	%rd153, %rd152;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd153;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r157;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd51, exception1;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd52;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r157;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
