// Seed: 1946839598
module module_0 #(
    parameter id_3 = 32'd26
) (
    module_0,
    id_2
);
  output wire id_2;
  inout logic [7:0] id_1;
  logic _id_3 = id_1[-1'd0 : 1==id_3] !=? id_3 - 1'b0;
  logic id_4;
  ;
  always
    repeat (
    id_3++
    == id_1) begin : LABEL_0
      $unsigned(53);
      ;
    end
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_3 = 32'd0
) (
    _id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  input logic [7:0] id_2;
  inout wire _id_1;
  wire [-1 'h0 : 1] id_4;
  assign id_1 = id_2[1];
  logic [id_3 : id_1] id_5;
  ;
  assign id_5[id_1|1<1'h0] = -1;
  module_0 modCall_1 (
      id_5,
      id_4
  );
endmodule
