Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sun Dec 10 20:58:12 2017
| Host             : LAPTOP-BBTT6KDL running 64-bit major release  (build 9200)
| Command          : report_power -file calculator_12_power_routed.rpt -pb calculator_12_power_summary_routed.pb -rpx calculator_12_power_routed.rpx
| Design           : calculator_12
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 29.404 (Junction temp exceeded!) |
| Dynamic (W)              | 28.918                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.296 |      139 |       --- |             --- |
|   LUT as Logic |     0.254 |       36 |     20800 |            0.17 |
|   CARRY4       |     0.028 |       16 |      8150 |            0.20 |
|   Register     |     0.009 |       71 |     41600 |            0.17 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       10 |       --- |             --- |
| Signals        |     0.373 |      122 |       --- |             --- |
| I/O            |    28.248 |       13 |       106 |           12.26 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    29.404 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.018 |       0.678 |      0.341 |
| Vccaux    |       1.800 |     1.088 |       1.035 |      0.053 |
| Vcco33    |       3.300 |     7.994 |       7.993 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| calculator_12             |    28.918 |
|   HIGH_0                  |     0.000 |
|   HIGH_1                  |     0.000 |
|   NOT_0                   |     0.000 |
|   NOT_1                   |     0.000 |
|   NOT_2                   |     0.000 |
|   NOT_3                   |     0.029 |
|   OR_0                    |     0.010 |
|   OR_1                    |     0.009 |
|   bcdchange_1             |     0.289 |
|     inst                  |     0.289 |
|   calcaulator_0           |     0.073 |
|     inst                  |     0.073 |
|   clk_div_0               |     0.036 |
|     inst                  |     0.036 |
|   clk_div_1               |     0.013 |
|     inst                  |     0.013 |
|   decimal_counter_0       |     0.065 |
|     inst                  |     0.065 |
|   four_2_input_and_gate_0 |     0.024 |
|   mux_8_to_1_0            |     0.010 |
|   mux_8_to_1_1            |     0.017 |
|   mux_8_to_1_2            |     0.021 |
|   mux_8_to_1_3            |     0.042 |
|   three_and_0             |     0.009 |
|     inst                  |     0.009 |
|   turn_3_0                |     0.000 |
+---------------------------+-----------+


