{"Source Block": ["serv/rtl/serv_state.v@45:55@HdlIdDef", "   output reg \t     o_cnt_done,\n   output wire \t     o_bufreg_en);\n\n   wire \t     cnt4;\n\n   reg \tstage_two_req;\n\n   reg [4:2] o_cnt;\n   reg [3:0] o_cnt_r;\n\n   reg \t     ibus_cyc;\n"], "Clone Blocks": [["serv/rtl/serv_state.v@48:58", "   wire \t     cnt4;\n\n   reg \tstage_two_req;\n\n   reg [4:2] o_cnt;\n   reg [3:0] o_cnt_r;\n\n   reg \t     ibus_cyc;\n   //Update PC in RUN or TRAP states\n   assign o_ctrl_pc_en  = o_cnt_en & !o_init;\n\n"], ["serv/rtl/serv_state.v@47:57", "\n   wire \t     cnt4;\n\n   reg \tstage_two_req;\n\n   reg [4:2] o_cnt;\n   reg [3:0] o_cnt_r;\n\n   reg \t     ibus_cyc;\n   //Update PC in RUN or TRAP states\n   assign o_ctrl_pc_en  = o_cnt_en & !o_init;\n"]], "Diff Content": {"Delete": [], "Add": [[50, "   reg \tinit_done;\n"]]}}