<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
	</FUNCTION_INFORMATION>
	<MACROS>
		<MACRO NAME="mem_data_width" >
			<DEFINITION> 32 </DEFINITION>
		</MACRO>
	</MACROS>
	<PARAMETERS>
		<PARAMETER NAME="cache_depth" TYPE="INTEGER" DEFAULT_VALUE="10" />
		<PARAMETER NAME="error_delay_cycles" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="error_clock_divisor" TYPE="INTEGER" DEFAULT_VALUE="256" />
		<PARAMETER NAME="mem_addr_width" TYPE="INTEGER" DEFAULT_VALUE="32" />
		<PARAMETER NAME="start_address" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="enable_virtual_jtag" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="use_memory_interface" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="clock_frequency" TYPE="INTEGER" DEFAULT_VALUE="50" />
		<PARAMETER NAME="emr_data_width" TYPE="INTEGER" DEFAULT_VALUE="35" />
		<PARAMETER NAME="intended_device_family" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="lpm_hint" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="alt_adv_seu_detection" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="emr_cache_ack" TYPE="INPUT" />
		<PORT NAME="mem_wait" TYPE="INPUT" />
		<PORT NAME="mem_data" TYPE="INPUT" WIDTH="mem_data_width" />
		<PORT NAME="nreset" TYPE="INPUT" />
		<PORT NAME="clk" TYPE="INPUT" />
		<PORT NAME="cache_comparison_off" TYPE="INPUT" />
		<PORT NAME="mem_critical" TYPE="INPUT" />
		<PORT NAME="cache_fill_level" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="mem_addr" TYPE="OUTPUT" WIDTH="mem_addr_width" />
		<PORT NAME="critical_error" TYPE="OUTPUT" />
		<PORT NAME="mem_bytesel" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="crcerror_pin" TYPE="OUTPUT" />
		<PORT NAME="mem_rd" TYPE="OUTPUT" />
		<PORT NAME="emr_cache_int" TYPE="OUTPUT" />
		<PORT NAME="emr_data" TYPE="OUTPUT" WIDTH="emr_data_width" />
		<PORT NAME="cache_full" TYPE="OUTPUT" />
		<PORT NAME="crcerror_core" TYPE="OUTPUT" />
		<PORT NAME="noncritical_error" TYPE="OUTPUT" />
	</PORTS>
</ROOT>
