<?xml version="1.0" encoding="UTF-8"?>
<module id="HIST" HW_revision="" XML_version="1" description="histogram (spec version: 1.00.w.11)">
     <register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Revision and Class Information">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="TID" width="8" begin="23" end="16" resetval="8" description="Peripheral Identification  Histogram module" range="-" rwaccess="R"></bitfield>
<bitfield id="CID" width="8" begin="15" end="8" resetval="254" description="Class Identification  Video processing front end" range="-" rwaccess="R"></bitfield>
<bitfield id="PREV" width="8" begin="7" end="0" resetval="0" description="Peripheral Revision Number  Initial Revision" range="-" rwaccess="R"></bitfield>
</register>
     <register id="PCR" acronym="PCR" offset="4" width="32" description="Peripheral Control Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="BUSY" width="1" begin="1" end="1" resetval="0" description="Busy bit" range="-" rwaccess="R">
<bitenum id="NOTBUSY" value="0" token="NOTBUSY" description="Histogram is not busy" />
<bitenum id="BUSY" value="1" token="BUSY" description="Histogram is busy" />
</bitfield>
<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable module" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable module" />
</bitfield>
</register>
     <register id="HIST_CNT" acronym="HIST_CNT" offset="8" width="32" description="Histogram control bits">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="DATSIZ" width="1" begin="8" end="8" resetval="0" description="Input data width" range="-" rwaccess="R/W">
<bitenum id="9TO14_BITS" value="0" token="9TO14_BITS" description="(9-14)-bits" />
<bitenum id="8BITS" value="1" token="8BITS" description="8-bits" />
</bitfield>
<bitfield id="CLR" width="1" begin="7" end="7" resetval="0" description="Clear Data after read" range="-" rwaccess="R/W">
<bitenum id="NOCLEAR_AFTER_READ" value="0" token="NOCLEAR_AFTER_READ" description="Don't clear data after read" />
<bitenum id="CLEAR_AFTER_READ" value="1" token="CLEAR_AFTER_READ" description="Clear data after read" />
</bitfield>
<bitfield id="CFA" width="1" begin="6" end="6" resetval="0" description="CFA pattern" range="-" rwaccess="R/W">
<bitenum id="2D_2X2_CONVENTIONAL" value="0" token="2D_2X2_CONVENTIONAL" description="2D (2 x 2) conventional pattern" />
<bitenum id="RSV" value="1" token="RSV" description="Reserved" />
</bitfield>
<bitfield id="BINS" width="2" begin="5" end="4" resetval="0" description="No of bins per histogram" range="-" rwaccess="R/W">
<bitenum id="32BINS" value="0" token="32BINS" description="32 bins - Regions 0, 1, 2, and 3 are active" />
<bitenum id="64BINS" value="1" token="64BINS" description="64 bins - Regions 0, 1, 2, and 3 are active" />
<bitenum id="128BINS" value="2" token="128BINS" description="128 bins - only Regions 0 and 1 are active" />
<bitenum id="256BINS" value="3" token="256BINS" description="256 bins - only Region 0 is active" />
</bitfield>
<bitfield id="SOURCE" width="1" begin="3" end="3" resetval="0" description="Input Source: CCDC or SDRAM" range="-" rwaccess="R/W">
<bitenum id="CCDC" value="0" token="CCDC" description="CCDC" />
<bitenum id="SDRAM" value="1" token="SDRAM" description="SDRAM" />
</bitfield>
<bitfield id="SHIFT" width="3" begin="2" end="0" resetval="0" description="No of bits to right shift data before accessing bins (0-7)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="WB_GAIN" acronym="WB_GAIN" offset="12" width="32" description="White/channel balance settings">
<bitfield id="WG00" width="8" begin="31" end="24" resetval="50" description="White Balance Gain 00 It is set within the range of x0~x7.96875(7+31/32). The decimal point is located between WG00[5] and WG00[4]" range="-" rwaccess="R/W"></bitfield>
<bitfield id="WG01" width="8" begin="23" end="16" resetval="50" description="White Balance Gain 01 It is set within the range of x0~x7.96875(7+31/32). The decimal point is located between WG01[5] and WG01[4]" range="-" rwaccess="R/W"></bitfield>
<bitfield id="WG02" width="8" begin="15" end="8" resetval="50" description="White Balance Gain 02 It is set within the range of x0~x7.96875(7+31/32). The decimal point is located between WG02[5] and WG02[4]" range="-" rwaccess="R/W"></bitfield>
<bitfield id="WG03" width="8" begin="7" end="0" resetval="50" description="White Balance Gain 03 It is set within the range of x0~x7.96875(7+31/32). The decimal point is located between WG03[5] and WG03[4]" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="R0_HORZ" acronym="R0_HORZ" offset="16" width="32" description="Region 0 Horizontal information">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HSTART" width="14" begin="29" end="16" resetval="0" description="Horizontal start location for region 0" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HEND" width="14" begin="13" end="0" resetval="0" description="Horizontal end for region 0 If the &quot;end&quot; is programmed as the same value of &quot;start&quot;, then the region size is treated as 0 In all cases, the total number of pixels processed is &quot;End - Start + 1&quot;. Therefore, the minimum region dimension is at least 2" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="R0_VERT" acronym="R0_VERT" offset="20" width="32" description="Region 0 Vertical information">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VSTART" width="14" begin="29" end="16" resetval="0" description="Vertical start location for region 0" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VEND" width="14" begin="13" end="0" resetval="0" description="Vertical end for region 0 If the &quot;end&quot; is programmed as the same value of &quot;start&quot;, then the region size is treated as 0 In all cases, the total number of pixels processed is &quot;End - Start + 1&quot;. Therefore, the minimum region dimension is at least 2" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="R1_HORZ" acronym="R1_HORZ" offset="24" width="32" description="Region 1 Horizontal information">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HSTART" width="14" begin="29" end="16" resetval="0" description="Horizontal start location for region 1" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HEND" width="14" begin="13" end="0" resetval="0" description="Horizontal end for region 1 If the &quot;end&quot; is programmed as the same value of &quot;start&quot;, then the region size is treated as 0 In all cases, the total number of pixels processed is &quot;End - Start + 1&quot;. Therefore, the minimum region dimension is at least 2" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="R1_VERT" acronym="R1_VERT" offset="28" width="32" description="Region 1 Vertical information">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VSTART" width="14" begin="29" end="16" resetval="0" description="Vertical start location for region 1" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VEND" width="14" begin="13" end="0" resetval="0" description="Vertical end for region 1 If the &quot;end&quot; is programmed as the same value of &quot;start&quot;, then the region size is treated as 0 In all cases, the total number of pixels processed is &quot;End - Start + 1&quot;. Therefore, the minimum region dimension is at least 2" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="R2_HORZ" acronym="R2_HORZ" offset="32" width="32" description="Region 2 Horizontal information">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HSTART" width="14" begin="29" end="16" resetval="0" description="Horizontal start location for region 2" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HEND" width="14" begin="13" end="0" resetval="0" description="Horizontal end for region 2 If the &quot;end&quot; is programmed as the same value of &quot;start&quot;, then the region size is treated as 0 In all cases, the total number of pixels processed is &quot;End - Start + 1&quot;. Therefore, the minimum region dimension is at least 2" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="R2_VERT" acronym="R2_VERT" offset="36" width="32" description="Region 2 Vertical information">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VSTART" width="14" begin="29" end="16" resetval="0" description="Vertical start location for region 2" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VEND" width="14" begin="13" end="0" resetval="0" description="Vertical end for region 2 If the &quot;end&quot; is programmed as the same value of &quot;start&quot;, then the region size is treated as 0 In all cases, the total number of pixels processed is &quot;End - Start + 1&quot;. Therefore, the minimum region dimension is at least 2" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="R3_HORZ" acronym="R3_HORZ" offset="40" width="32" description="Region 3 Horizontal information">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HSTART" width="14" begin="29" end="16" resetval="0" description="Horizontal start location for region 3" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HEND" width="14" begin="13" end="0" resetval="0" description="Horizontal end for region 3 If the &quot;end&quot; is programmed as the same value of &quot;start&quot;, then the region size is treated as 0 In all cases, the total number of pixels processed is &quot;End - Start + 1&quot;. Therefore, the minimum region dimension is at least 2" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="R3_VERT" acronym="R3_VERT" offset="44" width="32" description="Region 3 Vertical information">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VSTART" width="14" begin="29" end="16" resetval="0" description="Vertical start location for region 3" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VEND" width="14" begin="13" end="0" resetval="0" description="Vertical end for region 3 If the &quot;end&quot; is programmed as the same value of &quot;start&quot;, then the region size is treated as 0 In all cases, the total number of pixels processed is &quot;End - Start + 1&quot;. Therefore, the minimum region dimension is at least 2" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HIST_ADDR" acronym="HIST_ADDR" offset="48" width="32" description="Histogram address for data to be read">
<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="ADDR" width="10" begin="9" end="0" resetval="0" description="Address of histogram entry (note that each entry is 20-bit wide)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HIST_DATA" acronym="HIST_DATA" offset="52" width="32" description="Histogram data that is read from the memory">
<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="RDATA" width="20" begin="19" end="0" resetval="0" description="Histogram data that is read from the memory" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RADD" acronym="RADD" offset="56" width="32" description="Read address from SDRAM/DDRAM">
<bitfield id="RADD" width="32" begin="31" end="0" resetval="0" description="Read Address Specifies the address on VBUSM dma port that should be initially read The 5 LSB are always treated as zeroes - the starting address must be aligned on a 32-byte boundary * This field can be altered even when the histogram is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RADD_OFF" acronym="RADD_OFF" offset="60" width="32" description="Read address offset for each line in the SDRAM/DDRAM">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="Reserved" width="14" begin="29" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0" description="Offset for each line in the SDRAM/DDRAM The 5 LSB are treated as zeroes - the offset must be aligned on a 32-byte boundary * This field can be altered even when the histogram is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="H_V_INFO" acronym="H_V_INFO" offset="64" width="32" description="Horz/vert number of pixels when data is read from SDRAM/DDRAM">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HSIZE" width="14" begin="29" end="16" resetval="0" description="Number of horizontal pixels when the input data source is the SDRAM/DDRAM" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VSIZE" width="14" begin="13" end="0" resetval="0" description="Number of vertical lines when the input data source is the SDRAM/DDRAM" range="-" rwaccess="R/W"></bitfield>
</register>
</module>
