// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2019 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0

typedef enum foo_t;
typedef enum foo_t { A  = 'b0, B = 'b1 } foo_t;
