============================================================
   Tang Dynasty, V4.6.30127
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.6/bin/td.exe
   Built at =   15:41:01 Apr 16 2021
   Run by =     Admin
   Run Date =   Wed Jun 23 14:25:40 2021

   Run on =     MSI
============================================================
RUN-1002 : start command "open_project responder.al"
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file D:/Extra_Module/ANLogic/Codes/4.7 responder/responder/key_filter.v
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in D:/Extra_Module/ANLogic/Codes/4.7 responder/responder/key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(53)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(54)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(55)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "responder"
SYN-1012 : SanityCheck: Model "Sel_module"
SYN-1012 : SanityCheck: Model "Timer_module"
SYN-1012 : SanityCheck: Model "Buzzer_module"
SYN-1012 : SanityCheck: Model "Digitron_NumDisplay"
SYN-1012 : SanityCheck: Model "key_filter"
SYN-1016 : Merged 27 instances.
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b0", d: "n7[0]", q: "DigitronCS_Out[0]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b1", d: "n7[1]", q: "DigitronCS_Out[1]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b2", d: "n7[2]", q: "DigitronCS_Out[2]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b3", d: "n7[3]", q: "DigitronCS_Out[3]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b0", d: "n14[0]", q: "SingleNum[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b1", d: "n14[1]", q: "SingleNum[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b2", d: "n14[2]", q: "SingleNum[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b3", d: "n14[3]", q: "SingleNum[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b0", d: "n16[0]", q: "Digitron_Out[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b1", d: "n16[1]", q: "Digitron_Out[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b2", d: "n16[2]", q: "Digitron_Out[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b3", d: "n16[3]", q: "Digitron_Out[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b4", d: "n16[4]", q: "Digitron_Out[4]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b5", d: "n16[5]", q: "Digitron_Out[5]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b6", d: "n16[6]", q: "Digitron_Out[6]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b7", d: "n16[7]", q: "Digitron_Out[7]" // Digitron_NumDisplay.v(70)
SYN-1011 : Flatten model responder
SYN-1011 : Flatten model Sel_module
SYN-1011 : Flatten model Timer_module
SYN-1011 : Flatten model Buzzer_module
SYN-1011 : Flatten model Digitron_NumDisplay
SYN-1011 : Flatten model key_filter
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 659/18 useful/useless nets, 549/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U3/reg1_b17
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 10 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 79 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 368 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 480/169 useful/useless nets, 370/94 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U1/reg1_b3
SYN-1002 :     U3/reg1_b6
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 475/0 useful/useless nets, 365/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 475/0 useful/useless nets, 365/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file responder_rtl.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    25
  #input                7
  #output              18
  #inout                0

Gate Statistics
#Basic gates          253
  #and                 43
  #nand                 0
  #or                  17
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 32
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF                137
  #LATCH               16
#MACRO_ADD              9
#MACRO_EQ              18
#MACRO_MUX             82

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |responder |100    |153    |27     |
+--------------------------------------------+

RUN-1002 : start command "export_db responder_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea responder_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 25 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 491/0 useful/useless nets, 382/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 695/0 useful/useless nets, 586/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-1032 : 684/0 useful/useless nets, 575/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 7 ROM instances
SYN-1032 : 831/2 useful/useless nets, 722/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 163 (2.88), #lev = 4 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 421 instances into 165 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "responder" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 560/0 useful/useless nets, 452/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 141 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 40 adder to BLE ...
SYN-4008 : Packed 40 adder and 28 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 166 LUT to BLE ...
SYN-4008 : Packed 166 LUT and 79 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 23 SEQ (57 nodes)...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 66 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 177/248 primitive instances ...
RUN-1002 : start command "report_area -file responder_gate.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    25
  #input                7
  #output              18
  #inout                0

Utilization Statistics
#lut                  250   out of  19600    1.28%
#reg                  141   out of  19600    0.72%
#le                   261
  #lut only           120   out of    261   45.98%
  #reg only            11   out of    261    4.21%
  #lut&reg            130   out of    261   49.81%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   25   out of    188   13.30%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |responder |261   |250   |141   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db responder_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_pad" drive clk pins.
SYN-4024 : Net "U4/n17" drive clk pins.
SYN-4024 : Net "U2/CLK1" drive clk pins.
SYN-4024 : Net "U4/n15" drive clk pins.
SYN-4024 : Net "U4/n8" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_pad as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/n15 as clock net
SYN-4025 : Tag rtl::Net U4/n17 as clock net
SYN-4025 : Tag rtl::Net U4/n8 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U4/n17 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 6 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n15 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n8 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 164 instances
RUN-1001 : 66 mslices, 66 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 387 nets
RUN-1001 : 210 nets have 2 pins
RUN-1001 : 146 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 162 instances, 132 slices, 7 macros(42 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1285, tnet num: 385, tinst num: 162, tnode num: 1629, tedge num: 2143.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 189 clock pins, and constraint 344 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031986s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (195.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95164
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 66803.5, overlap = 0
PHY-3002 : Step(2): len = 57238.9, overlap = 0
PHY-3002 : Step(3): len = 52164.7, overlap = 0
PHY-3002 : Step(4): len = 48530.6, overlap = 0
PHY-3002 : Step(5): len = 45152.4, overlap = 0
PHY-3002 : Step(6): len = 42061.4, overlap = 0
PHY-3002 : Step(7): len = 39155.1, overlap = 0
PHY-3002 : Step(8): len = 35999.9, overlap = 0
PHY-3002 : Step(9): len = 33496.2, overlap = 0
PHY-3002 : Step(10): len = 31242.9, overlap = 0
PHY-3002 : Step(11): len = 29212.4, overlap = 0
PHY-3002 : Step(12): len = 27545.4, overlap = 0
PHY-3002 : Step(13): len = 25775.3, overlap = 0
PHY-3002 : Step(14): len = 23874.3, overlap = 0
PHY-3002 : Step(15): len = 22711.5, overlap = 0
PHY-3002 : Step(16): len = 21631.2, overlap = 0
PHY-3002 : Step(17): len = 19729.5, overlap = 0
PHY-3002 : Step(18): len = 19279.5, overlap = 0
PHY-3002 : Step(19): len = 18420.3, overlap = 0
PHY-3002 : Step(20): len = 17482.9, overlap = 0
PHY-3002 : Step(21): len = 17021.6, overlap = 0
PHY-3002 : Step(22): len = 16507, overlap = 0
PHY-3002 : Step(23): len = 16036.4, overlap = 0
PHY-3002 : Step(24): len = 15702.5, overlap = 0
PHY-3002 : Step(25): len = 15267.8, overlap = 0
PHY-3002 : Step(26): len = 15104.9, overlap = 0
PHY-3002 : Step(27): len = 14718.2, overlap = 0
PHY-3002 : Step(28): len = 14282.8, overlap = 0
PHY-3002 : Step(29): len = 13784.7, overlap = 0
PHY-3002 : Step(30): len = 13617.4, overlap = 0
PHY-3002 : Step(31): len = 13308.8, overlap = 0
PHY-3002 : Step(32): len = 13250.9, overlap = 0
PHY-3002 : Step(33): len = 13124.3, overlap = 0
PHY-3002 : Step(34): len = 13055.8, overlap = 0
PHY-3002 : Step(35): len = 13055.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(36): len = 12961.4, overlap = 0
PHY-3002 : Step(37): len = 12941.1, overlap = 0
PHY-3002 : Step(38): len = 12926.9, overlap = 0
PHY-3002 : Step(39): len = 12693.7, overlap = 0
PHY-3002 : Step(40): len = 12512.3, overlap = 0
PHY-3002 : Step(41): len = 12375.9, overlap = 0
PHY-3002 : Step(42): len = 12278.2, overlap = 0
PHY-3002 : Step(43): len = 12226.5, overlap = 0
PHY-3002 : Step(44): len = 11995.7, overlap = 0
PHY-3002 : Step(45): len = 11880.5, overlap = 0
PHY-3002 : Step(46): len = 11812.3, overlap = 0
PHY-3002 : Step(47): len = 11712.9, overlap = 0
PHY-3002 : Step(48): len = 11588.6, overlap = 0
PHY-3002 : Step(49): len = 11579.5, overlap = 0
PHY-3002 : Step(50): len = 11503.5, overlap = 0
PHY-3002 : Step(51): len = 11484.5, overlap = 0
PHY-3002 : Step(52): len = 11487.6, overlap = 0
PHY-3002 : Step(53): len = 11347.3, overlap = 0
PHY-3002 : Step(54): len = 11338.2, overlap = 0
PHY-3002 : Step(55): len = 11292.5, overlap = 0
PHY-3002 : Step(56): len = 11289.9, overlap = 0
PHY-3002 : Step(57): len = 11278.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0039116
PHY-3002 : Step(58): len = 11293.7, overlap = 4.5
PHY-3002 : Step(59): len = 11313.4, overlap = 3.75
PHY-3002 : Step(60): len = 11321.5, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.077155s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (182.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(61): len = 13807.7, overlap = 0.25
PHY-3002 : Step(62): len = 12948.7, overlap = 1.5
PHY-3002 : Step(63): len = 12296, overlap = 1.5
PHY-3002 : Step(64): len = 11942.2, overlap = 3
PHY-3002 : Step(65): len = 11752.7, overlap = 4
PHY-3002 : Step(66): len = 11556.7, overlap = 5.25
PHY-3002 : Step(67): len = 11495.7, overlap = 5.75
PHY-3002 : Step(68): len = 11402.3, overlap = 6
PHY-3002 : Step(69): len = 11375.9, overlap = 6
PHY-3002 : Step(70): len = 11333.9, overlap = 6.25
PHY-3002 : Step(71): len = 11289.5, overlap = 6
PHY-3002 : Step(72): len = 11286.2, overlap = 6
PHY-3002 : Step(73): len = 11286.2, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006603s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 13598.7, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 13678.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 18256, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 18320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017207s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (90.8%)

RUN-1003 : finish command "place" in  2.808095s wall, 3.734375s user + 1.671875s system = 5.406250s CPU (192.5%)

RUN-1004 : used memory is 188 MB, reserved memory is 135 MB, peak memory is 205 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 109
PHY-1001 : Pin misalignment score is improved from 109 to 108
PHY-1001 : Pin misalignment score is improved from 108 to 108
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 164 instances
RUN-1001 : 66 mslices, 66 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 387 nets
RUN-1001 : 210 nets have 2 pins
RUN-1001 : 146 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 18256, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 18320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017928s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.2%)

PHY-1001 : End global routing;  0.090933s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 12320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.349292s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (98.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 12320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 37944, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.531398s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (123.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37976, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006983s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 37992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 37992
PHY-1001 : End DR Iter 2; 0.006975s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.326760s wall, 6.218750s user + 0.312500s system = 6.531250s CPU (103.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.531009s wall, 6.406250s user + 0.312500s system = 6.718750s CPU (102.9%)

RUN-1004 : used memory is 284 MB, reserved memory is 234 MB, peak memory is 835 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    25
  #input                7
  #output              18
  #inout                0

Utilization Statistics
#lut                  250   out of  19600    1.28%
#reg                  141   out of  19600    0.72%
#le                   261
  #lut only           120   out of    261   45.98%
  #reg only            11   out of    261    4.21%
  #lut&reg            130   out of    261   49.81%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 1
  #oreg                 5
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 164
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 387, pip num: 2638
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 555 valid insts, and 8196 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.170804s wall, 6.062500s user + 0.031250s system = 6.093750s CPU (520.5%)

RUN-1004 : used memory is 287 MB, reserved memory is 240 MB, peak memory is 835 MB
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(53)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(54)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(55)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
GUI-5004 WARNING: Buzzer_Out has not been assigned location ...
GUI-5004 WARNING: Key_In[3] has not been assigned location ...
GUI-5004 WARNING: Key_In[2] has not been assigned location ...
GUI-5004 WARNING: Key_In[1] has not been assigned location ...
GUI-5004 WARNING: Key_In[0] has not been assigned location ...
GUI-5004 WARNING: LED_Out[3] has not been assigned location ...
GUI-5004 WARNING: LED_Out[2] has not been assigned location ...
GUI-5004 WARNING: LED_Out[1] has not been assigned location ...
GUI-5004 WARNING: LED_Out[0] has not been assigned location ...
GUI-5004 WARNING: LED_OverTime_Out has not been assigned location ...
GUI-5004 WARNING: Start has not been assigned location ...
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(53)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(54)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(55)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc responder.adc"
RUN-1002 : start command "set_pin_assignment  Buzzer_Out   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  CLK   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[0]   LOCATION = A3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[1]   LOCATION = A5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[2]   LOCATION = B6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[3]   LOCATION = C9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[0]   LOCATION = A4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[1]   LOCATION = A6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[2]   LOCATION = B8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[3]   LOCATION = E8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[4]   LOCATION = A7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[5]   LOCATION = B5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[6]   LOCATION = A8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[7]   LOCATION = C8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_OverTime_Out   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Start   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "responder"
SYN-1012 : SanityCheck: Model "Sel_module"
SYN-1012 : SanityCheck: Model "Timer_module"
SYN-1012 : SanityCheck: Model "Buzzer_module"
SYN-1012 : SanityCheck: Model "Digitron_NumDisplay"
SYN-1012 : SanityCheck: Model "key_filter"
SYN-1016 : Merged 27 instances.
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b0", d: "n7[0]", q: "DigitronCS_Out[0]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b1", d: "n7[1]", q: "DigitronCS_Out[1]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b2", d: "n7[2]", q: "DigitronCS_Out[2]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b3", d: "n7[3]", q: "DigitronCS_Out[3]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b0", d: "n14[0]", q: "SingleNum[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b1", d: "n14[1]", q: "SingleNum[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b2", d: "n14[2]", q: "SingleNum[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b3", d: "n14[3]", q: "SingleNum[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b0", d: "n16[0]", q: "Digitron_Out[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b1", d: "n16[1]", q: "Digitron_Out[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b2", d: "n16[2]", q: "Digitron_Out[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b3", d: "n16[3]", q: "Digitron_Out[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b4", d: "n16[4]", q: "Digitron_Out[4]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b5", d: "n16[5]", q: "Digitron_Out[5]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b6", d: "n16[6]", q: "Digitron_Out[6]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b7", d: "n16[7]", q: "Digitron_Out[7]" // Digitron_NumDisplay.v(70)
SYN-1011 : Flatten model responder
SYN-1011 : Flatten model Sel_module
SYN-1011 : Flatten model Timer_module
SYN-1011 : Flatten model Buzzer_module
SYN-1011 : Flatten model Digitron_NumDisplay
SYN-1011 : Flatten model key_filter
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 659/18 useful/useless nets, 549/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U3/reg1_b17
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 10 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 79 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 368 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 480/169 useful/useless nets, 370/94 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U1/reg1_b3
SYN-1002 :     U3/reg1_b6
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 475/0 useful/useless nets, 365/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 475/0 useful/useless nets, 365/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file responder_rtl.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    25
  #input                7
  #output              18
  #inout                0

Gate Statistics
#Basic gates          253
  #and                 43
  #nand                 0
  #or                  17
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 32
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF                137
  #LATCH               16
#MACRO_ADD              9
#MACRO_EQ              18
#MACRO_MUX             82

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |responder |100    |153    |27     |
+--------------------------------------------+

RUN-1002 : start command "export_db responder_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea responder_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 25 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 491/0 useful/useless nets, 382/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 695/0 useful/useless nets, 586/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-1032 : 684/0 useful/useless nets, 575/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 7 ROM instances
SYN-1032 : 831/2 useful/useless nets, 722/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 163 (2.88), #lev = 4 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 421 instances into 165 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "responder" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 560/0 useful/useless nets, 452/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 141 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 40 adder to BLE ...
SYN-4008 : Packed 40 adder and 28 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 166 LUT to BLE ...
SYN-4008 : Packed 166 LUT and 79 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 23 SEQ (57 nodes)...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 66 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 177/248 primitive instances ...
RUN-1002 : start command "report_area -file responder_gate.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    25
  #input                7
  #output              18
  #inout                0

Utilization Statistics
#lut                  250   out of  19600    1.28%
#reg                  141   out of  19600    0.72%
#le                   261
  #lut only           120   out of    261   45.98%
  #reg only            11   out of    261    4.21%
  #lut&reg            130   out of    261   49.81%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   25   out of    188   13.30%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |responder |261   |250   |141   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db responder_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_pad" drive clk pins.
SYN-4024 : Net "U4/n17" drive clk pins.
SYN-4024 : Net "U2/CLK1" drive clk pins.
SYN-4024 : Net "U4/n15" drive clk pins.
SYN-4024 : Net "U4/n8" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_pad as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/n15 as clock net
SYN-4025 : Tag rtl::Net U4/n17 as clock net
SYN-4025 : Tag rtl::Net U4/n8 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U4/n17 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 6 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n15 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n8 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 164 instances
RUN-1001 : 66 mslices, 66 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 387 nets
RUN-1001 : 210 nets have 2 pins
RUN-1001 : 146 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 162 instances, 132 slices, 7 macros(42 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1285, tnet num: 385, tinst num: 162, tnode num: 1638, tedge num: 2154.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 198 clock pins, and constraint 353 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033211s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (188.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 97119
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(74): len = 68510.7, overlap = 0
PHY-3002 : Step(75): len = 58918, overlap = 0
PHY-3002 : Step(76): len = 53795.3, overlap = 0
PHY-3002 : Step(77): len = 50095.1, overlap = 0
PHY-3002 : Step(78): len = 46678.3, overlap = 0
PHY-3002 : Step(79): len = 43443.8, overlap = 0
PHY-3002 : Step(80): len = 40450.1, overlap = 0
PHY-3002 : Step(81): len = 37484.1, overlap = 0
PHY-3002 : Step(82): len = 34698.6, overlap = 0
PHY-3002 : Step(83): len = 32402.2, overlap = 0
PHY-3002 : Step(84): len = 30609.1, overlap = 0
PHY-3002 : Step(85): len = 28563.5, overlap = 0
PHY-3002 : Step(86): len = 27003.4, overlap = 0
PHY-3002 : Step(87): len = 25175.2, overlap = 0
PHY-3002 : Step(88): len = 23343.2, overlap = 0
PHY-3002 : Step(89): len = 22519, overlap = 0
PHY-3002 : Step(90): len = 20781.4, overlap = 0
PHY-3002 : Step(91): len = 19749, overlap = 0
PHY-3002 : Step(92): len = 19093.2, overlap = 0
PHY-3002 : Step(93): len = 18446.8, overlap = 0
PHY-3002 : Step(94): len = 18046.9, overlap = 0
PHY-3002 : Step(95): len = 17456.9, overlap = 0
PHY-3002 : Step(96): len = 16828.2, overlap = 0
PHY-3002 : Step(97): len = 16574.9, overlap = 0
PHY-3002 : Step(98): len = 16064.9, overlap = 0
PHY-3002 : Step(99): len = 15892.2, overlap = 0
PHY-3002 : Step(100): len = 15538.2, overlap = 0
PHY-3002 : Step(101): len = 15333.7, overlap = 0
PHY-3002 : Step(102): len = 15188.2, overlap = 0
PHY-3002 : Step(103): len = 15172.1, overlap = 0
PHY-3002 : Step(104): len = 14877.4, overlap = 0
PHY-3002 : Step(105): len = 14489.4, overlap = 0
PHY-3002 : Step(106): len = 14043.3, overlap = 0
PHY-3002 : Step(107): len = 13591.4, overlap = 0
PHY-3002 : Step(108): len = 13098.5, overlap = 0
PHY-3002 : Step(109): len = 12645.1, overlap = 0
PHY-3002 : Step(110): len = 12491.8, overlap = 0
PHY-3002 : Step(111): len = 12290.8, overlap = 0
PHY-3002 : Step(112): len = 12194.9, overlap = 0
PHY-3002 : Step(113): len = 12087, overlap = 0
PHY-3002 : Step(114): len = 12071.7, overlap = 0
PHY-3002 : Step(115): len = 11920, overlap = 0
PHY-3002 : Step(116): len = 11841.6, overlap = 0
PHY-3002 : Step(117): len = 11889.7, overlap = 0
PHY-3002 : Step(118): len = 11627.8, overlap = 0
PHY-3002 : Step(119): len = 11515.6, overlap = 0
PHY-3002 : Step(120): len = 11518.1, overlap = 0
PHY-3002 : Step(121): len = 11438.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003878s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(122): len = 11322.5, overlap = 0
PHY-3002 : Step(123): len = 11291.6, overlap = 0
PHY-3002 : Step(124): len = 11277.4, overlap = 0
PHY-3002 : Step(125): len = 11222.7, overlap = 0
PHY-3002 : Step(126): len = 11225, overlap = 0
PHY-3002 : Step(127): len = 11032.3, overlap = 0
PHY-3002 : Step(128): len = 10905.4, overlap = 0
PHY-3002 : Step(129): len = 10788.2, overlap = 0
PHY-3002 : Step(130): len = 10475.6, overlap = 0
PHY-3002 : Step(131): len = 10203.4, overlap = 0
PHY-3002 : Step(132): len = 10188.6, overlap = 0
PHY-3002 : Step(133): len = 10008.5, overlap = 0
PHY-3002 : Step(134): len = 9870.4, overlap = 0
PHY-3002 : Step(135): len = 9567.7, overlap = 0
PHY-3002 : Step(136): len = 9445.2, overlap = 0
PHY-3002 : Step(137): len = 9443.8, overlap = 0
PHY-3002 : Step(138): len = 9337.5, overlap = 0
PHY-3002 : Step(139): len = 8923, overlap = 0
PHY-3002 : Step(140): len = 8669.1, overlap = 0
PHY-3002 : Step(141): len = 8494.1, overlap = 0
PHY-3002 : Step(142): len = 8426.9, overlap = 0
PHY-3002 : Step(143): len = 8213.1, overlap = 0
PHY-3002 : Step(144): len = 8080.2, overlap = 0
PHY-3002 : Step(145): len = 7860.4, overlap = 0
PHY-3002 : Step(146): len = 7790.1, overlap = 0
PHY-3002 : Step(147): len = 7692.7, overlap = 0
PHY-3002 : Step(148): len = 7714.4, overlap = 0
PHY-3002 : Step(149): len = 7638.8, overlap = 0
PHY-3002 : Step(150): len = 7634.9, overlap = 0
PHY-3002 : Step(151): len = 7582.4, overlap = 0
PHY-3002 : Step(152): len = 7573.5, overlap = 0
PHY-3002 : Step(153): len = 7528.2, overlap = 0
PHY-3002 : Step(154): len = 7480.8, overlap = 0
PHY-3002 : Step(155): len = 7440.1, overlap = 0
PHY-3002 : Step(156): len = 7259.3, overlap = 0
PHY-3002 : Step(157): len = 7219.6, overlap = 0
PHY-3002 : Step(158): len = 7145.6, overlap = 0
PHY-3002 : Step(159): len = 7118.4, overlap = 0
PHY-3002 : Step(160): len = 7029.6, overlap = 0
PHY-3002 : Step(161): len = 7017.1, overlap = 0
PHY-3002 : Step(162): len = 6941.4, overlap = 0
PHY-3002 : Step(163): len = 6950.3, overlap = 0
PHY-3002 : Step(164): len = 6868.7, overlap = 0
PHY-3002 : Step(165): len = 6800.3, overlap = 0
PHY-3002 : Step(166): len = 6760.3, overlap = 0
PHY-3002 : Step(167): len = 6690.5, overlap = 0
PHY-3002 : Step(168): len = 6672.6, overlap = 0
PHY-3002 : Step(169): len = 6602.9, overlap = 0
PHY-3002 : Step(170): len = 6559.7, overlap = 0
PHY-3002 : Step(171): len = 6449.3, overlap = 0
PHY-3002 : Step(172): len = 6448.1, overlap = 0
PHY-3002 : Step(173): len = 6419.3, overlap = 0
PHY-3002 : Step(174): len = 6412.3, overlap = 0
PHY-3002 : Step(175): len = 6355.3, overlap = 0
PHY-3002 : Step(176): len = 6322.5, overlap = 0
PHY-3002 : Step(177): len = 6332.5, overlap = 0
PHY-3002 : Step(178): len = 6288.1, overlap = 0
PHY-3002 : Step(179): len = 6250, overlap = 0
PHY-3002 : Step(180): len = 6247.1, overlap = 0
PHY-3002 : Step(181): len = 6212.3, overlap = 0
PHY-3002 : Step(182): len = 6207.6, overlap = 0
PHY-3002 : Step(183): len = 6174.1, overlap = 0
PHY-3002 : Step(184): len = 6148.5, overlap = 0
PHY-3002 : Step(185): len = 6165.3, overlap = 0
PHY-3002 : Step(186): len = 6188.1, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00024137
PHY-3002 : Step(187): len = 6225.2, overlap = 6.25
PHY-3002 : Step(188): len = 6307.3, overlap = 6.25
PHY-3002 : Step(189): len = 6350.9, overlap = 6
PHY-3002 : Step(190): len = 6351.3, overlap = 5.75
PHY-3002 : Step(191): len = 6362.7, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000482739
PHY-3002 : Step(192): len = 6302.9, overlap = 6
PHY-3002 : Step(193): len = 6302.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000965478
PHY-3002 : Step(194): len = 6355.5, overlap = 6
PHY-3002 : Step(195): len = 6355.5, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.095098s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (147.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(196): len = 9211.5, overlap = 1.25
PHY-3002 : Step(197): len = 8577.2, overlap = 2.25
PHY-3002 : Step(198): len = 7754.6, overlap = 6.25
PHY-3002 : Step(199): len = 7217.6, overlap = 6.25
PHY-3002 : Step(200): len = 6745.9, overlap = 8.5
PHY-3002 : Step(201): len = 6565.3, overlap = 9.5
PHY-3002 : Step(202): len = 6425.3, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00194653
PHY-3002 : Step(203): len = 6384, overlap = 9.75
PHY-3002 : Step(204): len = 6384, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00389305
PHY-3002 : Step(205): len = 6315.9, overlap = 10.25
PHY-3002 : Step(206): len = 6315.9, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008791s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (177.7%)

PHY-3001 : Legalized: Len = 8747.1, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 1.
PHY-3001 : Final: Len = 8795.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 12640, over cnt = 12(0%), over = 16, worst = 2
PHY-1002 : len = 12800, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 12864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022586s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.2%)

RUN-1003 : finish command "place" in  5.924161s wall, 7.046875s user + 3.109375s system = 10.156250s CPU (171.4%)

RUN-1004 : used memory is 330 MB, reserved memory is 258 MB, peak memory is 835 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 164 instances
RUN-1001 : 66 mslices, 66 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 387 nets
RUN-1001 : 210 nets have 2 pins
RUN-1001 : 146 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 12640, over cnt = 12(0%), over = 16, worst = 2
PHY-1002 : len = 12800, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 12864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020054s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.9%)

PHY-1001 : End global routing;  0.087090s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (107.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.178033s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 27424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 27424
PHY-1001 : End Routed; 0.223853s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (265.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.810801s wall, 1.937500s user + 0.296875s system = 2.234375s CPU (123.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.005318s wall, 2.109375s user + 0.328125s system = 2.437500s CPU (121.6%)

RUN-1004 : used memory is 338 MB, reserved memory is 271 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    25
  #input                7
  #output              18
  #inout                0

Utilization Statistics
#lut                  250   out of  19600    1.28%
#reg                  141   out of  19600    0.72%
#le                   261
  #lut only           120   out of    261   45.98%
  #reg only            11   out of    261    4.21%
  #lut&reg            130   out of    261   49.81%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   25   out of    188   13.30%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 164
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 387, pip num: 2488
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 342 valid insts, and 7894 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.144164s wall, 3.968750s user + 0.031250s system = 4.000000s CPU (349.6%)

RUN-1004 : used memory is 336 MB, reserved memory is 267 MB, peak memory is 886 MB
RUN-1002 : start command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -bit responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 6 -p" in  15.896605s wall, 0.281250s user + 0.312500s system = 0.593750s CPU (3.7%)

RUN-1004 : used memory is 374 MB, reserved memory is 306 MB, peak memory is 886 MB
RUN-1003 : finish command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0" in  16.089076s wall, 0.390625s user + 0.343750s system = 0.734375s CPU (4.6%)

RUN-1004 : used memory is 374 MB, reserved memory is 306 MB, peak memory is 886 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(53)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(54)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(55)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc responder.adc"
RUN-1002 : start command "set_pin_assignment  Buzzer_Out   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  CLK   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[0]   LOCATION = A3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[1]   LOCATION = A5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[2]   LOCATION = B6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[3]   LOCATION = C9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[0]   LOCATION = A4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[1]   LOCATION = A6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[2]   LOCATION = B8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[3]   LOCATION = E8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[4]   LOCATION = A7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[5]   LOCATION = B5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[6]   LOCATION = A8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[7]   LOCATION = C8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_OverTime_Out   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Start   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "responder"
SYN-1012 : SanityCheck: Model "Sel_module"
SYN-1012 : SanityCheck: Model "Timer_module"
SYN-1012 : SanityCheck: Model "Buzzer_module"
SYN-1012 : SanityCheck: Model "Digitron_NumDisplay"
SYN-1012 : SanityCheck: Model "key_filter"
SYN-1016 : Merged 27 instances.
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b0", d: "n7[0]", q: "DigitronCS_Out[0]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b1", d: "n7[1]", q: "DigitronCS_Out[1]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b2", d: "n7[2]", q: "DigitronCS_Out[2]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b3", d: "n7[3]", q: "DigitronCS_Out[3]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b0", d: "n14[0]", q: "SingleNum[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b1", d: "n14[1]", q: "SingleNum[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b2", d: "n14[2]", q: "SingleNum[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b3", d: "n14[3]", q: "SingleNum[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b0", d: "n16[0]", q: "Digitron_Out[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b1", d: "n16[1]", q: "Digitron_Out[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b2", d: "n16[2]", q: "Digitron_Out[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b3", d: "n16[3]", q: "Digitron_Out[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b4", d: "n16[4]", q: "Digitron_Out[4]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b5", d: "n16[5]", q: "Digitron_Out[5]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b6", d: "n16[6]", q: "Digitron_Out[6]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b7", d: "n16[7]", q: "Digitron_Out[7]" // Digitron_NumDisplay.v(70)
SYN-1011 : Flatten model responder
SYN-1011 : Flatten model Sel_module
SYN-1011 : Flatten model Timer_module
SYN-1011 : Flatten model Buzzer_module
SYN-1011 : Flatten model Digitron_NumDisplay
SYN-1011 : Flatten model key_filter
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 655/18 useful/useless nets, 545/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U3/reg1_b17
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 10 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 79 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 368 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 476/169 useful/useless nets, 366/94 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U1/reg1_b3
SYN-1002 :     U3/reg1_b6
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 471/0 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 471/0 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file responder_rtl.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    25
  #input                7
  #output              18
  #inout                0

Gate Statistics
#Basic gates          249
  #and                 43
  #nand                 0
  #or                  17
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 28
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF                137
  #LATCH               16
#MACRO_ADD              9
#MACRO_EQ              18
#MACRO_MUX             82

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |responder |96     |153    |27     |
+--------------------------------------------+

RUN-1002 : start command "export_db responder_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea responder_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 25 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 487/0 useful/useless nets, 378/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 582/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-1032 : 680/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 7 ROM instances
SYN-1032 : 827/2 useful/useless nets, 718/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 164 (2.89), #lev = 4 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 417 instances into 165 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "responder" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 560/0 useful/useless nets, 452/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 141 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 40 adder to BLE ...
SYN-4008 : Packed 40 adder and 28 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 166 LUT to BLE ...
SYN-4008 : Packed 166 LUT and 79 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 23 SEQ (61 nodes)...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 66 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 177/248 primitive instances ...
RUN-1002 : start command "report_area -file responder_gate.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    25
  #input                7
  #output              18
  #inout                0

Utilization Statistics
#lut                  250   out of  19600    1.28%
#reg                  141   out of  19600    0.72%
#le                   261
  #lut only           120   out of    261   45.98%
  #reg only            11   out of    261    4.21%
  #lut&reg            130   out of    261   49.81%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   25   out of    188   13.30%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |responder |261   |250   |141   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db responder_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_pad" drive clk pins.
SYN-4024 : Net "U4/n17" drive clk pins.
SYN-4024 : Net "U2/CLK1" drive clk pins.
SYN-4024 : Net "U4/n15" drive clk pins.
SYN-4024 : Net "U4/n8" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_pad as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/n15 as clock net
SYN-4025 : Tag rtl::Net U4/n17 as clock net
SYN-4025 : Tag rtl::Net U4/n8 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U4/n17 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 6 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n15 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n8 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 164 instances
RUN-1001 : 66 mslices, 66 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 387 nets
RUN-1001 : 209 nets have 2 pins
RUN-1001 : 146 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 162 instances, 132 slices, 7 macros(42 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1291, tnet num: 385, tinst num: 162, tnode num: 1642, tedge num: 2167.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 196 clock pins, and constraint 351 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033591s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (139.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 98408
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(207): len = 67447.6, overlap = 0
PHY-3002 : Step(208): len = 55028.5, overlap = 0
PHY-3002 : Step(209): len = 49759.7, overlap = 0
PHY-3002 : Step(210): len = 45800.6, overlap = 0
PHY-3002 : Step(211): len = 41756.5, overlap = 0
PHY-3002 : Step(212): len = 38725.7, overlap = 0
PHY-3002 : Step(213): len = 35715.1, overlap = 0
PHY-3002 : Step(214): len = 32735.1, overlap = 0
PHY-3002 : Step(215): len = 29766.9, overlap = 0
PHY-3002 : Step(216): len = 27216.7, overlap = 0
PHY-3002 : Step(217): len = 25541.6, overlap = 0
PHY-3002 : Step(218): len = 23730.5, overlap = 0
PHY-3002 : Step(219): len = 21927.1, overlap = 0
PHY-3002 : Step(220): len = 21170.1, overlap = 0
PHY-3002 : Step(221): len = 18951.6, overlap = 0
PHY-3002 : Step(222): len = 18701.8, overlap = 0
PHY-3002 : Step(223): len = 17460.3, overlap = 0
PHY-3002 : Step(224): len = 17141.9, overlap = 0
PHY-3002 : Step(225): len = 16454.1, overlap = 0
PHY-3002 : Step(226): len = 16046.9, overlap = 0
PHY-3002 : Step(227): len = 15958.7, overlap = 0
PHY-3002 : Step(228): len = 15439, overlap = 0
PHY-3002 : Step(229): len = 15202.4, overlap = 0
PHY-3002 : Step(230): len = 14808.2, overlap = 0
PHY-3002 : Step(231): len = 14479.6, overlap = 0
PHY-3002 : Step(232): len = 14109, overlap = 0
PHY-3002 : Step(233): len = 13743.9, overlap = 0
PHY-3002 : Step(234): len = 13226.4, overlap = 0
PHY-3002 : Step(235): len = 12870.7, overlap = 0
PHY-3002 : Step(236): len = 12155.7, overlap = 0
PHY-3002 : Step(237): len = 11770, overlap = 0
PHY-3002 : Step(238): len = 11745.6, overlap = 0
PHY-3002 : Step(239): len = 11479.2, overlap = 0
PHY-3002 : Step(240): len = 11376.9, overlap = 0
PHY-3002 : Step(241): len = 11341.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003957s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(242): len = 11179.5, overlap = 0
PHY-3002 : Step(243): len = 11174.8, overlap = 0
PHY-3002 : Step(244): len = 11176, overlap = 0
PHY-3002 : Step(245): len = 11164.3, overlap = 0
PHY-3002 : Step(246): len = 11119.8, overlap = 0
PHY-3002 : Step(247): len = 10780.3, overlap = 0
PHY-3002 : Step(248): len = 10521.6, overlap = 0
PHY-3002 : Step(249): len = 10438.9, overlap = 0
PHY-3002 : Step(250): len = 10222, overlap = 0
PHY-3002 : Step(251): len = 10129.5, overlap = 0
PHY-3002 : Step(252): len = 9863.8, overlap = 0
PHY-3002 : Step(253): len = 9765, overlap = 0
PHY-3002 : Step(254): len = 9824.4, overlap = 0
PHY-3002 : Step(255): len = 9482.2, overlap = 0
PHY-3002 : Step(256): len = 9281.9, overlap = 0
PHY-3002 : Step(257): len = 9207.9, overlap = 0
PHY-3002 : Step(258): len = 9152.5, overlap = 0
PHY-3002 : Step(259): len = 8982.8, overlap = 0
PHY-3002 : Step(260): len = 8770.4, overlap = 0
PHY-3002 : Step(261): len = 8498, overlap = 0
PHY-3002 : Step(262): len = 8209.4, overlap = 0
PHY-3002 : Step(263): len = 8056.9, overlap = 0
PHY-3002 : Step(264): len = 7925.9, overlap = 0
PHY-3002 : Step(265): len = 7792.1, overlap = 0
PHY-3002 : Step(266): len = 7512.8, overlap = 0
PHY-3002 : Step(267): len = 7290.8, overlap = 0
PHY-3002 : Step(268): len = 7328.1, overlap = 0
PHY-3002 : Step(269): len = 7192.8, overlap = 0
PHY-3002 : Step(270): len = 7158.1, overlap = 0
PHY-3002 : Step(271): len = 7092.8, overlap = 0
PHY-3002 : Step(272): len = 7020.4, overlap = 0
PHY-3002 : Step(273): len = 7039.5, overlap = 0
PHY-3002 : Step(274): len = 7067.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548416
PHY-3002 : Step(275): len = 7179.8, overlap = 4.5
PHY-3002 : Step(276): len = 7278.7, overlap = 4.25
PHY-3002 : Step(277): len = 7236.5, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109683
PHY-3002 : Step(278): len = 7182.5, overlap = 4.5
PHY-3002 : Step(279): len = 7182.5, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00219366
PHY-3002 : Step(280): len = 7207.2, overlap = 4.25
PHY-3002 : Step(281): len = 7202.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.107972s wall, 0.062500s user + 0.140625s system = 0.203125s CPU (188.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(282): len = 10039.2, overlap = 0.25
PHY-3002 : Step(283): len = 9096.7, overlap = 3
PHY-3002 : Step(284): len = 8351, overlap = 5
PHY-3002 : Step(285): len = 7872.7, overlap = 6.5
PHY-3002 : Step(286): len = 7614.7, overlap = 7.25
PHY-3002 : Step(287): len = 7529.2, overlap = 7.75
PHY-3002 : Step(288): len = 7476.8, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00414516
PHY-3002 : Step(289): len = 7365.3, overlap = 7.25
PHY-3002 : Step(290): len = 7303, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006801s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9150.5, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 9208.5, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 13400, over cnt = 9(0%), over = 13, worst = 2
PHY-1002 : len = 13568, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 13616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028223s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (221.5%)

RUN-1003 : finish command "place" in  3.875122s wall, 4.750000s user + 2.171875s system = 6.921875s CPU (178.6%)

RUN-1004 : used memory is 349 MB, reserved memory is 276 MB, peak memory is 886 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 149 to 114
PHY-1001 : Pin misalignment score is improved from 114 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 164 instances
RUN-1001 : 66 mslices, 66 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 387 nets
RUN-1001 : 209 nets have 2 pins
RUN-1001 : 146 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 13400, over cnt = 9(0%), over = 13, worst = 2
PHY-1002 : len = 13568, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 13616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027477s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (170.6%)

PHY-1001 : End global routing;  0.095494s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (114.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 10016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.198018s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (110.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 10016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 29240, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.228659s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (191.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29264, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (191.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 29280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29280
PHY-1001 : End DR Iter 2; 0.006671s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.777651s wall, 1.781250s user + 0.296875s system = 2.078125s CPU (116.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.982962s wall, 1.984375s user + 0.328125s system = 2.312500s CPU (116.6%)

RUN-1004 : used memory is 364 MB, reserved memory is 298 MB, peak memory is 904 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    25
  #input                7
  #output              18
  #inout                0

Utilization Statistics
#lut                  250   out of  19600    1.28%
#reg                  141   out of  19600    0.72%
#le                   261
  #lut only           120   out of    261   45.98%
  #reg only            11   out of    261    4.21%
  #lut&reg            130   out of    261   49.81%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   25   out of    188   13.30%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 164
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 387, pip num: 2485
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 377 valid insts, and 7864 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.117229s wall, 4.062500s user + 0.062500s system = 4.125000s CPU (369.2%)

RUN-1004 : used memory is 367 MB, reserved memory is 301 MB, peak memory is 904 MB
RUN-1002 : start command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -bit responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 6 -p" in  15.904086s wall, 0.156250s user + 0.218750s system = 0.375000s CPU (2.4%)

RUN-1004 : used memory is 394 MB, reserved memory is 335 MB, peak memory is 904 MB
RUN-1003 : finish command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0" in  16.103761s wall, 0.281250s user + 0.234375s system = 0.515625s CPU (3.2%)

RUN-1004 : used memory is 394 MB, reserved memory is 335 MB, peak memory is 904 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(53)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(54)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(55)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc responder.adc"
RUN-1002 : start command "set_pin_assignment  Buzzer_Out   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  CLK   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[0]   LOCATION = A3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[1]   LOCATION = A5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[2]   LOCATION = B6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[3]   LOCATION = C9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[0]   LOCATION = A4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[1]   LOCATION = A6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[2]   LOCATION = B8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[3]   LOCATION = E8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[4]   LOCATION = A7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[5]   LOCATION = B5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[6]   LOCATION = A8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[7]   LOCATION = C8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_OverTime_Out   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Start   LOCATION = A10; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin Key_Row[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin Key_Row[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin Key_Row[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin Key_Row[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "responder"
SYN-1012 : SanityCheck: Model "Sel_module"
SYN-1012 : SanityCheck: Model "Timer_module"
SYN-1012 : SanityCheck: Model "Buzzer_module"
SYN-1012 : SanityCheck: Model "Digitron_NumDisplay"
SYN-1012 : SanityCheck: Model "key_filter"
SYN-1016 : Merged 27 instances.
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b0", d: "n7[0]", q: "DigitronCS_Out[0]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b1", d: "n7[1]", q: "DigitronCS_Out[1]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b2", d: "n7[2]", q: "DigitronCS_Out[2]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b3", d: "n7[3]", q: "DigitronCS_Out[3]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b0", d: "n14[0]", q: "SingleNum[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b1", d: "n14[1]", q: "SingleNum[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b2", d: "n14[2]", q: "SingleNum[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b3", d: "n14[3]", q: "SingleNum[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b0", d: "n16[0]", q: "Digitron_Out[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b1", d: "n16[1]", q: "Digitron_Out[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b2", d: "n16[2]", q: "Digitron_Out[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b3", d: "n16[3]", q: "Digitron_Out[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b4", d: "n16[4]", q: "Digitron_Out[4]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b5", d: "n16[5]", q: "Digitron_Out[5]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b6", d: "n16[6]", q: "Digitron_Out[6]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b7", d: "n16[7]", q: "Digitron_Out[7]" // Digitron_NumDisplay.v(70)
SYN-1011 : Flatten model responder
SYN-1011 : Flatten model Sel_module
SYN-1011 : Flatten model Timer_module
SYN-1011 : Flatten model Buzzer_module
SYN-1011 : Flatten model Digitron_NumDisplay
SYN-1011 : Flatten model key_filter
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 655/18 useful/useless nets, 545/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U3/reg1_b17
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 10 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 79 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 368 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 476/169 useful/useless nets, 366/94 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U1/reg1_b3
SYN-1002 :     U3/reg1_b6
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 471/0 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 471/0 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file responder_rtl.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    29
  #input                7
  #output              22
  #inout                0

Gate Statistics
#Basic gates          249
  #and                 43
  #nand                 0
  #or                  17
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 28
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF                137
  #LATCH               16
#MACRO_ADD              9
#MACRO_EQ              18
#MACRO_MUX             82

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |responder |96     |153    |27     |
+--------------------------------------------+

RUN-1002 : start command "export_db responder_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea responder_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 29 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 491/3 useful/useless nets, 382/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 695/0 useful/useless nets, 586/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-1032 : 684/0 useful/useless nets, 575/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 7 ROM instances
SYN-1032 : 831/2 useful/useless nets, 722/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 164 (2.89), #lev = 4 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 417 instances into 165 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "responder" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 564/0 useful/useless nets, 456/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 141 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 40 adder to BLE ...
SYN-4008 : Packed 40 adder and 28 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 166 LUT to BLE ...
SYN-4008 : Packed 166 LUT and 79 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 23 SEQ (61 nodes)...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 66 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 177/252 primitive instances ...
RUN-1002 : start command "report_area -file responder_gate.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    29
  #input                7
  #output              22
  #inout                0

Utilization Statistics
#lut                  250   out of  19600    1.28%
#reg                  141   out of  19600    0.72%
#le                   261
  #lut only           120   out of    261   45.98%
  #reg only            11   out of    261    4.21%
  #lut&reg            130   out of    261   49.81%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   29   out of    188   15.43%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |responder |261   |250   |141   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db responder_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_pad" drive clk pins.
SYN-4024 : Net "U4/n17" drive clk pins.
SYN-4024 : Net "U2/CLK1" drive clk pins.
SYN-4024 : Net "U4/n15" drive clk pins.
SYN-4024 : Net "U4/n8" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_pad as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/n15 as clock net
SYN-4025 : Tag rtl::Net U4/n17 as clock net
SYN-4025 : Tag rtl::Net U4/n8 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U4/n17 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 6 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n15 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n8 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 168 instances
RUN-1001 : 66 mslices, 66 lslices, 29 pads, 0 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 213 nets have 2 pins
RUN-1001 : 146 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 166 instances, 132 slices, 7 macros(42 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 1299, tnet num: 389, tinst num: 166, tnode num: 1650, tedge num: 2171.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 389 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 196 clock pins, and constraint 351 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035385s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 104686
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(291): len = 70875.6, overlap = 0
PHY-3002 : Step(292): len = 57355.5, overlap = 0
PHY-3002 : Step(293): len = 51215.9, overlap = 0
PHY-3002 : Step(294): len = 46588.4, overlap = 0
PHY-3002 : Step(295): len = 42379.6, overlap = 0
PHY-3002 : Step(296): len = 39520.5, overlap = 0
PHY-3002 : Step(297): len = 36206.4, overlap = 0
PHY-3002 : Step(298): len = 32825.1, overlap = 0
PHY-3002 : Step(299): len = 30087.4, overlap = 0
PHY-3002 : Step(300): len = 27818.2, overlap = 0
PHY-3002 : Step(301): len = 24907.3, overlap = 0
PHY-3002 : Step(302): len = 23075.2, overlap = 0
PHY-3002 : Step(303): len = 22226.8, overlap = 0
PHY-3002 : Step(304): len = 20266.9, overlap = 0
PHY-3002 : Step(305): len = 19359.9, overlap = 0
PHY-3002 : Step(306): len = 18311.1, overlap = 0
PHY-3002 : Step(307): len = 17502.6, overlap = 0
PHY-3002 : Step(308): len = 16947.4, overlap = 0
PHY-3002 : Step(309): len = 16512.3, overlap = 0
PHY-3002 : Step(310): len = 15990.8, overlap = 0
PHY-3002 : Step(311): len = 15707.8, overlap = 0
PHY-3002 : Step(312): len = 15287, overlap = 0
PHY-3002 : Step(313): len = 14940.9, overlap = 0
PHY-3002 : Step(314): len = 14850.2, overlap = 0
PHY-3002 : Step(315): len = 14240.6, overlap = 0
PHY-3002 : Step(316): len = 13866.5, overlap = 0
PHY-3002 : Step(317): len = 13632.2, overlap = 0
PHY-3002 : Step(318): len = 13527, overlap = 0
PHY-3002 : Step(319): len = 13133.7, overlap = 0
PHY-3002 : Step(320): len = 12973.4, overlap = 0
PHY-3002 : Step(321): len = 12733.8, overlap = 0
PHY-3002 : Step(322): len = 12581, overlap = 0
PHY-3002 : Step(323): len = 12197.1, overlap = 0
PHY-3002 : Step(324): len = 11883.6, overlap = 0
PHY-3002 : Step(325): len = 11721.8, overlap = 0
PHY-3002 : Step(326): len = 11721.8, overlap = 0
PHY-3002 : Step(327): len = 11595.6, overlap = 0
PHY-3002 : Step(328): len = 11593.1, overlap = 0
PHY-3002 : Step(329): len = 11584.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003874s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(330): len = 11519.9, overlap = 0
PHY-3002 : Step(331): len = 11529.9, overlap = 0
PHY-3002 : Step(332): len = 11510.8, overlap = 0
PHY-3002 : Step(333): len = 11433.6, overlap = 0
PHY-3002 : Step(334): len = 11418.1, overlap = 0
PHY-3002 : Step(335): len = 11176.4, overlap = 0
PHY-3002 : Step(336): len = 10969.8, overlap = 0
PHY-3002 : Step(337): len = 10844, overlap = 0
PHY-3002 : Step(338): len = 10786.8, overlap = 0
PHY-3002 : Step(339): len = 10616.4, overlap = 0
PHY-3002 : Step(340): len = 10255.9, overlap = 0
PHY-3002 : Step(341): len = 10111.4, overlap = 0
PHY-3002 : Step(342): len = 9980.9, overlap = 0
PHY-3002 : Step(343): len = 9847.4, overlap = 0.25
PHY-3002 : Step(344): len = 9620.3, overlap = 0.25
PHY-3002 : Step(345): len = 9458.1, overlap = 1.25
PHY-3002 : Step(346): len = 9361, overlap = 1.5
PHY-3002 : Step(347): len = 9046.4, overlap = 1.75
PHY-3002 : Step(348): len = 8790.3, overlap = 1.75
PHY-3002 : Step(349): len = 8706.4, overlap = 1.75
PHY-3002 : Step(350): len = 8712.6, overlap = 1.25
PHY-3002 : Step(351): len = 8552.1, overlap = 1
PHY-3002 : Step(352): len = 8301.2, overlap = 0.25
PHY-3002 : Step(353): len = 7988.2, overlap = 0
PHY-3002 : Step(354): len = 7787.6, overlap = 0
PHY-3002 : Step(355): len = 7595.7, overlap = 0
PHY-3002 : Step(356): len = 7392.6, overlap = 0
PHY-3002 : Step(357): len = 7267.5, overlap = 0
PHY-3002 : Step(358): len = 7196.3, overlap = 0
PHY-3002 : Step(359): len = 7136.8, overlap = 0
PHY-3002 : Step(360): len = 7110.8, overlap = 0
PHY-3002 : Step(361): len = 6926, overlap = 0
PHY-3002 : Step(362): len = 6872.9, overlap = 0
PHY-3002 : Step(363): len = 6763.9, overlap = 0
PHY-3002 : Step(364): len = 6746.9, overlap = 0
PHY-3002 : Step(365): len = 6683.7, overlap = 0
PHY-3002 : Step(366): len = 6674.4, overlap = 0
PHY-3002 : Step(367): len = 6607.5, overlap = 0
PHY-3002 : Step(368): len = 6554, overlap = 0
PHY-3002 : Step(369): len = 6541.6, overlap = 0
PHY-3002 : Step(370): len = 6485.3, overlap = 0
PHY-3002 : Step(371): len = 6487.1, overlap = 0
PHY-3002 : Step(372): len = 6396.5, overlap = 0
PHY-3002 : Step(373): len = 6347.9, overlap = 0
PHY-3002 : Step(374): len = 6361.8, overlap = 0
PHY-3002 : Step(375): len = 6351.8, overlap = 0
PHY-3002 : Step(376): len = 6266.5, overlap = 0
PHY-3002 : Step(377): len = 6269, overlap = 0
PHY-3002 : Step(378): len = 6274.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020433
PHY-3002 : Step(379): len = 6342.7, overlap = 6
PHY-3002 : Step(380): len = 6382.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00040866
PHY-3002 : Step(381): len = 6534, overlap = 5.5
PHY-3002 : Step(382): len = 6618.2, overlap = 5.25
PHY-3002 : Step(383): len = 6683.1, overlap = 4.25
PHY-3002 : Step(384): len = 6633.5, overlap = 3.5
PHY-3002 : Step(385): len = 6622, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000817321
PHY-3002 : Step(386): len = 6549.1, overlap = 3.75
PHY-3002 : Step(387): len = 6545.6, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.111397s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (168.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(388): len = 9512.6, overlap = 1
PHY-3002 : Step(389): len = 8313.6, overlap = 3
PHY-3002 : Step(390): len = 7634.8, overlap = 5.75
PHY-3002 : Step(391): len = 7110.5, overlap = 7.5
PHY-3002 : Step(392): len = 6799, overlap = 8.25
PHY-3002 : Step(393): len = 6600.3, overlap = 8.75
PHY-3002 : Step(394): len = 6484, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00253568
PHY-3002 : Step(395): len = 6492.5, overlap = 9
PHY-3002 : Step(396): len = 6516.5, overlap = 9
PHY-3002 : Step(397): len = 6493.9, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00507136
PHY-3002 : Step(398): len = 6438.3, overlap = 9
PHY-3002 : Step(399): len = 6438.3, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006539s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (239.0%)

PHY-3001 : Legalized: Len = 8606, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 8670, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 12776, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 12888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019637s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (159.1%)

RUN-1003 : finish command "place" in  4.801275s wall, 6.109375s user + 2.765625s system = 8.875000s CPU (184.8%)

RUN-1004 : used memory is 398 MB, reserved memory is 335 MB, peak memory is 904 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 145 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 112
PHY-1001 : Pin misalignment score is improved from 112 to 112
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 168 instances
RUN-1001 : 66 mslices, 66 lslices, 29 pads, 0 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 213 nets have 2 pins
RUN-1001 : 146 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 12776, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 12888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020915s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.7%)

PHY-1001 : End global routing;  0.088459s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.157556s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 27472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.201947s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (232.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 27472, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 27472
PHY-1001 : End DR Iter 1; 0.006565s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.700302s wall, 1.734375s user + 0.281250s system = 2.015625s CPU (118.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.896829s wall, 1.953125s user + 0.312500s system = 2.265625s CPU (119.4%)

RUN-1004 : used memory is 403 MB, reserved memory is 340 MB, peak memory is 941 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    29
  #input                7
  #output              22
  #inout                0

Utilization Statistics
#lut                  250   out of  19600    1.28%
#reg                  141   out of  19600    0.72%
#le                   261
  #lut only           120   out of    261   45.98%
  #reg only            11   out of    261    4.21%
  #lut&reg            130   out of    261   49.81%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   28   out of    188   14.89%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 168
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 391, pip num: 2446
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 354 valid insts, and 7802 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.104440s wall, 4.046875s user + 0.062500s system = 4.109375s CPU (372.1%)

RUN-1004 : used memory is 401 MB, reserved memory is 339 MB, peak memory is 941 MB
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(53)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(54)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(55)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc responder.adc"
RUN-1002 : start command "set_pin_assignment  Buzzer_Out   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  CLK   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[0]   LOCATION = A3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[1]   LOCATION = A5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[2]   LOCATION = B6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[3]   LOCATION = C9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[0]   LOCATION = A4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[1]   LOCATION = A6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[2]   LOCATION = B8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[3]   LOCATION = E8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[4]   LOCATION = A7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[5]   LOCATION = B5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[6]   LOCATION = A8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[7]   LOCATION = C8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_OverTime_Out   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Start   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[0]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[1]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[2]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[3]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "responder"
SYN-1012 : SanityCheck: Model "Sel_module"
SYN-1012 : SanityCheck: Model "Timer_module"
SYN-1012 : SanityCheck: Model "Buzzer_module"
SYN-1012 : SanityCheck: Model "Digitron_NumDisplay"
SYN-1012 : SanityCheck: Model "key_filter"
SYN-1016 : Merged 27 instances.
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b0", d: "n7[0]", q: "DigitronCS_Out[0]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b1", d: "n7[1]", q: "DigitronCS_Out[1]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b2", d: "n7[2]", q: "DigitronCS_Out[2]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b3", d: "n7[3]", q: "DigitronCS_Out[3]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b0", d: "n14[0]", q: "SingleNum[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b1", d: "n14[1]", q: "SingleNum[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b2", d: "n14[2]", q: "SingleNum[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b3", d: "n14[3]", q: "SingleNum[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b0", d: "n16[0]", q: "Digitron_Out[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b1", d: "n16[1]", q: "Digitron_Out[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b2", d: "n16[2]", q: "Digitron_Out[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b3", d: "n16[3]", q: "Digitron_Out[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b4", d: "n16[4]", q: "Digitron_Out[4]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b5", d: "n16[5]", q: "Digitron_Out[5]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b6", d: "n16[6]", q: "Digitron_Out[6]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b7", d: "n16[7]", q: "Digitron_Out[7]" // Digitron_NumDisplay.v(70)
SYN-1011 : Flatten model responder
SYN-1011 : Flatten model Sel_module
SYN-1011 : Flatten model Timer_module
SYN-1011 : Flatten model Buzzer_module
SYN-1011 : Flatten model Digitron_NumDisplay
SYN-1011 : Flatten model key_filter
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 655/18 useful/useless nets, 545/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U3/reg1_b17
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 10 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 79 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 368 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 476/169 useful/useless nets, 366/94 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U1/reg1_b3
SYN-1002 :     U3/reg1_b6
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 471/0 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 471/0 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file responder_rtl.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    29
  #input                7
  #output              22
  #inout                0

Gate Statistics
#Basic gates          249
  #and                 43
  #nand                 0
  #or                  17
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 28
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF                137
  #LATCH               16
#MACRO_ADD              9
#MACRO_EQ              18
#MACRO_MUX             82

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |responder |96     |153    |27     |
+--------------------------------------------+

RUN-1002 : start command "export_db responder_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea responder_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 29 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 491/3 useful/useless nets, 382/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 695/0 useful/useless nets, 586/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-1032 : 684/0 useful/useless nets, 575/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 7 ROM instances
SYN-1032 : 831/2 useful/useless nets, 722/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 164 (2.89), #lev = 4 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 417 instances into 165 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "responder" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 564/0 useful/useless nets, 456/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 141 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 40 adder to BLE ...
SYN-4008 : Packed 40 adder and 28 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 166 LUT to BLE ...
SYN-4008 : Packed 166 LUT and 79 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 23 SEQ (61 nodes)...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 66 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 177/252 primitive instances ...
RUN-1002 : start command "report_area -file responder_gate.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    29
  #input                7
  #output              22
  #inout                0

Utilization Statistics
#lut                  250   out of  19600    1.28%
#reg                  141   out of  19600    0.72%
#le                   261
  #lut only           120   out of    261   45.98%
  #reg only            11   out of    261    4.21%
  #lut&reg            130   out of    261   49.81%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   29   out of    188   15.43%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |responder |261   |250   |141   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db responder_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_pad" drive clk pins.
SYN-4024 : Net "U4/n17" drive clk pins.
SYN-4024 : Net "U2/CLK1" drive clk pins.
SYN-4024 : Net "U4/n15" drive clk pins.
SYN-4024 : Net "U4/n8" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_pad as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/n15 as clock net
SYN-4025 : Tag rtl::Net U4/n17 as clock net
SYN-4025 : Tag rtl::Net U4/n8 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U4/n17 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 6 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n15 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n8 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 168 instances
RUN-1001 : 66 mslices, 66 lslices, 29 pads, 0 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 213 nets have 2 pins
RUN-1001 : 146 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 166 instances, 132 slices, 7 macros(42 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 1299, tnet num: 389, tinst num: 166, tnode num: 1650, tedge num: 2171.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 389 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 196 clock pins, and constraint 351 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036363s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 104686
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(400): len = 70875.6, overlap = 0
PHY-3002 : Step(401): len = 57355.5, overlap = 0
PHY-3002 : Step(402): len = 51215.9, overlap = 0
PHY-3002 : Step(403): len = 46588.4, overlap = 0
PHY-3002 : Step(404): len = 42379.6, overlap = 0
PHY-3002 : Step(405): len = 39520.5, overlap = 0
PHY-3002 : Step(406): len = 36206.4, overlap = 0
PHY-3002 : Step(407): len = 32825.1, overlap = 0
PHY-3002 : Step(408): len = 30087.4, overlap = 0
PHY-3002 : Step(409): len = 27818.2, overlap = 0
PHY-3002 : Step(410): len = 24907.3, overlap = 0
PHY-3002 : Step(411): len = 23075.2, overlap = 0
PHY-3002 : Step(412): len = 22226.8, overlap = 0
PHY-3002 : Step(413): len = 20266.9, overlap = 0
PHY-3002 : Step(414): len = 19359.9, overlap = 0
PHY-3002 : Step(415): len = 18311.1, overlap = 0
PHY-3002 : Step(416): len = 17502.6, overlap = 0
PHY-3002 : Step(417): len = 16947.4, overlap = 0
PHY-3002 : Step(418): len = 16512.3, overlap = 0
PHY-3002 : Step(419): len = 15990.8, overlap = 0
PHY-3002 : Step(420): len = 15707.8, overlap = 0
PHY-3002 : Step(421): len = 15287, overlap = 0
PHY-3002 : Step(422): len = 14940.9, overlap = 0
PHY-3002 : Step(423): len = 14850.2, overlap = 0
PHY-3002 : Step(424): len = 14240.6, overlap = 0
PHY-3002 : Step(425): len = 13866.5, overlap = 0
PHY-3002 : Step(426): len = 13632.2, overlap = 0
PHY-3002 : Step(427): len = 13527, overlap = 0
PHY-3002 : Step(428): len = 13133.7, overlap = 0
PHY-3002 : Step(429): len = 12973.4, overlap = 0
PHY-3002 : Step(430): len = 12733.8, overlap = 0
PHY-3002 : Step(431): len = 12581, overlap = 0
PHY-3002 : Step(432): len = 12197.1, overlap = 0
PHY-3002 : Step(433): len = 11883.6, overlap = 0
PHY-3002 : Step(434): len = 11721.8, overlap = 0
PHY-3002 : Step(435): len = 11721.8, overlap = 0
PHY-3002 : Step(436): len = 11595.6, overlap = 0
PHY-3002 : Step(437): len = 11593.1, overlap = 0
PHY-3002 : Step(438): len = 11584.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(439): len = 11519.9, overlap = 0
PHY-3002 : Step(440): len = 11529.9, overlap = 0
PHY-3002 : Step(441): len = 11510.8, overlap = 0
PHY-3002 : Step(442): len = 11433.6, overlap = 0
PHY-3002 : Step(443): len = 11418.1, overlap = 0
PHY-3002 : Step(444): len = 11176.4, overlap = 0
PHY-3002 : Step(445): len = 10969.8, overlap = 0
PHY-3002 : Step(446): len = 10844, overlap = 0
PHY-3002 : Step(447): len = 10786.8, overlap = 0
PHY-3002 : Step(448): len = 10616.4, overlap = 0
PHY-3002 : Step(449): len = 10255.9, overlap = 0
PHY-3002 : Step(450): len = 10111.4, overlap = 0
PHY-3002 : Step(451): len = 9980.9, overlap = 0
PHY-3002 : Step(452): len = 9847.4, overlap = 0.25
PHY-3002 : Step(453): len = 9620.3, overlap = 0.25
PHY-3002 : Step(454): len = 9458.1, overlap = 1.25
PHY-3002 : Step(455): len = 9361, overlap = 1.5
PHY-3002 : Step(456): len = 9046.4, overlap = 1.75
PHY-3002 : Step(457): len = 8790.3, overlap = 1.75
PHY-3002 : Step(458): len = 8706.4, overlap = 1.75
PHY-3002 : Step(459): len = 8712.6, overlap = 1.25
PHY-3002 : Step(460): len = 8552.1, overlap = 1
PHY-3002 : Step(461): len = 8301.2, overlap = 0.25
PHY-3002 : Step(462): len = 7988.2, overlap = 0
PHY-3002 : Step(463): len = 7787.6, overlap = 0
PHY-3002 : Step(464): len = 7595.7, overlap = 0
PHY-3002 : Step(465): len = 7392.6, overlap = 0
PHY-3002 : Step(466): len = 7267.5, overlap = 0
PHY-3002 : Step(467): len = 7196.3, overlap = 0
PHY-3002 : Step(468): len = 7136.8, overlap = 0
PHY-3002 : Step(469): len = 7110.8, overlap = 0
PHY-3002 : Step(470): len = 6926, overlap = 0
PHY-3002 : Step(471): len = 6872.9, overlap = 0
PHY-3002 : Step(472): len = 6763.9, overlap = 0
PHY-3002 : Step(473): len = 6746.9, overlap = 0
PHY-3002 : Step(474): len = 6683.7, overlap = 0
PHY-3002 : Step(475): len = 6674.4, overlap = 0
PHY-3002 : Step(476): len = 6607.5, overlap = 0
PHY-3002 : Step(477): len = 6554, overlap = 0
PHY-3002 : Step(478): len = 6541.6, overlap = 0
PHY-3002 : Step(479): len = 6485.3, overlap = 0
PHY-3002 : Step(480): len = 6487.1, overlap = 0
PHY-3002 : Step(481): len = 6396.5, overlap = 0
PHY-3002 : Step(482): len = 6347.9, overlap = 0
PHY-3002 : Step(483): len = 6361.8, overlap = 0
PHY-3002 : Step(484): len = 6351.8, overlap = 0
PHY-3002 : Step(485): len = 6266.5, overlap = 0
PHY-3002 : Step(486): len = 6269, overlap = 0
PHY-3002 : Step(487): len = 6274.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020433
PHY-3002 : Step(488): len = 6342.7, overlap = 6
PHY-3002 : Step(489): len = 6382.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00040866
PHY-3002 : Step(490): len = 6534, overlap = 5.5
PHY-3002 : Step(491): len = 6618.2, overlap = 5.25
PHY-3002 : Step(492): len = 6683.1, overlap = 4.25
PHY-3002 : Step(493): len = 6633.5, overlap = 3.5
PHY-3002 : Step(494): len = 6622, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000817321
PHY-3002 : Step(495): len = 6549.1, overlap = 3.75
PHY-3002 : Step(496): len = 6545.6, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.112906s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (152.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(497): len = 9512.6, overlap = 1
PHY-3002 : Step(498): len = 8313.6, overlap = 3
PHY-3002 : Step(499): len = 7634.8, overlap = 5.75
PHY-3002 : Step(500): len = 7110.5, overlap = 7.5
PHY-3002 : Step(501): len = 6799, overlap = 8.25
PHY-3002 : Step(502): len = 6600.3, overlap = 8.75
PHY-3002 : Step(503): len = 6484, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00253568
PHY-3002 : Step(504): len = 6492.5, overlap = 9
PHY-3002 : Step(505): len = 6516.5, overlap = 9
PHY-3002 : Step(506): len = 6493.9, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00507136
PHY-3002 : Step(507): len = 6438.3, overlap = 9
PHY-3002 : Step(508): len = 6438.3, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009064s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (344.8%)

PHY-3001 : Legalized: Len = 8606, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 8670, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 12776, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 12888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027605s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (396.2%)

RUN-1003 : finish command "place" in  5.168287s wall, 6.828125s user + 3.000000s system = 9.828125s CPU (190.2%)

RUN-1004 : used memory is 415 MB, reserved memory is 351 MB, peak memory is 941 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 145 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 112
PHY-1001 : Pin misalignment score is improved from 112 to 112
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 168 instances
RUN-1001 : 66 mslices, 66 lslices, 29 pads, 0 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 213 nets have 2 pins
RUN-1001 : 146 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 12776, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 12888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027199s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (229.8%)

PHY-1001 : End global routing;  0.140082s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (133.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.157108s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (109.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 27472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.206693s wall, 0.312500s user + 0.078125s system = 0.390625s CPU (189.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 27472, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 27472
PHY-1001 : End DR Iter 1; 0.007051s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (221.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.829331s wall, 1.656250s user + 0.437500s system = 2.093750s CPU (114.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.131904s wall, 1.953125s user + 0.500000s system = 2.453125s CPU (115.1%)

RUN-1004 : used memory is 425 MB, reserved memory is 366 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    29
  #input                7
  #output              22
  #inout                0

Utilization Statistics
#lut                  250   out of  19600    1.28%
#reg                  141   out of  19600    0.72%
#le                   261
  #lut only           120   out of    261   45.98%
  #reg only            11   out of    261    4.21%
  #lut&reg            130   out of    261   49.81%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   29   out of    188   15.43%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 168
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 391, pip num: 2446
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 343 valid insts, and 7800 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.185050s wall, 3.984375s user + 0.000000s system = 3.984375s CPU (336.2%)

RUN-1004 : used memory is 443 MB, reserved memory is 387 MB, peak memory is 952 MB
RUN-1002 : start command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -bit responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 6 -p" in  15.899646s wall, 0.234375s user + 0.421875s system = 0.656250s CPU (4.1%)

RUN-1004 : used memory is 427 MB, reserved memory is 389 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0" in  16.096953s wall, 0.375000s user + 0.453125s system = 0.828125s CPU (5.1%)

RUN-1004 : used memory is 427 MB, reserved memory is 389 MB, peak memory is 952 MB
GUI-1001 : Download success!
