{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529418453732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529418453734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 16:27:33 2018 " "Processing started: Tue Jun 19 16:27:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529418453734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529418453734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529418453735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1529418453969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setup_control-structure " "Found design unit 1: setup_control-structure" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529418454497 ""} { "Info" "ISGN_ENTITY_NAME" "1 setup_control " "Found entity 1: setup_control" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529418454497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529418454497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl21/ESL21/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl21/ESL21/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramstix_gpmc_driver-behavior " "Found design unit 1: ramstix_gpmc_driver-behavior" {  } { { "../fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529418454499 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramstix_gpmc_driver " "Found entity 1: ramstix_gpmc_driver" {  } { { "../fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529418454499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529418454499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl21/ESL21/gpmc_fpga_template/fpga/QuadratureDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl21/ESL21/gpmc_fpga_template/fpga/QuadratureDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "../fpga/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/QuadratureDecoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529418454500 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "../fpga/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529418454500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529418454500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl21/ESL21/gpmc_fpga_template/fpga/Motor_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl21/ESL21/gpmc_fpga_template/fpga/Motor_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_Controller-behavior " "Found design unit 1: Motor_Controller-behavior" {  } { { "../fpga/Motor_Controller.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/Motor_Controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529418454501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_Controller " "Found entity 1: Motor_Controller" {  } { { "../fpga/Motor_Controller.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/Motor_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529418454501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529418454501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl21/ESL21/quad2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl21/ESL21/quad2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadrature_decoder-logic " "Found design unit 1: quadrature_decoder-logic" {  } { { "../../quad2.vhd" "" { Text "/home/esl21/ESL21/quad2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529418454502 ""} { "Info" "ISGN_ENTITY_NAME" "1 quadrature_decoder " "Found entity 1: quadrature_decoder" {  } { { "../../quad2.vhd" "" { Text "/home/esl21/ESL21/quad2.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529418454502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529418454502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "setup_control " "Elaborating entity \"setup_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529418454580 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F_OUT setup_control.vhd(34) " "VHDL Signal Declaration warning at setup_control.vhd(34): used implicit default value for signal \"F_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1529418454583 "|setup_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable setup_control.vhd(144) " "VHDL Signal Declaration warning at setup_control.vhd(144): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1529418454584 "|setup_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramstix_gpmc_driver ramstix_gpmc_driver:gpmc_driver " "Elaborating entity \"ramstix_gpmc_driver\" for hierarchy \"ramstix_gpmc_driver:gpmc_driver\"" {  } { { "../fpga/setup_control.vhd" "gpmc_driver" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529418454602 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gpmc_addr_in ramstix_gpmc_driver.vhd(84) " "VHDL Process Statement warning at ramstix_gpmc_driver.vhd(84): signal \"gpmc_addr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529418454612 "|setup_control|ramstix_gpmc_driver:gpmc_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_Controller Motor_Controller:MC1 " "Elaborating entity \"Motor_Controller\" for hierarchy \"Motor_Controller:MC1\"" {  } { { "../fpga/setup_control.vhd" "MC1" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529418454614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder QuadratureDecoder:QD1 " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"QuadratureDecoder:QD1\"" {  } { { "../fpga/setup_control.vhd" "QD1" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529418454617 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../fpga/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/QuadratureDecoder.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1529418455702 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1529418455702 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[0\] GND " "Pin \"F_OUT\[0\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[1\] GND " "Pin \"F_OUT\[1\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[2\] GND " "Pin \"F_OUT\[2\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[3\] GND " "Pin \"F_OUT\[3\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[4\] GND " "Pin \"F_OUT\[4\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[5\] GND " "Pin \"F_OUT\[5\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[6\] GND " "Pin \"F_OUT\[6\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[7\] GND " "Pin \"F_OUT\[7\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[8\] GND " "Pin \"F_OUT\[8\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[9\] GND " "Pin \"F_OUT\[9\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[10\] GND " "Pin \"F_OUT\[10\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[11\] GND " "Pin \"F_OUT\[11\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[12\] GND " "Pin \"F_OUT\[12\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[13\] GND " "Pin \"F_OUT\[13\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[14\] GND " "Pin \"F_OUT\[14\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[15\] GND " "Pin \"F_OUT\[15\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|F_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM3A GND " "Pin \"PWM3A\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|PWM3A"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM3B GND " "Pin \"PWM3B\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|PWM3B"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM3C GND " "Pin \"PWM3C\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|PWM3C"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM4A GND " "Pin \"PWM4A\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|PWM4A"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM4B GND " "Pin \"PWM4B\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|PWM4B"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM4C GND " "Pin \"PWM4C\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529418455848 "|setup_control|PWM4C"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529418455848 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1529418456050 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1529418456638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529418456852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418456852 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_FPGA_IRQ " "No output dependent on input pin \"GPMC_FPGA_IRQ\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|GPMC_FPGA_IRQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK " "No output dependent on input pin \"GPMC_CLK\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|GPMC_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[0\] " "No output dependent on input pin \"F_IN\[0\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[1\] " "No output dependent on input pin \"F_IN\[1\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[2\] " "No output dependent on input pin \"F_IN\[2\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[3\] " "No output dependent on input pin \"F_IN\[3\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[4\] " "No output dependent on input pin \"F_IN\[4\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[5\] " "No output dependent on input pin \"F_IN\[5\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[6\] " "No output dependent on input pin \"F_IN\[6\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[7\] " "No output dependent on input pin \"F_IN\[7\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[8\] " "No output dependent on input pin \"F_IN\[8\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[9\] " "No output dependent on input pin \"F_IN\[9\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[10\] " "No output dependent on input pin \"F_IN\[10\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[11\] " "No output dependent on input pin \"F_IN\[11\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[12\] " "No output dependent on input pin \"F_IN\[12\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[13\] " "No output dependent on input pin \"F_IN\[13\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[14\] " "No output dependent on input pin \"F_IN\[14\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[15\] " "No output dependent on input pin \"F_IN\[15\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|F_IN[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC3I " "No output dependent on input pin \"ENC3I\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|ENC3I"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC4I " "No output dependent on input pin \"ENC4I\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529418457066 "|setup_control|ENC4I"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1529418457066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1112 " "Implemented 1112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529418457067 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529418457067 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1529418457067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1036 " "Implemented 1036 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529418457067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529418457067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529418457079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 16:27:37 2018 " "Processing ended: Tue Jun 19 16:27:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529418457079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529418457079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529418457079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529418457079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529418459406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529418459407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 16:27:38 2018 " "Processing started: Tue Jun 19 16:27:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529418459407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529418459407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off setup_control -c setup_control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529418459407 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529418459447 ""}
{ "Info" "0" "" "Project  = setup_control" {  } {  } 0 0 "Project  = setup_control" 0 0 "Fitter" 0 0 1529418459448 ""}
{ "Info" "0" "" "Revision = setup_control" {  } {  } 0 0 "Revision = setup_control" 0 0 "Fitter" 0 0 1529418459448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1529418459541 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "setup_control EP3C40Q240C8 " "Selected device EP3C40Q240C8 for design \"setup_control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529418459621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529418459689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529418459689 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529418459856 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529418460233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529418460233 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529418460233 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 1539 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529418460243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 1541 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529418460243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 1543 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529418460243 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529418460243 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1529418460244 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529418460247 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "setup_control.sdc " "Synopsys Design Constraints File file not found: 'setup_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529418461411 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529418461412 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1529418461429 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1529418461429 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529418461430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN 33 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN 33 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529418461525 ""}  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 20 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 1519 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529418461525 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529418461914 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529418461917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529418461917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529418461921 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529418461926 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529418461929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529418461929 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529418461931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529418461999 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1529418462002 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529418462002 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1_CONV " "Node \"AD1_CONV\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AD1_CONV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1_SCK " "Node \"AD1_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AD1_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1_SDO " "Node \"AD1_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AD1_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD2_CONV " "Node \"AD2_CONV\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AD2_CONV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD2_SCK " "Node \"AD2_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AD2_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD2_SDO " "Node \"AD2_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AD2_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA1_RELAY " "Node \"DA1_RELAY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DA1_RELAY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA1_SCK " "Node \"DA1_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DA1_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA1_SDI " "Node \"DA1_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DA1_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA1_nCS " "Node \"DA1_nCS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DA1_nCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA1_nLDAC " "Node \"DA1_nLDAC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DA1_nLDAC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA2_RELAY " "Node \"DA2_RELAY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DA2_RELAY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA2_SCK " "Node \"DA2_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DA2_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA2_SDI " "Node \"DA2_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DA2_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA2_nCS " "Node \"DA2_nCS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DA2_nCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA2_nLDAC " "Node \"DA2_nLDAC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DA2_nLDAC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC1A " "Node \"ENC1A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC1A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC1B " "Node \"ENC1B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC1B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC1I " "Node \"ENC1I\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC1I" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC2A " "Node \"ENC2A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC2A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC2B " "Node \"ENC2B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC2B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC2I " "Node \"ENC2I\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC2I" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM1A " "Node \"PWM1A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM1A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM1B " "Node \"PWM1B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM1B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM1C " "Node \"PWM1C\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM1C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM2A " "Node \"PWM2A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM2A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM2B " "Node \"PWM2B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM2B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM2C " "Node \"PWM2C\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM2C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529418462130 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1529418462130 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529418462132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529418463541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529418464009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529418464036 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529418466628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529418466628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529418467056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X34_Y11 X44_Y21 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} 34 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1529418469170 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529418469170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529418471066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1529418471067 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529418471067 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.28 " "Total time spent on timing analysis during the Fitter is 1.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1529418471112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529418471165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529418471736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529418471777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529418472154 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529418472847 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1529418473459 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "23 Cyclone III " "23 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[0\] 3.3-V LVTTL 240 " "Pin F_IN\[0\] uses I/O standard 3.3-V LVTTL at 240" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[0] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[0\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[1\] 3.3-V LVTTL 239 " "Pin F_IN\[1\] uses I/O standard 3.3-V LVTTL at 239" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[1] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[1\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[2\] 3.3-V LVTTL 236 " "Pin F_IN\[2\] uses I/O standard 3.3-V LVTTL at 236" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[2] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[2\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[3\] 3.3-V LVTTL 235 " "Pin F_IN\[3\] uses I/O standard 3.3-V LVTTL at 235" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[3] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[3\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[4\] 3.3-V LVTTL 232 " "Pin F_IN\[4\] uses I/O standard 3.3-V LVTTL at 232" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[4] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[4\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[5\] 3.3-V LVTTL 231 " "Pin F_IN\[5\] uses I/O standard 3.3-V LVTTL at 231" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[5] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[5\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[6\] 3.3-V LVTTL 230 " "Pin F_IN\[6\] uses I/O standard 3.3-V LVTTL at 230" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[6] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[6\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[7\] 3.3-V LVTTL 226 " "Pin F_IN\[7\] uses I/O standard 3.3-V LVTTL at 226" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[7] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[7\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[8\] 3.3-V LVTTL 224 " "Pin F_IN\[8\] uses I/O standard 3.3-V LVTTL at 224" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[8] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[8\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[9\] 3.3-V LVTTL 223 " "Pin F_IN\[9\] uses I/O standard 3.3-V LVTTL at 223" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[9] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[9\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[10\] 3.3-V LVTTL 221 " "Pin F_IN\[10\] uses I/O standard 3.3-V LVTTL at 221" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[10] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[10\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[11\] 3.3-V LVTTL 219 " "Pin F_IN\[11\] uses I/O standard 3.3-V LVTTL at 219" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[11] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[11\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[12\] 3.3-V LVTTL 218 " "Pin F_IN\[12\] uses I/O standard 3.3-V LVTTL at 218" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[12] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[12\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[13\] 3.3-V LVTTL 217 " "Pin F_IN\[13\] uses I/O standard 3.3-V LVTTL at 217" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[13] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[13\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[14\] 3.3-V LVTTL 216 " "Pin F_IN\[14\] uses I/O standard 3.3-V LVTTL at 216" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[14] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[14\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_IN\[15\] 3.3-V LVTTL 214 " "Pin F_IN\[15\] uses I/O standard 3.3-V LVTTL at 214" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { F_IN[15] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "F_IN\[15\]" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC3I 3.3-V LVTTL 13 " "Pin ENC3I uses I/O standard 3.3-V LVTTL at 13" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC3I } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC3I" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 48 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC3I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC4I 3.3-V LVTTL 18 " "Pin ENC4I uses I/O standard 3.3-V LVTTL at 18" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC4I } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC4I" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 52 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC4I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL 33 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at 33" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 20 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC4A 3.3-V LVTTL 173 " "Pin ENC4A uses I/O standard 3.3-V LVTTL at 173" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC4A } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC4A" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 50 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC4A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC4B 3.3-V LVTTL 177 " "Pin ENC4B uses I/O standard 3.3-V LVTTL at 177" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC4B } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC4B" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 51 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC4B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC3A 3.3-V LVTTL 169 " "Pin ENC3A uses I/O standard 3.3-V LVTTL at 169" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC3A } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC3A" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 46 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC3A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC3B 3.3-V LVTTL 171 " "Pin ENC3B uses I/O standard 3.3-V LVTTL at 171" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC3B } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC3B" } } } } { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 47 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC3B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/gpmc_fpga_template/fpga3/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529418473478 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1529418473478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl21/ESL21/gpmc_fpga_template/fpga3/output_files/setup_control.fit.smsg " "Generated suppressed messages file /home/esl21/ESL21/gpmc_fpga_template/fpga3/output_files/setup_control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529418473652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529418474047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 16:27:54 2018 " "Processing ended: Tue Jun 19 16:27:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529418474047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529418474047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529418474047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529418474047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529418476722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529418476724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 16:27:56 2018 " "Processing started: Tue Jun 19 16:27:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529418476724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529418476724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off setup_control -c setup_control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529418476725 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529418478784 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529418478846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529418479470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 16:27:59 2018 " "Processing ended: Tue Jun 19 16:27:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529418479470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529418479470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529418479470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529418479470 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529418479581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529418481867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529418481868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 16:28:01 2018 " "Processing started: Tue Jun 19 16:28:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529418481868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529418481868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta setup_control -c setup_control " "Command: quartus_sta setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529418481869 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1529418481910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1529418482091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529418482171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529418482172 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "setup_control.sdc " "Synopsys Design Constraints File file not found: 'setup_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1529418482491 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1529418482492 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482497 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482497 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1529418482735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482736 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1529418482737 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1529418482746 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1529418482856 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529418482856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.647 " "Worst-case setup slack is -5.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.647           -2415.409 CLOCK_50  " "   -5.647           -2415.409 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418482858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.515 " "Worst-case hold slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 CLOCK_50  " "    0.515               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418482865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.307 " "Worst-case recovery slack is -1.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.307             -64.383 CLOCK_50  " "   -1.307             -64.383 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418482868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.862 " "Worst-case removal slack is 0.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 CLOCK_50  " "    0.862               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418482870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -960.628 CLOCK_50  " "   -3.000            -960.628 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418482872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418482872 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1529418482985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1529418483021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1529418483797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483882 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1529418483901 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529418483901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.374 " "Worst-case setup slack is -5.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.374           -2218.657 CLOCK_50  " "   -5.374           -2218.657 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418483904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.477 " "Worst-case hold slack is 0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 CLOCK_50  " "    0.477               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418483913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.153 " "Worst-case recovery slack is -1.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.153             -53.524 CLOCK_50  " "   -1.153             -53.524 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418483916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.748 " "Worst-case removal slack is 0.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 CLOCK_50  " "    0.748               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418483920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -960.628 CLOCK_50  " "   -3.000            -960.628 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418483924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418483924 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1529418484040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484196 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1529418484202 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529418484202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.005 " "Worst-case setup slack is -2.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005            -766.343 CLOCK_50  " "   -2.005            -766.343 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418484207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 CLOCK_50  " "    0.207               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418484218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.069 " "Worst-case recovery slack is -0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.414 CLOCK_50  " "   -0.069              -0.414 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418484225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.366 " "Worst-case removal slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 CLOCK_50  " "    0.366               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418484230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -834.541 CLOCK_50  " "   -3.000            -834.541 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529418484236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529418484236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529418484585 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529418484586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529418484679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 16:28:04 2018 " "Processing ended: Tue Jun 19 16:28:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529418484679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529418484679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529418484679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529418484679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529418487556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529418487558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 16:28:07 2018 " "Processing started: Tue Jun 19 16:28:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529418487558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529418487558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off setup_control -c setup_control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529418487559 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_8_1200mv_85c_slow.vho /home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/ simulation " "Generated file setup_control_8_1200mv_85c_slow.vho in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1529418488341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_8_1200mv_0c_slow.vho /home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/ simulation " "Generated file setup_control_8_1200mv_0c_slow.vho in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1529418488565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_min_1200mv_0c_fast.vho /home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/ simulation " "Generated file setup_control_min_1200mv_0c_fast.vho in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1529418488790 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control.vho /home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/ simulation " "Generated file setup_control.vho in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1529418489017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_8_1200mv_85c_vhd_slow.sdo /home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/ simulation " "Generated file setup_control_8_1200mv_85c_vhd_slow.sdo in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1529418489171 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_8_1200mv_0c_vhd_slow.sdo /home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/ simulation " "Generated file setup_control_8_1200mv_0c_vhd_slow.sdo in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1529418489321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_min_1200mv_0c_vhd_fast.sdo /home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/ simulation " "Generated file setup_control_min_1200mv_0c_vhd_fast.sdo in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1529418489470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "setup_control_vhd.sdo /home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/ simulation " "Generated file setup_control_vhd.sdo in folder \"/home/esl21/ESL21/gpmc_fpga_template/fpga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1529418489619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529418489684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 16:28:09 2018 " "Processing ended: Tue Jun 19 16:28:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529418489684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529418489684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529418489684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529418489684 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus II Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529418489800 ""}
