#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  2 22:03:14 2023
# Process ID: 7508
# Current directory: D:/destop/Interface_lab/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21220 D:\destop\Interface_lab\lab5\lab1.xpr
# Log file: D:/destop/Interface_lab/lab5/vivado.log
# Journal file: D:/destop/Interface_lab/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/destop/Interface_lab/lab5/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/Interface_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_bd_design {D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:user:Sen_Seg_Display:3.0 - Sen_Seg_Display_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /wb_gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_gpio_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_uart_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_uart_wrapper_0/wb_clk_i(undef)
Successfully read diagram <swerv_soc> from BD file <D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.316 ; gain = 10.148
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/Interface_lab/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:5.0 Sen_Seg_Display_1
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_nets PWM_w_Int_0_LEDs] [get_bd_cells PWM_w_Int_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_nets PWM_w_Int_0_LEDs] [get_bd_cells PWM_w_Int_0]'
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_nets PWM_w_Int_0_LEDs] [get_bd_cells PWM_w_Int_0]
set_property location {6 1907 1170} [get_bd_cells Sen_Seg_Display_1]
undo
INFO: [Common 17-17] undo 'set_property location {6 1907 1170} [get_bd_cells Sen_Seg_Display_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_nets PWM_w_Int_0_LEDs] [get_bd_cells PWM_w_Int_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:5.0 Sen_Seg_Display_1'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_nets Sen_Seg_Display_0_AN] [get_bd_nets Sen_Seg_Display_0_Digits_Bits] [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_cells Sen_Seg_Display_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:5.0 Sen_Seg_Display_0
endgroup
connect_bd_intf_net [get_bd_intf_pins Sen_Seg_Display_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Sen_Seg_Display_0/s00_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins Sen_Seg_Display_0/s00_axi_aresetn]
connect_bd_net [get_bd_ports Digits_Bits_0] [get_bd_pins Sen_Seg_Display_0/Digits_Bits]
connect_bd_net [get_bd_ports AN_0] [get_bd_pins Sen_Seg_Display_0/AN]
generate_target all [get_files  D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </Sen_Seg_Display_0/S00_AXI/S00_AXI_reg> is not assigned into address space </axi2wb_intcon_wrapper_0/o_user_axi4>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </Sen_Seg_Display_0/S00_AXI/S00_AXI_reg> is not assigned into address space </axi2wb_intcon_wrapper_0/o_user_axi4>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_gpio_dat_i
/axi2wb_intcon_wrapper_0/wb_gpio_ack_i
/axi2wb_intcon_wrapper_0/wb_gpio_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <D:\destop\Interface_lab\lab5\lab1.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
VHDL Output written to : D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi2wb_intcon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sen_Seg_Display_0 .
Exporting to file D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_xbar_0, cache-ID = 158f11b6743e0d4e; cache size = 77.797 MB.
catch { [ delete_ip_run [get_ips -all swerv_soc_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 6daa21a3d6f3034b; cache size = 77.797 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 77.797 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_s00_mmu_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_s00_mmu_0, cache-ID = 73d60c1a5d5981b2; cache size = 77.797 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_Sen_Seg_Display_0_2] }
export_ip_user_files -of_objects [get_files D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs  swerv_soc_Sen_Seg_Display_0_2_synth_1
[Thu Nov  2 22:33:04 2023] Launched swerv_soc_Sen_Seg_Display_0_2_synth_1...
Run output will be captured here: D:/destop/Interface_lab/lab5/lab1.runs/swerv_soc_Sen_Seg_Display_0_2_synth_1/runme.log
export_simulation -of_objects [get_files D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/Interface_lab/lab5/lab1.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/Interface_lab/lab5/lab1.ip_user_files -ipstatic_source_dir D:/destop/Interface_lab/lab5/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/modelsim} {questa=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/questa} {riviera=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/riviera} {activehdl=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/destop/Interface_lab/lab5/lab1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/destop/Interface_lab/lab5/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rvfpga' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/destop/Interface_lab/lab5/lab1.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/destop/Interface_lab/lab5/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rvfpga_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/BootROM/bootrom_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bootrom_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_syscon
WARNING: [VRFC 10-3380] identifier 'Enables_Reg' is used before its declaration [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:220]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:223]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:224]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:225]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:226]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:295]
INFO: [VRFC 10-311] analyzing module SevSegDisplays_Controller
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:319]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:343]
ERROR: [VRFC 10-2865] module 'SevSegDisplays_Controller' ignored due to previous errors [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:297]
INFO: [VRFC 10-311] analyzing module SevenSegDecoder
ERROR: [VRFC 10-2865] module 'SevenSegDecoder' ignored due to previous errors [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:370]
INFO: [VRFC 10-311] analyzing module SevSegMux
ERROR: [VRFC 10-2865] module 'SevSegMux' ignored due to previous errors [D:/destop/Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v:398]
"xvhdl --incr --relax -prj rvfpga_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/destop/Interface_lab/lab5/lab1.ip_user_files/bd/swerv_soc/ip/swerv_soc_axi_gpio_0_0/sim/swerv_soc_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'swerv_soc_axi_gpio_0_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/destop/Interface_lab/lab5/lab1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/destop/Interface_lab/lab5/lab1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.602 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
[Thu Nov  2 22:33:55 2023] Launched synth_1...
Run output will be captured here: D:/destop/Interface_lab/lab5/lab1.runs/synth_1/runme.log
open_hw_manager
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  2 22:35:23 2023] Launched impl_1...
Run output will be captured here: D:/destop/Interface_lab/lab5/lab1.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
close_hw_manager
assign_bd_address [get_bd_addr_segs {Sen_Seg_Display_0/S00_AXI/S00_AXI_reg }]
Slave segment </Sen_Seg_Display_0/S00_AXI/S00_AXI_reg> is being mapped into address space </axi2wb_intcon_wrapper_0/o_user_axi4> at <0x44A0_0000 [ 64K ]>
set_property offset 0x80130000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_Sen_Seg_Display_0_S00_AXI_reg}]
reset_run impl_1 -prev_step 
generate_target all [get_files  D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_gpio_dat_i
/axi2wb_intcon_wrapper_0/wb_gpio_ack_i
/axi2wb_intcon_wrapper_0/wb_gpio_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <D:\destop\Interface_lab\lab5\lab1.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
VHDL Output written to : D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi2wb_intcon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sen_Seg_Display_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_xbar_0, cache-ID = b9d78c9012a9b7aa; cache size = 78.027 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 6daa21a3d6f3034b; cache size = 78.027 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 78.027 MB.
export_ip_user_files -of_objects [get_files D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/Interface_lab/lab5/lab1.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/Interface_lab/lab5/lab1.ip_user_files -ipstatic_source_dir D:/destop/Interface_lab/lab5/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/modelsim} {questa=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/questa} {riviera=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/riviera} {activehdl=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/destop/Interface_lab/lab5/lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov  2 22:40:04 2023] Launched synth_1...
Run output will be captured here: D:/destop/Interface_lab/lab5/lab1.runs/synth_1/runme.log
[Thu Nov  2 22:40:04 2023] Launched impl_1...
Run output will be captured here: D:/destop/Interface_lab/lab5/lab1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  2 23:27:55 2023...
