// Seed: 1416145003
module module_0 (
    input  tri1 id_0,
    input  tri  id_1,
    output tri0 id_2
);
  wire id_4;
  assign id_4 = id_1;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output tri1  id_4,
    input  wor   id_5,
    output uwire id_6
);
  assign id_1 = id_3;
  or primCall (id_6, id_5, id_3, id_2);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6
  );
endmodule
module module_2 (
    output tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    output tri0 id_3,
    output supply0 id_4
);
  logic id_6;
endmodule
