    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/2006/10/19/221">First message in thread</a></li><li><a href="/lkml/2006/10/19/390">David Miller</a><ul><li><a href="/lkml/2006/10/20/149">Nick Piggin</a><ul><li class="origin"><a href="/lkml/2006/10/20/176">Linus Torvalds</a><ul><li><a href="/lkml/2006/10/20/176">Nick Piggin</a><ul><li><a href="/lkml/2006/10/20/191">Linus Torvalds</a></li></ul></li><li><a href="/lkml/2006/10/20/266">David Miller</a><ul><li><a href="/lkml/2006/10/20/269">Linus Torvalds</a></li></ul></li></ul></li><li><a href="/lkml/2006/10/20/179">Ralf Baechle</a><ul><li><a href="/lkml/2006/10/20/187">Nick Piggin</a></li></ul></li><li><a href="/lkml/2006/10/20/259">David Miller</a></li></ul></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><script type="text/javascript" src="//pagead2.googlesyndication.com/pagead/show_ads.js"></script><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Fri, 20 Oct 2006 08:49:35 -0700 (PDT)</td></tr><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: [PATCH 1/3] Fix COW D-cache aliasing on fork</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody"><br /><br />On Sat, 21 Oct 2006, Nick Piggin wrote:<br />&gt; <br />&gt; So moving the flush_cache_mm below the copy_page_range, to just<br />&gt; before the flush_tlb_mm, would work then? This would make the<br />&gt; race much smaller than with this patchset.<br />&gt; <br />&gt; But doesn't that still leave a race?<br />&gt; <br />&gt; What if another thread writes to cache after we have flushed it<br />&gt; but before flushing the TLBs? Although we've marked the the ptes<br />&gt; readonly, the CPU won't trap if the TLB is valid? There must be<br />&gt; some special way for the arch to handle this, but I can't see it.<br /><br />Why not do the cache flush _after_ the TLB flush? There's still a mapping, <br />and never mind that it's read-only: the _mapping_ still exists, and I <br />doubt any CPU will not do the writeback (the readonly bit had better <br />affect the _frontend_ of the memory pipeline, but affectign the back end <br />would be insane and very hard, since you can't raise a fault any more).<br /><br />Hmm?<br /><br />		Linus<br />-<br />To unsubscribe from this list: send the line "unsubscribe linux-kernel" in<br />the body of a message to majordomo&#64;vger.kernel.org<br />More majordomo info at  <a href="http://vger.kernel.org/majordomo-info.html">http://vger.kernel.org/majordomo-info.html</a><br />Please read the FAQ at  <a href="http://www.tux.org/lkml/">http://www.tux.org/lkml/</a><br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
