// Seed: 370021086
module module_0 #(
    parameter id_1 = 32'd19
) (
    _id_1
);
  input wire _id_1;
  wire [id_1 : 1] id_2;
endmodule
module module_1 #(
    parameter id_20 = 32'd71,
    parameter id_4  = 32'd55,
    parameter id_8  = 32'd80
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wor id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire _id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_12 = -1 ? id_9 : -1;
  parameter id_18 = 1;
  reg [-1 : !  id_8] id_19;
  parameter id_20 = -1;
  module_0 modCall_1 (id_20);
  wire [1 : -1] id_21;
  always @(id_20 or negedge id_8) id_19 = 1;
  logic [id_20 : id_4] id_22 = id_1;
endmodule
