// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "rtl838x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	compatible = "hpe,1920-16g", "realtek,rtl838x-soc";
	model = "HPE 1920-16G (JG923A)";

	chosen {
		bootargs = "console=ttyS0,38400";
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x8000000>;
	};
};

&spi0 {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <50000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "boot1";
				reg = <0x0 0x50000>;
				read-only;
			};

			partition@0x60000 {
				label = "data";
				reg = <0x60000 0x30000>;
				read-only;
			};

			partition@0x90000 {
				label = "boot2";
				reg = <0x90000 0x40000>;
				read-only;
			};

			partition@0x100000 {
				label = "boot1_backup";
				reg = <0x100000 0x50000>;
				read-only;
			};

			partition@0x160000 {
				label = "data_backup";
				reg = <0x160000 0x30000>;
				read-only;
			};

			partition@0x190000 {
				label = "boot2_backup";
				reg = <0x190000 0x40000>;
				read-only;
			};

			partition@0x300000 {
				label = "kernel";
				reg = <0x300000 0x800000>;
			};

			partition@0xb00000 {
				label = "rootfs";
				reg = <0xb00000 0x14f0000>;
			};

			partition@0x1ff0000 {
				label = "factory";
				reg = <0x1ff0000 0x10000>;
				read-only;
			};
		};
	};
};

&ethernet0 {
	mdio: mdio-bus {
		compatible = "realtek,rtl838x-mdio";
		regmap = <&ethernet0>;
		#address-cells = <1>;
		#size-cells = <0>;

		INTERNAL_PHY(8)
		INTERNAL_PHY(9)
		INTERNAL_PHY(10)
		INTERNAL_PHY(11)
		INTERNAL_PHY(12)
		INTERNAL_PHY(13)
		INTERNAL_PHY(14)
		INTERNAL_PHY(15)

		EXTERNAL_PHY(16)
		EXTERNAL_PHY(17)
		EXTERNAL_PHY(18)
		EXTERNAL_PHY(19)
		EXTERNAL_PHY(20)
		EXTERNAL_PHY(21)
		EXTERNAL_PHY(22)
		EXTERNAL_PHY(23)

		EXTERNAL_SFP_PHY(24)
		EXTERNAL_SFP_PHY(25)
		EXTERNAL_SFP_PHY(26)
		EXTERNAL_SFP_PHY(27)
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		SWITCH_PORT(8, 1, internal)
		SWITCH_PORT(9, 2, internal)
		SWITCH_PORT(10, 3, internal)
		SWITCH_PORT(11, 4, internal)
		SWITCH_PORT(12, 5, internal)
		SWITCH_PORT(13, 6, internal)
		SWITCH_PORT(14, 7, internal)
		SWITCH_PORT(15, 8, internal)

		SWITCH_PORT(16, 9, qsgmii)
		SWITCH_PORT(17, 10, qsgmii)
		SWITCH_PORT(18, 11, qsgmii)
		SWITCH_PORT(19, 12, qsgmii)
		SWITCH_PORT(20, 13, qsgmii)
		SWITCH_PORT(21, 14, qsgmii)
		SWITCH_PORT(22, 15, qsgmii)
		SWITCH_PORT(23, 16, qsgmii)

		SWITCH_PORT(24, 17, qsgmii)
		SWITCH_PORT(25, 18, qsgmii)
		SWITCH_PORT(26, 19, qsgmii)
		SWITCH_PORT(27, 20, qsgmii)

		port@28 {
			ethernet = <&ethernet0>;
			reg = <28>;
			phy-mode = "internal";
			fixed-link {
				speed = <1000>;
				full-duplex;
			};
		};
	};
};
