{
  "module_name": "analogix-anx78xx.h",
  "hash_id": "267c033a4c78627ae01f9eae93c5fcbeac36aec629842803bca4476c9dc8c800",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/bridge/analogix/analogix-anx78xx.h",
  "human_readable_source": " \n \n\n#ifndef __ANX78xx_H\n#define __ANX78xx_H\n\n#include \"analogix-i2c-dptx.h\"\n#include \"analogix-i2c-txcommon.h\"\n\n \n \n \n\n \n\n \n#define SP_SOFTWARE_RESET1_REG\t\t0x11\n#define SP_VIDEO_RST\t\t\tBIT(4)\n#define SP_HDCP_MAN_RST\t\t\tBIT(2)\n#define SP_TMDS_RST\t\t\tBIT(1)\n#define SP_SW_MAN_RST\t\t\tBIT(0)\n\n \n#define SP_SYSTEM_STATUS_REG\t\t0x14\n#define SP_TMDS_CLOCK_DET\t\tBIT(1)\n#define SP_TMDS_DE_DET\t\t\tBIT(0)\n\n \n#define SP_HDMI_STATUS_REG\t\t0x15\n#define SP_HDMI_AUD_LAYOUT\t\tBIT(3)\n#define SP_HDMI_DET\t\t\tBIT(0)\n#  define SP_DVI_MODE\t\t\t0\n#  define SP_HDMI_MODE\t\t\t1\n\n \n#define SP_HDMI_MUTE_CTRL_REG\t\t0x16\n#define SP_AUD_MUTE\t\t\tBIT(1)\n#define SP_VID_MUTE\t\t\tBIT(0)\n\n \n#define SP_SYSTEM_POWER_DOWN1_REG\t0x18\n#define SP_PWDN_CTRL\t\t\tBIT(0)\n\n \n\n \n#define SP_AUDVID_CTRL_REG\t\t0x20\n#define SP_AVC_OE\t\t\tBIT(7)\n#define SP_AAC_OE\t\t\tBIT(6)\n#define SP_AVC_EN\t\t\tBIT(1)\n#define SP_AAC_EN\t\t\tBIT(0)\n\n \n#define SP_AUD_EXCEPTION_ENABLE_BASE\t(0x24 - 1)\n \n#define SP_AEC_EN21\t\t\tBIT(5)\n\n \n\n \n#define SP_INT_STATUS1_REG\t\t0x31\n \n#define SP_HDMI_DVI\t\t\tBIT(7)\n#define SP_CKDT_CHG\t\t\tBIT(6)\n#define SP_SCDT_CHG\t\t\tBIT(5)\n#define SP_PCLK_CHG\t\t\tBIT(4)\n#define SP_PLL_UNLOCK\t\t\tBIT(3)\n#define SP_CABLE_PLUG_CHG\t\tBIT(2)\n#define SP_SET_MUTE\t\t\tBIT(1)\n#define SP_SW_INTR\t\t\tBIT(0)\n \n#define SP_HDCP_ERR\t\t\tBIT(5)\n#define SP_AUDIO_SAMPLE_CHG\t\tBIT(0)\t \n \n#define SP_AUD_MODE_CHG\t\t\tBIT(0)\n \n#define SP_AUDIO_RCV\t\t\tBIT(0)\n \n#define SP_INT_STATUS6_REG\t\t0x36\n#define SP_CTS_RCV\t\t\tBIT(7)\n#define SP_NEW_AUD_PKT\t\t\tBIT(4)\n#define SP_NEW_AVI_PKT\t\t\tBIT(1)\n#define SP_NEW_CP_PKT\t\t\tBIT(0)\n \n#define SP_NO_VSI\t\t\tBIT(7)\n#define SP_NEW_VS\t\t\tBIT(4)\n\n \n#define SP_INT_MASK1_REG\t\t0x41\n\n \n#define SP_HDMI_US_TIMER_CTRL_REG\t0x49\n#define SP_MS_TIMER_MARGIN_10_8_MASK\t0x07\n\n \n\n \n#define SP_TMDS_CTRL_BASE\t\t(0x50 - 1)\n \n#define SP_PD_RT\t\t\tBIT(0)\n\n \n\n \n#define SP_VIDEO_STATUS_REG\t\t0x70\n#define SP_COLOR_DEPTH_MASK\t\t0xf0\n#define SP_COLOR_DEPTH_SHIFT\t\t4\n#  define SP_COLOR_DEPTH_MODE_LEGACY\t0x00\n#  define SP_COLOR_DEPTH_MODE_24BIT\t0x04\n#  define SP_COLOR_DEPTH_MODE_30BIT\t0x05\n#  define SP_COLOR_DEPTH_MODE_36BIT\t0x06\n#  define SP_COLOR_DEPTH_MODE_48BIT\t0x07\n\n \n#define SP_VID_DATA_RANGE_CTRL_REG\t0x83\n#define SP_R2Y_INPUT_LIMIT\t\tBIT(1)\n\n \n#define SP_PCLK_HIGHRES_CNT_BASE\t(0x8c - 1)\n\n \n\n \n#define SP_AUD_CH_STATUS_REG_NUM\t6\n\n \n#define SP_AUD_SPDIF_CH_STATUS_BASE\t0xc7\n\n \n#define SP_FS_FREQ_MASK\t\t\t0x0f\n#  define SP_FS_FREQ_44100HZ\t\t0x00\n#  define SP_FS_FREQ_48000HZ\t\t0x02\n#  define SP_FS_FREQ_32000HZ\t\t0x03\n#  define SP_FS_FREQ_88200HZ\t\t0x08\n#  define SP_FS_FREQ_96000HZ\t\t0x0a\n#  define SP_FS_FREQ_176400HZ\t\t0x0c\n#  define SP_FS_FREQ_192000HZ\t\t0x0e\n\n \n\n \n#define SP_CHIP_CTRL_REG\t\t0xe3\n#define SP_MAN_HDMI5V_DET\t\tBIT(3)\n#define SP_PLLLOCK_CKDT_EN\t\tBIT(2)\n#define SP_ANALOG_CKDT_EN\t\tBIT(1)\n#define SP_DIGITAL_CKDT_EN\t\tBIT(0)\n\n \n#define SP_PACKET_RECEIVING_STATUS_REG\t0xf3\n#define SP_AVI_RCVD\t\t\tBIT(5)\n#define SP_VSI_RCVD\t\t\tBIT(1)\n\n \n \n \n\n \n#define SP_HDCP_BCAPS_SHADOW_REG\t0x2a\n#define SP_BCAPS_REPEATER\t\tBIT(5)\n\n \n#define SP_RX_HDCP_STATUS_REG\t\t0x3f\n#define SP_AUTH_EN\t\t\tBIT(4)\n\n \n\n \n#define SP_AVI_INFOFRAME_CHECKSUM\t0xa3\n\n \n#define SP_AVI_INFOFRAME_DATA_BASE\t0xa4\n\n#define SP_AVI_COLOR_F_MASK\t\t0x60\n#define SP_AVI_COLOR_F_SHIFT\t\t5\n\n \n#define SP_AUD_INFOFRAME_DATA_BASE\t0xc4\n#define SP_AUD_INFOFRAME_LAYOUT_MASK\t0x0f\n\n \n#define SP_MPEG_VS_INFOFRAME_TYPE_REG\t0xe0\n\n \n#define SP_MPEG_VS_INFOFRAME_LEN_REG\t0xe2\n\n \n#define SP_MPEG_VS_INFOFRAME_VER_REG\t0xe1\n\n \n#define SP_MPEG_VS_INFOFRAME_DATA_BASE\t0xe4\n\n \n#define SP_GENERAL_CTRL_PACKET_REG\t0x9f\n#define SP_CLEAR_AVMUTE\t\t\tBIT(4)\n#define SP_SET_AVMUTE\t\t\tBIT(0)\n\n \n \n \n\n \n#define SP_DP_TX_LT_CTRL0_REG\t\t0x30\n\n \n#define SP_DP_LT_80BIT_PATTERN0_REG\t0x80\n#define SP_DP_LT_80BIT_PATTERN_REG_NUM\t10\n\n \n#define SP_AUD_INTERFACE_CTRL0_REG\t0x5f\n#define SP_AUD_INTERFACE_DISABLE\t0x80\n\n \n#define SP_AUD_INTERFACE_CTRL2_REG\t0x60\n#define SP_M_AUD_ADJUST_ST\t\t0x04\n\n \n#define SP_AUD_INTERFACE_CTRL3_REG\t0x62\n\n \n#define SP_AUD_INTERFACE_CTRL4_REG\t0x67\n\n \n#define SP_AUD_INTERFACE_CTRL5_REG\t0x68\n\n \n#define SP_AUD_INTERFACE_CTRL6_REG\t0x69\n\n \n#define SP_FW_VER_REG\t\t\t0xb7\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}