{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478815227763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478815227764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 19:00:27 2016 " "Processing started: Thu Nov 10 19:00:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478815227764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478815227764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478815227765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1478815227953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_3bits " "Found entity 1: ula_3bits" {  } { { "ula_3bits.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/ula_3bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.v 1 1 " "Found 1 design units, including 1 entities, in source file subtrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/subtrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/seg7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file program_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_rom " "Found entity 1: program_rom" {  } { { "program_rom.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/program_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file op_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_xor " "Found entity 1: op_xor" {  } { { "op_xor.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/op_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_or.v 1 1 " "Found 1 design units, including 1 entities, in source file op_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_or " "Found entity 1: op_or" {  } { { "op_or.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/op_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_and.v 1 1 " "Found 1 design units, including 1 entities, in source file op_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_and " "Found entity 1: op_and" {  } { { "op_and.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/op_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/data_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478815228017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478815228017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1478815228065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 processador.v(102) " "Verilog HDL assignment warning at processador.v(102): truncated value with size 32 to match size of target (3)" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478815228068 "|processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_rom program_rom:prominstance " "Elaborating entity \"program_rom\" for hierarchy \"program_rom:prominstance\"" {  } { { "processador.v" "prominstance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228082 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prom.data_a 0 program_rom.v(16) " "Net \"prom.data_a\" at program_rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "program_rom.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/program_rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1478815228083 "|processador|program_rom:prominstance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prom.waddr_a 0 program_rom.v(16) " "Net \"prom.waddr_a\" at program_rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "program_rom.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/program_rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1478815228083 "|processador|program_rom:prominstance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prom.we_a 0 program_rom.v(16) " "Net \"prom.we_a\" at program_rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "program_rom.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/program_rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1478815228083 "|processador|program_rom:prominstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:draminstance " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:draminstance\"" {  } { { "processador.v" "draminstance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_3bits ula_3bits:ulainstance " "Elaborating entity \"ula_3bits\" for hierarchy \"ula_3bits:ulainstance\"" {  } { { "processador.v" "ulainstance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ula_3bits:ulainstance\|somador:somadorinstance " "Elaborating entity \"somador\" for hierarchy \"ula_3bits:ulainstance\|somador:somadorinstance\"" {  } { { "ula_3bits.v" "somadorinstance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/ula_3bits.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator ula_3bits:ulainstance\|subtrator:subtratorinstance " "Elaborating entity \"subtrator\" for hierarchy \"ula_3bits:ulainstance\|subtrator:subtratorinstance\"" {  } { { "ula_3bits.v" "subtratorinstance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/ula_3bits.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ula_3bits:ulainstance\|mult:multinstance " "Elaborating entity \"mult\" for hierarchy \"ula_3bits:ulainstance\|mult:multinstance\"" {  } { { "ula_3bits.v" "multinstance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/ula_3bits.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_and ula_3bits:ulainstance\|op_and:op_andinstance " "Elaborating entity \"op_and\" for hierarchy \"ula_3bits:ulainstance\|op_and:op_andinstance\"" {  } { { "ula_3bits.v" "op_andinstance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/ula_3bits.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_or ula_3bits:ulainstance\|op_or:op_orinstance " "Elaborating entity \"op_or\" for hierarchy \"ula_3bits:ulainstance\|op_or:op_orinstance\"" {  } { { "ula_3bits.v" "op_orinstance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/ula_3bits.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_xor ula_3bits:ulainstance\|op_xor:op_xorinstance " "Elaborating entity \"op_xor\" for hierarchy \"ula_3bits:ulainstance\|op_xor:op_xorinstance\"" {  } { { "ula_3bits.v" "op_xorinstance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/ula_3bits.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div ula_3bits:ulainstance\|div:divinstance " "Elaborating entity \"div\" for hierarchy \"ula_3bits:ulainstance\|div:divinstance\"" {  } { { "ula_3bits.v" "divinstance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/ula_3bits.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg7instance " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg7instance\"" {  } { { "processador.v" "seg7instance" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478815228093 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "data_ram:draminstance\|dram " "RAM logic \"data_ram:draminstance\|dram\" is uninferred due to inappropriate RAM size" {  } { { "data_ram.v" "dram" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/data_ram.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1478815228174 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1478815228174 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1478815228305 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[0\] GND " "Pin \"disp0\[0\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|disp0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[1\] GND " "Pin \"disp0\[1\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|disp0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[2\] GND " "Pin \"disp0\[2\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|disp0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[3\] GND " "Pin \"disp0\[3\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|disp0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[0\] GND " "Pin \"disp1\[0\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|disp1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[1\] GND " "Pin \"disp1\[1\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|disp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[2\] GND " "Pin \"disp1\[2\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|disp1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[3\] GND " "Pin \"disp1\[3\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|disp1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478815228325 "|processador|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1478815228325 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1478815228365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1478815228481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478815228481 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478815228528 "|processador|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "processador.v" "" { Text "/home/tiagot/pem_shared/Projeto 3 - Processador 4 bits v2/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478815228528 "|processador|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1478815228528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478815228529 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478815228529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478815228529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478815228529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478815228536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 19:00:28 2016 " "Processing ended: Thu Nov 10 19:00:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478815228536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478815228536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478815228536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478815228536 ""}
