\hypertarget{union__hw__gpio__pdor}{}\section{\+\_\+hw\+\_\+gpio\+\_\+pdor Union Reference}
\label{union__hw__gpio__pdor}\index{\+\_\+hw\+\_\+gpio\+\_\+pdor@{\+\_\+hw\+\_\+gpio\+\_\+pdor}}


H\+W\+\_\+\+G\+P\+I\+O\+\_\+\+P\+D\+OR -\/ Port Data Output Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+gpio.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields}{\+\_\+hw\+\_\+gpio\+\_\+pdor\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__gpio__pdor_a2f808fe3480c996e71e074316f290e11}{}\label{union__hw__gpio__pdor_a2f808fe3480c996e71e074316f290e11}

\item 
struct \hyperlink{struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields}{\+\_\+hw\+\_\+gpio\+\_\+pdor\+::\+\_\+hw\+\_\+gpio\+\_\+pdor\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__gpio__pdor_acc9ef38b8034b34fbfcc5e0b79d984ba}{}\label{union__hw__gpio__pdor_acc9ef38b8034b34fbfcc5e0b79d984ba}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+G\+P\+I\+O\+\_\+\+P\+D\+OR -\/ Port Data Output Register (RW) 

Reset value\+: 0x00000000U

This register configures the logic levels that are driven on each general-\/purpose output pins. Do not modify pin configuration registers associated with pins not available in your selected package. All unbonded pins not available in your package will default to D\+I\+S\+A\+B\+LE state for lowest power consumption. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+gpio.\+h\end{DoxyCompactItemize}
