<stg><name>karastuba_mul_templa.3</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64">
<![CDATA[
:1  %z0_digits_data_V = alloca [64 x i64], align 8

]]></Node>
<StgValue><ssdm name="z0_digits_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
:2  %z2_digits_data_V = alloca [64 x i64], align 8

]]></Node>
<StgValue><ssdm name="z2_digits_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
:3  %cross_mul_digits_dat = alloca [64 x i64], align 8

]]></Node>
<StgValue><ssdm name="cross_mul_digits_dat"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
:4  %inter_lhs_digits_dat = alloca [64 x i64], align 8

]]></Node>
<StgValue><ssdm name="inter_lhs_digits_dat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
:5  %inter_rhs_digits_dat = alloca [64 x i64], align 8

]]></Node>
<StgValue><ssdm name="inter_rhs_digits_dat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
:6  %call_ret = call fastcc { i32, i32, i32 } @karastuba_mul_MUL_st([64 x i64]* %lhs_digits_data_V, [64 x i64]* %rhs_digits_data_V, [64 x i64]* %z0_digits_data_V, [64 x i64]* %z2_digits_data_V, [64 x i64]* %cross_mul_digits_dat, [64 x i64]* %inter_lhs_digits_dat, [64 x i64]* %inter_rhs_digits_dat)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
:6  %call_ret = call fastcc { i32, i32, i32 } @karastuba_mul_MUL_st([64 x i64]* %lhs_digits_data_V, [64 x i64]* %rhs_digits_data_V, [64 x i64]* %z0_digits_data_V, [64 x i64]* %z2_digits_data_V, [64 x i64]* %cross_mul_digits_dat, [64 x i64]* %inter_lhs_digits_dat, [64 x i64]* %inter_rhs_digits_dat)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="96">
<![CDATA[
:7  %z0_tmp_bits = extractvalue { i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="z0_tmp_bits"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="96">
<![CDATA[
:8  %z2_tmp_bits = extractvalue { i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="z2_tmp_bits"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="96">
<![CDATA[
:9  %cross_mul_tmp_bits = extractvalue { i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="cross_mul_tmp_bits"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="96" op_9_bw="96">
<![CDATA[
:10  call fastcc void @karastuba_mul_ADD_SU(i32 %z0_tmp_bits, [64 x i64]* %z0_digits_data_V, i32 %z2_tmp_bits, [64 x i64]* %z2_digits_data_V, i32 %cross_mul_tmp_bits, [64 x i64]* %cross_mul_digits_dat, [128 x i64]* %res_digits_data_V)

]]></Node>
<StgValue><ssdm name="call_ln391"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="16" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln382"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="96" op_9_bw="96">
<![CDATA[
:10  call fastcc void @karastuba_mul_ADD_SU(i32 %z0_tmp_bits, [64 x i64]* %z0_digits_data_V, i32 %z2_tmp_bits, [64 x i64]* %z2_digits_data_V, i32 %cross_mul_tmp_bits, [64 x i64]* %cross_mul_digits_dat, [128 x i64]* %res_digits_data_V)

]]></Node>
<StgValue><ssdm name="call_ln391"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0">
<![CDATA[
:11  ret void

]]></Node>
<StgValue><ssdm name="ret_ln394"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="23" name="lhs_digits_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="24" name="rhs_digits_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="25" name="res_digits_data_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="27" from="StgValue_26" to="z0_digits_data_V" fromId="26" toId="5">
</dataflow>
<dataflow id="28" from="StgValue_26" to="z2_digits_data_V" fromId="26" toId="6">
</dataflow>
<dataflow id="29" from="StgValue_26" to="cross_mul_digits_dat" fromId="26" toId="7">
</dataflow>
<dataflow id="30" from="StgValue_26" to="inter_lhs_digits_dat" fromId="26" toId="8">
</dataflow>
<dataflow id="31" from="StgValue_26" to="inter_rhs_digits_dat" fromId="26" toId="9">
</dataflow>
<dataflow id="33" from="karastuba_mul_MUL_st" to="call_ret" fromId="32" toId="10">
</dataflow>
<dataflow id="34" from="lhs_digits_data_V" to="call_ret" fromId="23" toId="10">
</dataflow>
<dataflow id="35" from="rhs_digits_data_V" to="call_ret" fromId="24" toId="10">
</dataflow>
<dataflow id="36" from="z0_digits_data_V" to="call_ret" fromId="5" toId="10">
</dataflow>
<dataflow id="37" from="z2_digits_data_V" to="call_ret" fromId="6" toId="10">
</dataflow>
<dataflow id="38" from="cross_mul_digits_dat" to="call_ret" fromId="7" toId="10">
</dataflow>
<dataflow id="39" from="inter_lhs_digits_dat" to="call_ret" fromId="8" toId="10">
</dataflow>
<dataflow id="40" from="inter_rhs_digits_dat" to="call_ret" fromId="9" toId="10">
</dataflow>
<dataflow id="41" from="karastuba_mul_MUL_st" to="call_ret" fromId="32" toId="11">
</dataflow>
<dataflow id="42" from="lhs_digits_data_V" to="call_ret" fromId="23" toId="11">
</dataflow>
<dataflow id="43" from="rhs_digits_data_V" to="call_ret" fromId="24" toId="11">
</dataflow>
<dataflow id="44" from="z0_digits_data_V" to="call_ret" fromId="5" toId="11">
</dataflow>
<dataflow id="45" from="z2_digits_data_V" to="call_ret" fromId="6" toId="11">
</dataflow>
<dataflow id="46" from="cross_mul_digits_dat" to="call_ret" fromId="7" toId="11">
</dataflow>
<dataflow id="47" from="inter_lhs_digits_dat" to="call_ret" fromId="8" toId="11">
</dataflow>
<dataflow id="48" from="inter_rhs_digits_dat" to="call_ret" fromId="9" toId="11">
</dataflow>
<dataflow id="49" from="call_ret" to="z0_tmp_bits" fromId="11" toId="12">
</dataflow>
<dataflow id="50" from="call_ret" to="z2_tmp_bits" fromId="11" toId="13">
</dataflow>
<dataflow id="51" from="call_ret" to="cross_mul_tmp_bits" fromId="11" toId="14">
</dataflow>
<dataflow id="53" from="karastuba_mul_ADD_SU" to="call_ln391" fromId="52" toId="15">
</dataflow>
<dataflow id="54" from="z0_tmp_bits" to="call_ln391" fromId="12" toId="15">
</dataflow>
<dataflow id="55" from="z0_digits_data_V" to="call_ln391" fromId="5" toId="15">
</dataflow>
<dataflow id="56" from="z2_tmp_bits" to="call_ln391" fromId="13" toId="15">
</dataflow>
<dataflow id="57" from="z2_digits_data_V" to="call_ln391" fromId="6" toId="15">
</dataflow>
<dataflow id="58" from="cross_mul_tmp_bits" to="call_ln391" fromId="14" toId="15">
</dataflow>
<dataflow id="59" from="cross_mul_digits_dat" to="call_ln391" fromId="7" toId="15">
</dataflow>
<dataflow id="60" from="res_digits_data_V" to="call_ln391" fromId="25" toId="15">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecDataflowPipeline" to="specdataflowpipeline_ln382" fromId="61" toId="16">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specdataflowpipeline_ln382" fromId="63" toId="16">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specdataflowpipeline_ln382" fromId="65" toId="16">
</dataflow>
<dataflow id="68" from="p_str1" to="specdataflowpipeline_ln382" fromId="67" toId="16">
</dataflow>
<dataflow id="69" from="karastuba_mul_ADD_SU" to="call_ln391" fromId="52" toId="17">
</dataflow>
<dataflow id="70" from="z0_tmp_bits" to="call_ln391" fromId="12" toId="17">
</dataflow>
<dataflow id="71" from="z0_digits_data_V" to="call_ln391" fromId="5" toId="17">
</dataflow>
<dataflow id="72" from="z2_tmp_bits" to="call_ln391" fromId="13" toId="17">
</dataflow>
<dataflow id="73" from="z2_digits_data_V" to="call_ln391" fromId="6" toId="17">
</dataflow>
<dataflow id="74" from="cross_mul_tmp_bits" to="call_ln391" fromId="14" toId="17">
</dataflow>
<dataflow id="75" from="cross_mul_digits_dat" to="call_ln391" fromId="7" toId="17">
</dataflow>
<dataflow id="76" from="res_digits_data_V" to="call_ln391" fromId="25" toId="17">
</dataflow>
</dataflows>


</stg>
