{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 17:48:32 2021 " "Info: Processing started: Fri Nov 12 17:48:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music -c music " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off music -c music" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(7) " "Warning (10268): Verilog HDL information at div.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "E:/FPGA/music/div.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "E:/FPGA/music/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ToneTaba.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ToneTaba.v" { { "Info" "ISGN_ENTITY_NAME" "1 ToneTaba " "Info: Found entity 1: ToneTaba" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "speaker.v(7) " "Warning (10268): Verilog HDL information at speaker.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "speaker.v" "" { Text "E:/FPGA/music/speaker.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "speaker.v(21) " "Warning (10268): Verilog HDL information at speaker.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "speaker.v" "" { Text "E:/FPGA/music/speaker.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "speaker.v(35) " "Warning (10268): Verilog HDL information at speaker.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "speaker.v" "" { Text "E:/FPGA/music/speaker.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speaker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file speaker.v" { { "Info" "ISGN_ENTITY_NAME" "1 speaker " "Info: Found entity 1: speaker" {  } { { "speaker.v" "" { Text "E:/FPGA/music/speaker.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_rom " "Info: Found entity 1: data_rom" {  } { { "data_rom.v" "" { Text "E:/FPGA/music/data_rom.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file romd.v" { { "Info" "ISGN_ENTITY_NAME" "1 romd " "Info: Found entity 1: romd" {  } { { "romd.v" "" { Text "E:/FPGA/music/romd.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file music.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Info: Found entity 1: music" {  } { { "music.bdf" "" { Schematic "E:/FPGA/music/music.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romd1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file romd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 romd1 " "Info: Found entity 1: romd1" {  } { { "romd1.v" "" { Text "E:/FPGA/music/romd1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "music " "Info: Elaborating entity \"music\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speaker speaker:inst3 " "Info: Elaborating entity \"speaker\" for hierarchy \"speaker:inst3\"" {  } { { "music.bdf" "inst3" { Schematic "E:/FPGA/music/music.bdf" { { 152 848 992 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speaker.v(17) " "Warning (10230): Verilog HDL assignment warning at speaker.v(17): truncated value with size 32 to match size of target (4)" {  } { { "speaker.v" "" { Text "E:/FPGA/music/speaker.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 speaker.v(30) " "Warning (10230): Verilog HDL assignment warning at speaker.v(30): truncated value with size 32 to match size of target (11)" {  } { { "speaker.v" "" { Text "E:/FPGA/music/speaker.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneTaba ToneTaba:inst9 " "Info: Elaborating entity \"ToneTaba\" for hierarchy \"ToneTaba:inst9\"" {  } { { "music.bdf" "inst9" { Schematic "E:/FPGA/music/music.bdf" { { 168 608 768 264 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode ToneTaba.v(5) " "Warning (10036): Verilog HDL or VHDL warning at ToneTaba.v(5): object \"decode\" assigned a value but never read" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HIGH ToneTaba.v(6) " "Warning (10036): Verilog HDL or VHDL warning at ToneTaba.v(6): object \"HIGH\" assigned a value but never read" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tone ToneTaba.v(9) " "Warning (10240): Verilog HDL Always Construct warning at ToneTaba.v(9): inferring latch(es) for variable \"Tone\", which holds its previous value in one or more paths through the always construct" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ToneTaba.v(41) " "Warning (10230): Verilog HDL assignment warning at ToneTaba.v(41): truncated value with size 32 to match size of target (5)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_code ToneTaba.v(42) " "Warning (10235): Verilog HDL Always Construct warning at ToneTaba.v(42): variable \"temp_code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_code ToneTaba.v(43) " "Warning (10235): Verilog HDL Always Construct warning at ToneTaba.v(43): variable \"temp_code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ToneTaba.v(47) " "Warning (10230): Verilog HDL assignment warning at ToneTaba.v(47): truncated value with size 32 to match size of target (5)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_code ToneTaba.v(48) " "Warning (10235): Verilog HDL Always Construct warning at ToneTaba.v(48): variable \"temp_code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_code ToneTaba.v(49) " "Warning (10235): Verilog HDL Always Construct warning at ToneTaba.v(49): variable \"temp_code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_code ToneTaba.v(54) " "Warning (10235): Verilog HDL Always Construct warning at ToneTaba.v(54): variable \"temp_code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_code ToneTaba.v(55) " "Warning (10235): Verilog HDL Always Construct warning at ToneTaba.v(55): variable \"temp_code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[0\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[0\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[1\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[1\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[2\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[2\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[3\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[3\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[4\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[4\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[5\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[5\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[6\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[6\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[7\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[7\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[8\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[8\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[9\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[9\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tone\[10\] ToneTaba.v(9) " "Info (10041): Inferred latch for \"Tone\[10\]\" at ToneTaba.v(9)" {  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_rom data_rom:inst4 " "Info: Elaborating entity \"data_rom\" for hierarchy \"data_rom:inst4\"" {  } { { "music.bdf" "inst4" { Schematic "E:/FPGA/music/music.bdf" { { 168 408 536 264 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 data_rom.v(12) " "Warning (10230): Verilog HDL assignment warning at data_rom.v(12): truncated value with size 32 to match size of target (10)" {  } { { "data_rom.v" "" { Text "E:/FPGA/music/data_rom.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 data_rom.v(18) " "Warning (10230): Verilog HDL assignment warning at data_rom.v(18): truncated value with size 32 to match size of target (10)" {  } { { "data_rom.v" "" { Text "E:/FPGA/music/data_rom.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 data_rom.v(24) " "Warning (10230): Verilog HDL assignment warning at data_rom.v(24): truncated value with size 32 to match size of target (10)" {  } { { "data_rom.v" "" { Text "E:/FPGA/music/data_rom.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 data_rom.v(30) " "Warning (10230): Verilog HDL assignment warning at data_rom.v(30): truncated value with size 32 to match size of target (10)" {  } { { "data_rom.v" "" { Text "E:/FPGA/music/data_rom.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romd1 data_rom:inst4\|romd1:u1 " "Info: Elaborating entity \"romd1\" for hierarchy \"data_rom:inst4\|romd1:u1\"" {  } { { "data_rom.v" "u1" { Text "E:/FPGA/music/data_rom.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\"" {  } { { "romd1.v" "altsyncram_component" { Text "E:/FPGA/music/romd1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\"" {  } { { "romd1.v" "" { Text "E:/FPGA/music/romd1.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AllMusic.mif " "Info: Parameter \"init_file\" = \"AllMusic.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Info: Parameter \"width_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "romd1.v" "" { Text "E:/FPGA/music/romd1.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6a1 " "Info: Found entity 1: altsyncram_m6a1" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6a1 data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated " "Info: Elaborating entity \"altsyncram_m6a1\" for hierarchy \"data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:inst " "Info: Elaborating entity \"div\" for hierarchy \"div:inst\"" {  } { { "music.bdf" "inst" { Schematic "E:/FPGA/music/music.bdf" { { 184 224 320 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[0\] " "Warning: Latch ToneTaba:inst9\|Tone\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[1\] " "Warning: Latch ToneTaba:inst9\|Tone\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[2\] " "Warning: Latch ToneTaba:inst9\|Tone\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[3\] " "Warning: Latch ToneTaba:inst9\|Tone\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[4\] " "Warning: Latch ToneTaba:inst9\|Tone\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[5\] " "Warning: Latch ToneTaba:inst9\|Tone\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[6\] " "Warning: Latch ToneTaba:inst9\|Tone\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[7\] " "Warning: Latch ToneTaba:inst9\|Tone\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[8\] " "Warning: Latch ToneTaba:inst9\|Tone\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[9\] " "Warning: Latch ToneTaba:inst9\|Tone\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ToneTaba:inst9\|Tone\[10\] " "Warning: Latch ToneTaba:inst9\|Tone\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal data_rom:inst4\|romd1:u1\|altsyncram:altsyncram_component\|altsyncram_m6a1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_m6a1.tdf" "" { Text "E:/FPGA/music/db/altsyncram_m6a1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ToneTaba.v" "" { Text "E:/FPGA/music/ToneTaba.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/music/music.map.smsg " "Info: Generated suppressed messages file E:/FPGA/music/music.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Info: Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Info: Implemented 147 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Info: Implemented 5 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 17:48:43 2021 " "Info: Processing ended: Fri Nov 12 17:48:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
