#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jan 30 10:00:55 2026
# Process ID: 3166967
# Current directory: /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On        :en4234856l
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.3 LTS
# Processor Detail  :AMD EPYC 9115 16-Core Processor
# CPU Frequency     :4114.330 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134425 MB
# Swap memory       :8589 MB
# Total Virtual     :143015 MB
# Available Virtual :119036 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/AMD/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xcvu9p-flga2104-2-i -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3167044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2974.969 ; gain = 405.715 ; free physical = 21092 ; free virtual = 111521
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'tensor_slice_test' [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7cf3/hdl/verilog/tensor_slice_test.v:9]
INFO: [Synth 8-6157] synthesizing module 'tensor_slice_wrapper' [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7cf3/hdl/verilog/tensor_slice_wrapper.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7cf3/hdl/verilog/tensor_slice_wrapper.v:59]
INFO: [Synth 8-6155] done synthesizing module 'tensor_slice_wrapper' (0#1) [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7cf3/hdl/verilog/tensor_slice_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tensor_slice_test' (0#1) [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7cf3/hdl/verilog/tensor_slice_test.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3056.938 ; gain = 487.684 ; free physical = 20986 ; free virtual = 111419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3074.750 ; gain = 505.496 ; free physical = 20982 ; free virtual = 111415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3074.750 ; gain = 505.496 ; free physical = 20982 ; free virtual = 111415
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3074.750 ; gain = 0.000 ; free physical = 20982 ; free virtual = 111415
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/tensor_slice_test_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/tensor_slice_test_ooc.xdc] for cell 'inst'
Parsing XDC File [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.344 ; gain = 0.000 ; free physical = 20950 ; free virtual = 111397
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3229.344 ; gain = 0.000 ; free physical = 20951 ; free virtual = 111398
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.344 ; gain = 660.090 ; free physical = 20963 ; free virtual = 111411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3237.348 ; gain = 668.094 ; free physical = 20963 ; free virtual = 111411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3237.348 ; gain = 668.094 ; free physical = 20963 ; free virtual = 111411
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tensor_slice_wrapper'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              010 |                               00
                    BUSY |                              100 |                               01
                    DONE |                              001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'tensor_slice_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3237.348 ; gain = 668.094 ; free physical = 20963 ; free virtual = 111412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP grp_tensor_slice_wrapper_fu_44/c_data_out0, operation Mode is: A*B.
DSP Report: operator grp_tensor_slice_wrapper_fu_44/c_data_out0 is absorbed into DSP grp_tensor_slice_wrapper_fu_44/c_data_out0.
DSP Report: Generating DSP grp_tensor_slice_wrapper_fu_44/c_data_out0, operation Mode is: A*B.
DSP Report: operator grp_tensor_slice_wrapper_fu_44/c_data_out0 is absorbed into DSP grp_tensor_slice_wrapper_fu_44/c_data_out0.
DSP Report: Generating DSP grp_tensor_slice_wrapper_fu_44/c_data_out0, operation Mode is: A*B.
DSP Report: operator grp_tensor_slice_wrapper_fu_44/c_data_out0 is absorbed into DSP grp_tensor_slice_wrapper_fu_44/c_data_out0.
DSP Report: Generating DSP grp_tensor_slice_wrapper_fu_44/c_data_out0, operation Mode is: A*B.
DSP Report: operator grp_tensor_slice_wrapper_fu_44/c_data_out0 is absorbed into DSP grp_tensor_slice_wrapper_fu_44/c_data_out0.
DSP Report: Generating DSP grp_tensor_slice_wrapper_fu_44/c_data_out0, operation Mode is: A*B.
DSP Report: operator grp_tensor_slice_wrapper_fu_44/c_data_out0 is absorbed into DSP grp_tensor_slice_wrapper_fu_44/c_data_out0.
DSP Report: Generating DSP grp_tensor_slice_wrapper_fu_44/c_data_out0, operation Mode is: A*B.
DSP Report: operator grp_tensor_slice_wrapper_fu_44/c_data_out0 is absorbed into DSP grp_tensor_slice_wrapper_fu_44/c_data_out0.
DSP Report: Generating DSP grp_tensor_slice_wrapper_fu_44/c_data_out0, operation Mode is: A*B.
DSP Report: operator grp_tensor_slice_wrapper_fu_44/c_data_out0 is absorbed into DSP grp_tensor_slice_wrapper_fu_44/c_data_out0.
DSP Report: Generating DSP grp_tensor_slice_wrapper_fu_44/c_data_out0, operation Mode is: A*B.
DSP Report: operator grp_tensor_slice_wrapper_fu_44/c_data_out0 is absorbed into DSP grp_tensor_slice_wrapper_fu_44/c_data_out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3237.348 ; gain = 668.094 ; free physical = 20962 ; free virtual = 111410
---------------------------------------------------------------------------------
 Sort Area is  grp_tensor_slice_wrapper_fu_44/c_data_out0_0 : 0 0 : 454 454 : Used 1 time 0
 Sort Area is  grp_tensor_slice_wrapper_fu_44/c_data_out0_2 : 0 0 : 454 454 : Used 1 time 0
 Sort Area is  grp_tensor_slice_wrapper_fu_44/c_data_out0_3 : 0 0 : 454 454 : Used 1 time 0
 Sort Area is  grp_tensor_slice_wrapper_fu_44/c_data_out0_4 : 0 0 : 454 454 : Used 1 time 0
 Sort Area is  grp_tensor_slice_wrapper_fu_44/c_data_out0_5 : 0 0 : 454 454 : Used 1 time 0
 Sort Area is  grp_tensor_slice_wrapper_fu_44/c_data_out0_6 : 0 0 : 454 454 : Used 1 time 0
 Sort Area is  grp_tensor_slice_wrapper_fu_44/c_data_out0_7 : 0 0 : 454 454 : Used 1 time 0
 Sort Area is  grp_tensor_slice_wrapper_fu_44/c_data_out0_8 : 0 0 : 454 454 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tensor_slice_wrapper | A*B         | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tensor_slice_wrapper | A*B         | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tensor_slice_wrapper | A*B         | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tensor_slice_wrapper | A*B         | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tensor_slice_wrapper | A*B         | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tensor_slice_wrapper | A*B         | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tensor_slice_wrapper | A*B         | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tensor_slice_wrapper | A*B         | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3466.051 ; gain = 896.797 ; free physical = 20722 ; free virtual = 111244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3474.059 ; gain = 904.805 ; free physical = 20706 ; free virtual = 111228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3474.059 ; gain = 904.805 ; free physical = 20706 ; free virtual = 111228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3477.027 ; gain = 907.773 ; free physical = 20709 ; free virtual = 111231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3477.027 ; gain = 907.773 ; free physical = 20709 ; free virtual = 111231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3477.027 ; gain = 907.773 ; free physical = 20709 ; free virtual = 111231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3477.027 ; gain = 907.773 ; free physical = 20709 ; free virtual = 111231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3477.027 ; gain = 907.773 ; free physical = 20709 ; free virtual = 111231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3477.027 ; gain = 907.773 ; free physical = 20709 ; free virtual = 111231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tensor_slice_wrapper | (A*B)'      | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|tensor_slice_wrapper | (A*B)'      | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|tensor_slice_wrapper | (A*B)'      | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|tensor_slice_wrapper | (A*B)'      | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|tensor_slice_wrapper | (A*B)'      | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|tensor_slice_wrapper | (A*B)'      | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|tensor_slice_wrapper | (A*B)'      | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|tensor_slice_wrapper | (A*B)'      | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     8|
|2     |DSP_A_B_DATA    |     8|
|3     |DSP_C_DATA      |     8|
|4     |DSP_MULTIPLIER  |     8|
|5     |DSP_M_DATA      |     8|
|6     |DSP_OUTPUT      |     8|
|7     |DSP_PREADD      |     8|
|8     |DSP_PREADD_DATA |     8|
|9     |LUT2            |     3|
|10    |LUT3            |     2|
|11    |LUT4            |     1|
|12    |LUT5            |     2|
|13    |LUT6            |     2|
|14    |FDRE            |   134|
|15    |FDSE            |     2|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3477.027 ; gain = 907.773 ; free physical = 20709 ; free virtual = 111231
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3477.027 ; gain = 753.180 ; free physical = 20701 ; free virtual = 111223
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3477.027 ; gain = 907.773 ; free physical = 20701 ; free virtual = 111223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.027 ; gain = 0.000 ; free physical = 20997 ; free virtual = 111519
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3493.477 ; gain = 0.000 ; free physical = 21003 ; free virtual = 111525
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances

Synth Design complete | Checksum: d3aa18f4
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3493.477 ; gain = 1981.344 ; free physical = 21003 ; free virtual = 111525
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2745.444; main = 2650.331; forked = 393.854
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4305.816; main = 3493.480; forked = 1028.887
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3517.488 ; gain = 0.000 ; free physical = 21004 ; free virtual = 111526
INFO: [Common 17-1381] The checkpoint '/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 40e89bf02500e3da
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3517.488 ; gain = 0.000 ; free physical = 21000 ; free virtual = 111522
INFO: [Common 17-1381] The checkpoint '/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 30 10:01:22 2026...
