
CAN_BOX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f30  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000830  080080c0  080080c0  000090c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088f0  080088f0  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080088f0  080088f0  000098f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088f8  080088f8  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088f8  080088f8  000098f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088fc  080088fc  000098fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008900  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a06c  2**0
                  CONTENTS
 10 .bss          00004c64  2000006c  2000006c  0000a06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004cd0  20004cd0  0000a06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b61a  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c56  00000000  00000000  000256b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001820  00000000  00000000  00029310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012ba  00000000  00000000  0002ab30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f7a  00000000  00000000  0002bdea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a4ac  00000000  00000000  00050d64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da5d0  00000000  00000000  0006b210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001457e0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006da8  00000000  00000000  00145824  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  0014c5cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080080a8 	.word	0x080080a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	080080a8 	.word	0x080080a8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <CAN_App_Init>:
  * @brief  CAN应用初始化
  * @param  None
  * @retval CAN_APP_OK: 成功, CAN_APP_ERROR: 失败
  */
uint8_t CAN_App_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
    // 初始化MCP2515 (500Kbps波特率)
    if (MCP2515_Init(MCP2515_BAUD_500K) != MCP2515_OK) {
 80005a0:	2002      	movs	r0, #2
 80005a2:	f000 fe75 	bl	8001290 <MCP2515_Init>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d004      	beq.n	80005b6 <CAN_App_Init+0x1a>
        printf("MCP2515初始化失败!\r\n");
 80005ac:	480e      	ldr	r0, [pc, #56]	@ (80005e8 <CAN_App_Init+0x4c>)
 80005ae:	f006 fe9d 	bl	80072ec <puts>
        return CAN_APP_ERROR;
 80005b2:	2301      	movs	r3, #1
 80005b4:	e015      	b.n	80005e2 <CAN_App_Init+0x46>
    }
    
    printf("MCP2515初始化成功!\r\n");
 80005b6:	480d      	ldr	r0, [pc, #52]	@ (80005ec <CAN_App_Init+0x50>)
 80005b8:	f006 fe98 	bl	80072ec <puts>
    
    // 配置接收过滤器 (接收所有消息)
    MCP2515_SetMask(0, 0x00000000, 0);  // 掩码0: 接收所有标准帧
 80005bc:	2200      	movs	r2, #0
 80005be:	2100      	movs	r1, #0
 80005c0:	2000      	movs	r0, #0
 80005c2:	f000 fea7 	bl	8001314 <MCP2515_SetMask>
    MCP2515_SetMask(1, 0x00000000, 0);  // 掩码1: 接收所有标准帧
 80005c6:	2200      	movs	r2, #0
 80005c8:	2100      	movs	r1, #0
 80005ca:	2001      	movs	r0, #1
 80005cc:	f000 fea2 	bl	8001314 <MCP2515_SetMask>
    
    // 打印初始状态
    MCP2515_PrintStatus();
 80005d0:	f001 f83c 	bl	800164c <MCP2515_PrintStatus>
    
    can_app_initialized = 1;
 80005d4:	4b06      	ldr	r3, [pc, #24]	@ (80005f0 <CAN_App_Init+0x54>)
 80005d6:	2201      	movs	r2, #1
 80005d8:	701a      	strb	r2, [r3, #0]
    
    printf("CAN应用初始化完成!\r\n");
 80005da:	4806      	ldr	r0, [pc, #24]	@ (80005f4 <CAN_App_Init+0x58>)
 80005dc:	f006 fe86 	bl	80072ec <puts>
    return CAN_APP_OK;
 80005e0:	2300      	movs	r3, #0
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	080080c0 	.word	0x080080c0
 80005ec:	080080dc 	.word	0x080080dc
 80005f0:	20000094 	.word	0x20000094
 80005f4:	080080f8 	.word	0x080080f8

080005f8 <CAN_App_GetStats>:
  * @brief  获取CAN应用统计信息
  * @param  stats: 统计信息结构体指针
  * @retval None
  */
void CAN_App_GetStats(CAN_App_Stats_t *stats)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
    if (stats != NULL) {
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d00f      	beq.n	8000626 <CAN_App_GetStats+0x2e>
        stats->tx_count = can_tx_counter;
 8000606:	4b0b      	ldr	r3, [pc, #44]	@ (8000634 <CAN_App_GetStats+0x3c>)
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	601a      	str	r2, [r3, #0]
        stats->rx_count = can_rx_counter;
 800060e:	4b0a      	ldr	r3, [pc, #40]	@ (8000638 <CAN_App_GetStats+0x40>)
 8000610:	681a      	ldr	r2, [r3, #0]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	605a      	str	r2, [r3, #4]
        stats->error_count = can_error_counter;
 8000616:	4b09      	ldr	r3, [pc, #36]	@ (800063c <CAN_App_GetStats+0x44>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	609a      	str	r2, [r3, #8]
        stats->initialized = can_app_initialized;
 800061e:	4b08      	ldr	r3, [pc, #32]	@ (8000640 <CAN_App_GetStats+0x48>)
 8000620:	781a      	ldrb	r2, [r3, #0]
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	751a      	strb	r2, [r3, #20]
    }
}
 8000626:	bf00      	nop
 8000628:	370c      	adds	r7, #12
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	20000088 	.word	0x20000088
 8000638:	2000008c 	.word	0x2000008c
 800063c:	20000090 	.word	0x20000090
 8000640:	20000094 	.word	0x20000094

08000644 <CAN_SendTask_Main>:
  * @param  argument: 任务参数
  * @retval None
  * @note   此函数在StartCANSendTask中调用
  */
void CAN_SendTask_Main(void *argument)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08c      	sub	sp, #48	@ 0x30
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
    uint32_t last_heartbeat = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t last_data_send = 0;
 8000650:	2300      	movs	r3, #0
 8000652:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t current_time;
    
    printf("CAN发送任务启动\r\n");
 8000654:	4826      	ldr	r0, [pc, #152]	@ (80006f0 <CAN_SendTask_Main+0xac>)
 8000656:	f006 fe49 	bl	80072ec <puts>
    
    // 等待CAN应用初始化完成
    while (!can_app_initialized) {
 800065a:	e002      	b.n	8000662 <CAN_SendTask_Main+0x1e>
        osDelay(100);
 800065c:	2064      	movs	r0, #100	@ 0x64
 800065e:	f003 febd 	bl	80043dc <osDelay>
    while (!can_app_initialized) {
 8000662:	4b24      	ldr	r3, [pc, #144]	@ (80006f4 <CAN_SendTask_Main+0xb0>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d0f8      	beq.n	800065c <CAN_SendTask_Main+0x18>
    }
    
    for (;;) {
        current_time = HAL_GetTick();
 800066a:	f001 fc2b 	bl	8001ec4 <HAL_GetTick>
 800066e:	6278      	str	r0, [r7, #36]	@ 0x24
        
        // 每1秒发送一次心跳消息
        if ((current_time - last_heartbeat) >= 1000) {
 8000670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000674:	1ad3      	subs	r3, r2, r3
 8000676:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800067a:	d303      	bcc.n	8000684 <CAN_SendTask_Main+0x40>
            CAN_SendHeartbeat();
 800067c:	f000 f846 	bl	800070c <CAN_SendHeartbeat>
            last_heartbeat = current_time;
 8000680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000682:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        
        // 每2秒发送一次测试数据
        if ((current_time - last_data_send) >= 2000) {
 8000684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000688:	1ad3      	subs	r3, r2, r3
 800068a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800068e:	d303      	bcc.n	8000698 <CAN_SendTask_Main+0x54>
            CAN_SendTestData();
 8000690:	f000 f892 	bl	80007b8 <CAN_SendTestData>
            last_data_send = current_time;
 8000694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000696:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
        
        // 检查是否有来自队列的发送请求
        CAN_QueueMessage_t queue_msg;
        if (osMessageQueueGet(myQueue01Handle, &queue_msg, NULL, 10) == osOK) {
 8000698:	4b17      	ldr	r3, [pc, #92]	@ (80006f8 <CAN_SendTask_Main+0xb4>)
 800069a:	6818      	ldr	r0, [r3, #0]
 800069c:	f107 010c 	add.w	r1, r7, #12
 80006a0:	230a      	movs	r3, #10
 80006a2:	2200      	movs	r2, #0
 80006a4:	f003 ff28 	bl	80044f8 <osMessageQueueGet>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d11c      	bne.n	80006e8 <CAN_SendTask_Main+0xa4>
            // 处理队列中的发送请求
            if (MCP2515_SendMessage(&queue_msg.message) == MCP2515_OK) {
 80006ae:	f107 030c 	add.w	r3, r7, #12
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 feb2 	bl	800141c <MCP2515_SendMessage>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d10a      	bne.n	80006d4 <CAN_SendTask_Main+0x90>
                can_tx_counter++;
 80006be:	4b0f      	ldr	r3, [pc, #60]	@ (80006fc <CAN_SendTask_Main+0xb8>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	3301      	adds	r3, #1
 80006c4:	4a0d      	ldr	r2, [pc, #52]	@ (80006fc <CAN_SendTask_Main+0xb8>)
 80006c6:	6013      	str	r3, [r2, #0]
                printf("队列消息发送成功, ID: 0x%03X\r\n", (unsigned int)queue_msg.message.id);
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	4619      	mov	r1, r3
 80006cc:	480c      	ldr	r0, [pc, #48]	@ (8000700 <CAN_SendTask_Main+0xbc>)
 80006ce:	f006 fda5 	bl	800721c <iprintf>
 80006d2:	e009      	b.n	80006e8 <CAN_SendTask_Main+0xa4>
            } else {
                can_error_counter++;
 80006d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000704 <CAN_SendTask_Main+0xc0>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	3301      	adds	r3, #1
 80006da:	4a0a      	ldr	r2, [pc, #40]	@ (8000704 <CAN_SendTask_Main+0xc0>)
 80006dc:	6013      	str	r3, [r2, #0]
                printf("队列消息发送失败, ID: 0x%03X\r\n", (unsigned int)queue_msg.message.id);
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	4619      	mov	r1, r3
 80006e2:	4809      	ldr	r0, [pc, #36]	@ (8000708 <CAN_SendTask_Main+0xc4>)
 80006e4:	f006 fd9a 	bl	800721c <iprintf>
            }
        }
        
        osDelay(50);  // 50ms周期
 80006e8:	2032      	movs	r0, #50	@ 0x32
 80006ea:	f003 fe77 	bl	80043dc <osDelay>
    for (;;) {
 80006ee:	e7bc      	b.n	800066a <CAN_SendTask_Main+0x26>
 80006f0:	08008114 	.word	0x08008114
 80006f4:	20000094 	.word	0x20000094
 80006f8:	20000144 	.word	0x20000144
 80006fc:	20000088 	.word	0x20000088
 8000700:	0800812c 	.word	0x0800812c
 8000704:	20000090 	.word	0x20000090
 8000708:	08008154 	.word	0x08008154

0800070c <CAN_SendHeartbeat>:
  * @brief  发送心跳消息
  * @param  None
  * @retval None
  */
static void CAN_SendHeartbeat(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af00      	add	r7, sp, #0
    MCP2515_CANMessage_t heartbeat;
    
    // 构造心跳消息
    heartbeat.id = CAN_HEARTBEAT_ID;
 8000712:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000716:	603b      	str	r3, [r7, #0]
    heartbeat.ide = 0;  // 标准帧
 8000718:	2300      	movs	r3, #0
 800071a:	713b      	strb	r3, [r7, #4]
    heartbeat.rtr = 0;  // 数据帧
 800071c:	2300      	movs	r3, #0
 800071e:	717b      	strb	r3, [r7, #5]
    heartbeat.dlc = 8;  // 8字节数据
 8000720:	2308      	movs	r3, #8
 8000722:	71bb      	strb	r3, [r7, #6]
    
    // 填充心跳数据
    heartbeat.data[0] = 0xAA;  // 心跳标识
 8000724:	23aa      	movs	r3, #170	@ 0xaa
 8000726:	71fb      	strb	r3, [r7, #7]
    heartbeat.data[1] = 0x55;
 8000728:	2355      	movs	r3, #85	@ 0x55
 800072a:	723b      	strb	r3, [r7, #8]
    heartbeat.data[2] = (uint8_t)(can_tx_counter >> 24);
 800072c:	4b1e      	ldr	r3, [pc, #120]	@ (80007a8 <CAN_SendHeartbeat+0x9c>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	0e1b      	lsrs	r3, r3, #24
 8000732:	b2db      	uxtb	r3, r3
 8000734:	727b      	strb	r3, [r7, #9]
    heartbeat.data[3] = (uint8_t)(can_tx_counter >> 16);
 8000736:	4b1c      	ldr	r3, [pc, #112]	@ (80007a8 <CAN_SendHeartbeat+0x9c>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	0c1b      	lsrs	r3, r3, #16
 800073c:	b2db      	uxtb	r3, r3
 800073e:	72bb      	strb	r3, [r7, #10]
    heartbeat.data[4] = (uint8_t)(can_tx_counter >> 8);
 8000740:	4b19      	ldr	r3, [pc, #100]	@ (80007a8 <CAN_SendHeartbeat+0x9c>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	0a1b      	lsrs	r3, r3, #8
 8000746:	b2db      	uxtb	r3, r3
 8000748:	72fb      	strb	r3, [r7, #11]
    heartbeat.data[5] = (uint8_t)can_tx_counter;
 800074a:	4b17      	ldr	r3, [pc, #92]	@ (80007a8 <CAN_SendHeartbeat+0x9c>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	733b      	strb	r3, [r7, #12]
    heartbeat.data[6] = (uint8_t)(HAL_GetTick() >> 8);
 8000752:	f001 fbb7 	bl	8001ec4 <HAL_GetTick>
 8000756:	4603      	mov	r3, r0
 8000758:	0a1b      	lsrs	r3, r3, #8
 800075a:	b2db      	uxtb	r3, r3
 800075c:	737b      	strb	r3, [r7, #13]
    heartbeat.data[7] = (uint8_t)HAL_GetTick();
 800075e:	f001 fbb1 	bl	8001ec4 <HAL_GetTick>
 8000762:	4603      	mov	r3, r0
 8000764:	b2db      	uxtb	r3, r3
 8000766:	73bb      	strb	r3, [r7, #14]
    
    // 发送心跳消息
    if (MCP2515_SendMessage(&heartbeat) == MCP2515_OK) {
 8000768:	463b      	mov	r3, r7
 800076a:	4618      	mov	r0, r3
 800076c:	f000 fe56 	bl	800141c <MCP2515_SendMessage>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d10b      	bne.n	800078e <CAN_SendHeartbeat+0x82>
        can_tx_counter++;
 8000776:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <CAN_SendHeartbeat+0x9c>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	3301      	adds	r3, #1
 800077c:	4a0a      	ldr	r2, [pc, #40]	@ (80007a8 <CAN_SendHeartbeat+0x9c>)
 800077e:	6013      	str	r3, [r2, #0]
        printf("心跳消息发送成功 [%lu]\r\n", can_tx_counter);
 8000780:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <CAN_SendHeartbeat+0x9c>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4619      	mov	r1, r3
 8000786:	4809      	ldr	r0, [pc, #36]	@ (80007ac <CAN_SendHeartbeat+0xa0>)
 8000788:	f006 fd48 	bl	800721c <iprintf>
    } else {
        can_error_counter++;
        printf("心跳消息发送失败\r\n");
    }
}
 800078c:	e007      	b.n	800079e <CAN_SendHeartbeat+0x92>
        can_error_counter++;
 800078e:	4b08      	ldr	r3, [pc, #32]	@ (80007b0 <CAN_SendHeartbeat+0xa4>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	3301      	adds	r3, #1
 8000794:	4a06      	ldr	r2, [pc, #24]	@ (80007b0 <CAN_SendHeartbeat+0xa4>)
 8000796:	6013      	str	r3, [r2, #0]
        printf("心跳消息发送失败\r\n");
 8000798:	4806      	ldr	r0, [pc, #24]	@ (80007b4 <CAN_SendHeartbeat+0xa8>)
 800079a:	f006 fda7 	bl	80072ec <puts>
}
 800079e:	bf00      	nop
 80007a0:	3710      	adds	r7, #16
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000088 	.word	0x20000088
 80007ac:	0800817c 	.word	0x0800817c
 80007b0:	20000090 	.word	0x20000090
 80007b4:	080081a0 	.word	0x080081a0

080007b8 <CAN_SendTestData>:
  * @brief  发送测试数据
  * @param  None
  * @retval None
  */
static void CAN_SendTestData(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
    MCP2515_CANMessage_t test_data;
    static uint16_t data_counter = 0;
    
    // 构造测试数据消息
    test_data.id = CAN_DATA_ID;
 80007be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007c2:	603b      	str	r3, [r7, #0]
    test_data.ide = 0;  // 标准帧
 80007c4:	2300      	movs	r3, #0
 80007c6:	713b      	strb	r3, [r7, #4]
    test_data.rtr = 0;  // 数据帧
 80007c8:	2300      	movs	r3, #0
 80007ca:	717b      	strb	r3, [r7, #5]
    test_data.dlc = 6;  // 6字节数据
 80007cc:	2306      	movs	r3, #6
 80007ce:	71bb      	strb	r3, [r7, #6]
    
    // 填充测试数据
    test_data.data[0] = 0x12;  // 数据标识
 80007d0:	2312      	movs	r3, #18
 80007d2:	71fb      	strb	r3, [r7, #7]
    test_data.data[1] = 0x34;
 80007d4:	2334      	movs	r3, #52	@ 0x34
 80007d6:	723b      	strb	r3, [r7, #8]
    test_data.data[2] = (uint8_t)(data_counter >> 8);
 80007d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <CAN_SendTestData+0x98>)
 80007da:	881b      	ldrh	r3, [r3, #0]
 80007dc:	0a1b      	lsrs	r3, r3, #8
 80007de:	b29b      	uxth	r3, r3
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	727b      	strb	r3, [r7, #9]
    test_data.data[3] = (uint8_t)data_counter;
 80007e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000850 <CAN_SendTestData+0x98>)
 80007e6:	881b      	ldrh	r3, [r3, #0]
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	72bb      	strb	r3, [r7, #10]
    test_data.data[4] = (uint8_t)(HAL_GetTick() >> 16);
 80007ec:	f001 fb6a 	bl	8001ec4 <HAL_GetTick>
 80007f0:	4603      	mov	r3, r0
 80007f2:	0c1b      	lsrs	r3, r3, #16
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	72fb      	strb	r3, [r7, #11]
    test_data.data[5] = (uint8_t)(HAL_GetTick() >> 8);
 80007f8:	f001 fb64 	bl	8001ec4 <HAL_GetTick>
 80007fc:	4603      	mov	r3, r0
 80007fe:	0a1b      	lsrs	r3, r3, #8
 8000800:	b2db      	uxtb	r3, r3
 8000802:	733b      	strb	r3, [r7, #12]
    
    // 发送测试数据
    if (MCP2515_SendMessage(&test_data) == MCP2515_OK) {
 8000804:	463b      	mov	r3, r7
 8000806:	4618      	mov	r0, r3
 8000808:	f000 fe08 	bl	800141c <MCP2515_SendMessage>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d111      	bne.n	8000836 <CAN_SendTestData+0x7e>
        can_tx_counter++;
 8000812:	4b10      	ldr	r3, [pc, #64]	@ (8000854 <CAN_SendTestData+0x9c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	3301      	adds	r3, #1
 8000818:	4a0e      	ldr	r2, [pc, #56]	@ (8000854 <CAN_SendTestData+0x9c>)
 800081a:	6013      	str	r3, [r2, #0]
        data_counter++;
 800081c:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <CAN_SendTestData+0x98>)
 800081e:	881b      	ldrh	r3, [r3, #0]
 8000820:	3301      	adds	r3, #1
 8000822:	b29a      	uxth	r2, r3
 8000824:	4b0a      	ldr	r3, [pc, #40]	@ (8000850 <CAN_SendTestData+0x98>)
 8000826:	801a      	strh	r2, [r3, #0]
        printf("测试数据发送成功, 计数: %d\r\n", data_counter);
 8000828:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <CAN_SendTestData+0x98>)
 800082a:	881b      	ldrh	r3, [r3, #0]
 800082c:	4619      	mov	r1, r3
 800082e:	480a      	ldr	r0, [pc, #40]	@ (8000858 <CAN_SendTestData+0xa0>)
 8000830:	f006 fcf4 	bl	800721c <iprintf>
    } else {
        can_error_counter++;
        printf("测试数据发送失败\r\n");
    }
}
 8000834:	e007      	b.n	8000846 <CAN_SendTestData+0x8e>
        can_error_counter++;
 8000836:	4b09      	ldr	r3, [pc, #36]	@ (800085c <CAN_SendTestData+0xa4>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	3301      	adds	r3, #1
 800083c:	4a07      	ldr	r2, [pc, #28]	@ (800085c <CAN_SendTestData+0xa4>)
 800083e:	6013      	str	r3, [r2, #0]
        printf("测试数据发送失败\r\n");
 8000840:	4807      	ldr	r0, [pc, #28]	@ (8000860 <CAN_SendTestData+0xa8>)
 8000842:	f006 fd53 	bl	80072ec <puts>
}
 8000846:	bf00      	nop
 8000848:	3710      	adds	r7, #16
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000096 	.word	0x20000096
 8000854:	20000088 	.word	0x20000088
 8000858:	080081bc 	.word	0x080081bc
 800085c:	20000090 	.word	0x20000090
 8000860:	080081e4 	.word	0x080081e4

08000864 <CAN_ReceiveTask_Main>:
  * @param  argument: 任务参数
  * @retval None
  * @note   此函数在StartCANReceiveTask中调用
  */
void CAN_ReceiveTask_Main(void *argument)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
    MCP2515_CANMessage_t received_message;
    
    printf("CAN接收任务启动\r\n");
 800086c:	481a      	ldr	r0, [pc, #104]	@ (80008d8 <CAN_ReceiveTask_Main+0x74>)
 800086e:	f006 fd3d 	bl	80072ec <puts>
    
    // 等待CAN应用初始化完成
    while (!can_app_initialized) {
 8000872:	e002      	b.n	800087a <CAN_ReceiveTask_Main+0x16>
        osDelay(100);
 8000874:	2064      	movs	r0, #100	@ 0x64
 8000876:	f003 fdb1 	bl	80043dc <osDelay>
    while (!can_app_initialized) {
 800087a:	4b18      	ldr	r3, [pc, #96]	@ (80008dc <CAN_ReceiveTask_Main+0x78>)
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d0f8      	beq.n	8000874 <CAN_ReceiveTask_Main+0x10>
    }
    
    for (;;) {
        // 检查是否有消息接收
        if (MCP2515_CheckReceive()) {
 8000882:	f000 fe55 	bl	8001530 <MCP2515_CheckReceive>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d020      	beq.n	80008ce <CAN_ReceiveTask_Main+0x6a>
            // 接收消息
            if (MCP2515_ReceiveMessage(&received_message) == MCP2515_OK) {
 800088c:	f107 0308 	add.w	r3, r7, #8
 8000890:	4618      	mov	r0, r3
 8000892:	f000 fe19 	bl	80014c8 <MCP2515_ReceiveMessage>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d110      	bne.n	80008be <CAN_ReceiveTask_Main+0x5a>
                can_rx_counter++;
 800089c:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <CAN_ReceiveTask_Main+0x7c>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	3301      	adds	r3, #1
 80008a2:	4a0f      	ldr	r2, [pc, #60]	@ (80008e0 <CAN_ReceiveTask_Main+0x7c>)
 80008a4:	6013      	str	r3, [r2, #0]
                
                // 打印接收到的消息
                CAN_PrintMessage("接收", &received_message);
 80008a6:	f107 0308 	add.w	r3, r7, #8
 80008aa:	4619      	mov	r1, r3
 80008ac:	480d      	ldr	r0, [pc, #52]	@ (80008e4 <CAN_ReceiveTask_Main+0x80>)
 80008ae:	f000 f91f 	bl	8000af0 <CAN_PrintMessage>
                
                // 处理接收到的消息
                CAN_ProcessReceivedMessage(&received_message);
 80008b2:	f107 0308 	add.w	r3, r7, #8
 80008b6:	4618      	mov	r0, r3
 80008b8:	f000 f81a 	bl	80008f0 <CAN_ProcessReceivedMessage>
 80008bc:	e007      	b.n	80008ce <CAN_ReceiveTask_Main+0x6a>
            } else {
                can_error_counter++;
 80008be:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <CAN_ReceiveTask_Main+0x84>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	3301      	adds	r3, #1
 80008c4:	4a08      	ldr	r2, [pc, #32]	@ (80008e8 <CAN_ReceiveTask_Main+0x84>)
 80008c6:	6013      	str	r3, [r2, #0]
                printf("消息接收失败\r\n");
 80008c8:	4808      	ldr	r0, [pc, #32]	@ (80008ec <CAN_ReceiveTask_Main+0x88>)
 80008ca:	f006 fd0f 	bl	80072ec <puts>
            }
        }
        
        osDelay(10);  // 10ms周期检查
 80008ce:	200a      	movs	r0, #10
 80008d0:	f003 fd84 	bl	80043dc <osDelay>
        if (MCP2515_CheckReceive()) {
 80008d4:	e7d5      	b.n	8000882 <CAN_ReceiveTask_Main+0x1e>
 80008d6:	bf00      	nop
 80008d8:	08008200 	.word	0x08008200
 80008dc:	20000094 	.word	0x20000094
 80008e0:	2000008c 	.word	0x2000008c
 80008e4:	08008218 	.word	0x08008218
 80008e8:	20000090 	.word	0x20000090
 80008ec:	08008220 	.word	0x08008220

080008f0 <CAN_ProcessReceivedMessage>:
  * @brief  处理接收到的CAN消息
  * @param  message: 接收到的消息
  * @retval None
  */
static void CAN_ProcessReceivedMessage(MCP2515_CANMessage_t *message)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
    switch (message->id) {
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000900:	d036      	beq.n	8000970 <CAN_ProcessReceivedMessage+0x80>
 8000902:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000906:	d837      	bhi.n	8000978 <CAN_ProcessReceivedMessage+0x88>
 8000908:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800090c:	d003      	beq.n	8000916 <CAN_ProcessReceivedMessage+0x26>
 800090e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000912:	d010      	beq.n	8000936 <CAN_ProcessReceivedMessage+0x46>
 8000914:	e030      	b.n	8000978 <CAN_ProcessReceivedMessage+0x88>
        case CAN_HEARTBEAT_ID:
            // 处理心跳消息
            if (message->dlc >= 2 && message->data[0] == 0xAA && message->data[1] == 0x55) {
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	799b      	ldrb	r3, [r3, #6]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d933      	bls.n	8000986 <CAN_ProcessReceivedMessage+0x96>
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	79db      	ldrb	r3, [r3, #7]
 8000922:	2baa      	cmp	r3, #170	@ 0xaa
 8000924:	d12f      	bne.n	8000986 <CAN_ProcessReceivedMessage+0x96>
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	7a1b      	ldrb	r3, [r3, #8]
 800092a:	2b55      	cmp	r3, #85	@ 0x55
 800092c:	d12b      	bne.n	8000986 <CAN_ProcessReceivedMessage+0x96>
                printf("收到心跳消息\r\n");
 800092e:	4819      	ldr	r0, [pc, #100]	@ (8000994 <CAN_ProcessReceivedMessage+0xa4>)
 8000930:	f006 fcdc 	bl	80072ec <puts>
            }
            break;
 8000934:	e027      	b.n	8000986 <CAN_ProcessReceivedMessage+0x96>
            
        case CAN_DATA_ID:
            // 处理数据消息
            if (message->dlc >= 2 && message->data[0] == 0x12 && message->data[1] == 0x34) {
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	799b      	ldrb	r3, [r3, #6]
 800093a:	2b01      	cmp	r3, #1
 800093c:	d925      	bls.n	800098a <CAN_ProcessReceivedMessage+0x9a>
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	79db      	ldrb	r3, [r3, #7]
 8000942:	2b12      	cmp	r3, #18
 8000944:	d121      	bne.n	800098a <CAN_ProcessReceivedMessage+0x9a>
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	7a1b      	ldrb	r3, [r3, #8]
 800094a:	2b34      	cmp	r3, #52	@ 0x34
 800094c:	d11d      	bne.n	800098a <CAN_ProcessReceivedMessage+0x9a>
                uint16_t counter = (message->data[2] << 8) | message->data[3];
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	7a5b      	ldrb	r3, [r3, #9]
 8000952:	b21b      	sxth	r3, r3
 8000954:	021b      	lsls	r3, r3, #8
 8000956:	b21a      	sxth	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	7a9b      	ldrb	r3, [r3, #10]
 800095c:	b21b      	sxth	r3, r3
 800095e:	4313      	orrs	r3, r2
 8000960:	b21b      	sxth	r3, r3
 8000962:	81fb      	strh	r3, [r7, #14]
                printf("收到测试数据, 计数: %d\r\n", counter);
 8000964:	89fb      	ldrh	r3, [r7, #14]
 8000966:	4619      	mov	r1, r3
 8000968:	480b      	ldr	r0, [pc, #44]	@ (8000998 <CAN_ProcessReceivedMessage+0xa8>)
 800096a:	f006 fc57 	bl	800721c <iprintf>
            }
            break;
 800096e:	e00c      	b.n	800098a <CAN_ProcessReceivedMessage+0x9a>
            
        case CAN_STATUS_ID:
            // 处理状态消息
            printf("收到状态消息\r\n");
 8000970:	480a      	ldr	r0, [pc, #40]	@ (800099c <CAN_ProcessReceivedMessage+0xac>)
 8000972:	f006 fcbb 	bl	80072ec <puts>
            break;
 8000976:	e009      	b.n	800098c <CAN_ProcessReceivedMessage+0x9c>
            
        default:
            // 处理其他消息
            printf("收到未知消息, ID: 0x%03X\r\n", (unsigned int)message->id);
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4619      	mov	r1, r3
 800097e:	4808      	ldr	r0, [pc, #32]	@ (80009a0 <CAN_ProcessReceivedMessage+0xb0>)
 8000980:	f006 fc4c 	bl	800721c <iprintf>
            break;
 8000984:	e002      	b.n	800098c <CAN_ProcessReceivedMessage+0x9c>
            break;
 8000986:	bf00      	nop
 8000988:	e000      	b.n	800098c <CAN_ProcessReceivedMessage+0x9c>
            break;
 800098a:	bf00      	nop
    }
}
 800098c:	bf00      	nop
 800098e:	3710      	adds	r7, #16
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	08008234 	.word	0x08008234
 8000998:	08008248 	.word	0x08008248
 800099c:	0800826c 	.word	0x0800826c
 80009a0:	08008280 	.word	0x08008280

080009a4 <CAN_App_SelfTest>:
  * @brief  CAN应用自检测试
  * @param  None
  * @retval CAN_APP_OK: 成功, CAN_APP_ERROR: 失败
  */
uint8_t CAN_App_SelfTest(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b08a      	sub	sp, #40	@ 0x28
 80009a8:	af00      	add	r7, sp, #0
    printf("开始CAN应用自检测试...\r\n");
 80009aa:	4845      	ldr	r0, [pc, #276]	@ (8000ac0 <CAN_App_SelfTest+0x11c>)
 80009ac:	f006 fc9e 	bl	80072ec <puts>
    
    // 检查MCP2515硬件
    if (MCP2515_SelfTest() != MCP2515_OK) {
 80009b0:	f000 fe22 	bl	80015f8 <MCP2515_SelfTest>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d004      	beq.n	80009c4 <CAN_App_SelfTest+0x20>
        printf("MCP2515硬件测试失败!\r\n");
 80009ba:	4842      	ldr	r0, [pc, #264]	@ (8000ac4 <CAN_App_SelfTest+0x120>)
 80009bc:	f006 fc96 	bl	80072ec <puts>
        return CAN_APP_ERROR;
 80009c0:	2301      	movs	r3, #1
 80009c2:	e078      	b.n	8000ab6 <CAN_App_SelfTest+0x112>
    }
    
    printf("MCP2515硬件测试通过\r\n");
 80009c4:	4840      	ldr	r0, [pc, #256]	@ (8000ac8 <CAN_App_SelfTest+0x124>)
 80009c6:	f006 fc91 	bl	80072ec <puts>
    
    // 检查回环模式
    if (MCP2515_SetMode(MCP2515_MODE_LOOPBACK) != MCP2515_OK) {
 80009ca:	2040      	movs	r0, #64	@ 0x40
 80009cc:	f000 fbff 	bl	80011ce <MCP2515_SetMode>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d004      	beq.n	80009e0 <CAN_App_SelfTest+0x3c>
        printf("设置回环模式失败!\r\n");
 80009d6:	483d      	ldr	r0, [pc, #244]	@ (8000acc <CAN_App_SelfTest+0x128>)
 80009d8:	f006 fc88 	bl	80072ec <puts>
        return CAN_APP_ERROR;
 80009dc:	2301      	movs	r3, #1
 80009de:	e06a      	b.n	8000ab6 <CAN_App_SelfTest+0x112>
    }
    
    printf("回环模式设置成功\r\n");
 80009e0:	483b      	ldr	r0, [pc, #236]	@ (8000ad0 <CAN_App_SelfTest+0x12c>)
 80009e2:	f006 fc83 	bl	80072ec <puts>
    
    // 发送测试消息
    MCP2515_CANMessage_t test_msg;
    test_msg.id = 0x123;
 80009e6:	f240 1323 	movw	r3, #291	@ 0x123
 80009ea:	617b      	str	r3, [r7, #20]
    test_msg.ide = 0;
 80009ec:	2300      	movs	r3, #0
 80009ee:	763b      	strb	r3, [r7, #24]
    test_msg.rtr = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	767b      	strb	r3, [r7, #25]
    test_msg.dlc = 8;
 80009f4:	2308      	movs	r3, #8
 80009f6:	76bb      	strb	r3, [r7, #26]
    for (int i = 0; i < 8; i++) {
 80009f8:	2300      	movs	r3, #0
 80009fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80009fc:	e00c      	b.n	8000a18 <CAN_App_SelfTest+0x74>
        test_msg.data[i] = i + 1;
 80009fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	3301      	adds	r3, #1
 8000a04:	b2d9      	uxtb	r1, r3
 8000a06:	f107 021b 	add.w	r2, r7, #27
 8000a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a0c:	4413      	add	r3, r2
 8000a0e:	460a      	mov	r2, r1
 8000a10:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 8000a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a14:	3301      	adds	r3, #1
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a1a:	2b07      	cmp	r3, #7
 8000a1c:	ddef      	ble.n	80009fe <CAN_App_SelfTest+0x5a>
    }
    
    if (MCP2515_SendMessage(&test_msg) != MCP2515_OK) {
 8000a1e:	f107 0314 	add.w	r3, r7, #20
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 fcfa 	bl	800141c <MCP2515_SendMessage>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d004      	beq.n	8000a38 <CAN_App_SelfTest+0x94>
        printf("回环测试消息发送失败!\r\n");
 8000a2e:	4829      	ldr	r0, [pc, #164]	@ (8000ad4 <CAN_App_SelfTest+0x130>)
 8000a30:	f006 fc5c 	bl	80072ec <puts>
        return CAN_APP_ERROR;
 8000a34:	2301      	movs	r3, #1
 8000a36:	e03e      	b.n	8000ab6 <CAN_App_SelfTest+0x112>
    }
    
    printf("回环测试消息发送成功\r\n");
 8000a38:	4827      	ldr	r0, [pc, #156]	@ (8000ad8 <CAN_App_SelfTest+0x134>)
 8000a3a:	f006 fc57 	bl	80072ec <puts>
    
    // 等待并接收消息
    osDelay(100);
 8000a3e:	2064      	movs	r0, #100	@ 0x64
 8000a40:	f003 fccc 	bl	80043dc <osDelay>
    
    MCP2515_CANMessage_t received_msg;
    if (MCP2515_ReceiveMessage(&received_msg) == MCP2515_OK) {
 8000a44:	1d3b      	adds	r3, r7, #4
 8000a46:	4618      	mov	r0, r3
 8000a48:	f000 fd3e 	bl	80014c8 <MCP2515_ReceiveMessage>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d123      	bne.n	8000a9a <CAN_App_SelfTest+0xf6>
        // 验证接收到的消息
        if (received_msg.id == test_msg.id && 
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d11a      	bne.n	8000a90 <CAN_App_SelfTest+0xec>
            received_msg.dlc == test_msg.dlc &&
 8000a5a:	7aba      	ldrb	r2, [r7, #10]
 8000a5c:	7ebb      	ldrb	r3, [r7, #26]
        if (received_msg.id == test_msg.id && 
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d116      	bne.n	8000a90 <CAN_App_SelfTest+0xec>
            memcmp(received_msg.data, test_msg.data, test_msg.dlc) == 0) {
 8000a62:	7ebb      	ldrb	r3, [r7, #26]
 8000a64:	461a      	mov	r2, r3
 8000a66:	f107 0314 	add.w	r3, r7, #20
 8000a6a:	1dd9      	adds	r1, r3, #7
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	3307      	adds	r3, #7
 8000a70:	4618      	mov	r0, r3
 8000a72:	f006 fd1b 	bl	80074ac <memcmp>
 8000a76:	4603      	mov	r3, r0
            received_msg.dlc == test_msg.dlc &&
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d109      	bne.n	8000a90 <CAN_App_SelfTest+0xec>
            printf("回环测试成功!\r\n");
 8000a7c:	4817      	ldr	r0, [pc, #92]	@ (8000adc <CAN_App_SelfTest+0x138>)
 8000a7e:	f006 fc35 	bl	80072ec <puts>
        printf("回环测试消息接收失败!\r\n");
        return CAN_APP_ERROR;
    }
    
    // 恢复正常模式
    if (MCP2515_SetMode(MCP2515_MODE_NORMAL) != MCP2515_OK) {
 8000a82:	2000      	movs	r0, #0
 8000a84:	f000 fba3 	bl	80011ce <MCP2515_SetMode>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d00f      	beq.n	8000aae <CAN_App_SelfTest+0x10a>
 8000a8e:	e009      	b.n	8000aa4 <CAN_App_SelfTest+0x100>
            printf("回环测试数据不匹配!\r\n");
 8000a90:	4813      	ldr	r0, [pc, #76]	@ (8000ae0 <CAN_App_SelfTest+0x13c>)
 8000a92:	f006 fc2b 	bl	80072ec <puts>
            return CAN_APP_ERROR;
 8000a96:	2301      	movs	r3, #1
 8000a98:	e00d      	b.n	8000ab6 <CAN_App_SelfTest+0x112>
        printf("回环测试消息接收失败!\r\n");
 8000a9a:	4812      	ldr	r0, [pc, #72]	@ (8000ae4 <CAN_App_SelfTest+0x140>)
 8000a9c:	f006 fc26 	bl	80072ec <puts>
        return CAN_APP_ERROR;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	e008      	b.n	8000ab6 <CAN_App_SelfTest+0x112>
        printf("恢复正常模式失败!\r\n");
 8000aa4:	4810      	ldr	r0, [pc, #64]	@ (8000ae8 <CAN_App_SelfTest+0x144>)
 8000aa6:	f006 fc21 	bl	80072ec <puts>
        return CAN_APP_ERROR;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	e003      	b.n	8000ab6 <CAN_App_SelfTest+0x112>
    }
    
    printf("CAN应用自检测试完成!\r\n");
 8000aae:	480f      	ldr	r0, [pc, #60]	@ (8000aec <CAN_App_SelfTest+0x148>)
 8000ab0:	f006 fc1c 	bl	80072ec <puts>
    return CAN_APP_OK;
 8000ab4:	2300      	movs	r3, #0
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3728      	adds	r7, #40	@ 0x28
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	08008320 	.word	0x08008320
 8000ac4:	08008340 	.word	0x08008340
 8000ac8:	0800835c 	.word	0x0800835c
 8000acc:	08008378 	.word	0x08008378
 8000ad0:	08008394 	.word	0x08008394
 8000ad4:	080083b0 	.word	0x080083b0
 8000ad8:	080083d4 	.word	0x080083d4
 8000adc:	080083f4 	.word	0x080083f4
 8000ae0:	0800840c 	.word	0x0800840c
 8000ae4:	0800842c 	.word	0x0800842c
 8000ae8:	08008450 	.word	0x08008450
 8000aec:	0800846c 	.word	0x0800846c

08000af0 <CAN_PrintMessage>:
  * @param  prefix: 前缀字符串
  * @param  message: CAN消息指针
  * @retval None
  */
static void CAN_PrintMessage(const char *prefix, MCP2515_CANMessage_t *message)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af02      	add	r7, sp, #8
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	6039      	str	r1, [r7, #0]
    printf("%s消息: ID=0x%03X, %s, %s, DLC=%d, 数据=", 
           prefix,
           (unsigned int)message->id,
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	6819      	ldr	r1, [r3, #0]
           message->ide ? "扩展帧" : "标准帧",
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	791b      	ldrb	r3, [r3, #4]
    printf("%s消息: ID=0x%03X, %s, %s, DLC=%d, 数据=", 
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <CAN_PrintMessage+0x1a>
 8000b06:	481b      	ldr	r0, [pc, #108]	@ (8000b74 <CAN_PrintMessage+0x84>)
 8000b08:	e000      	b.n	8000b0c <CAN_PrintMessage+0x1c>
 8000b0a:	481b      	ldr	r0, [pc, #108]	@ (8000b78 <CAN_PrintMessage+0x88>)
           message->rtr ? "远程帧" : "数据帧",
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	795b      	ldrb	r3, [r3, #5]
    printf("%s消息: ID=0x%03X, %s, %s, DLC=%d, 数据=", 
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <CAN_PrintMessage+0x28>
 8000b14:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <CAN_PrintMessage+0x8c>)
 8000b16:	e000      	b.n	8000b1a <CAN_PrintMessage+0x2a>
 8000b18:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <CAN_PrintMessage+0x90>)
           message->dlc);
 8000b1a:	683a      	ldr	r2, [r7, #0]
 8000b1c:	7992      	ldrb	r2, [r2, #6]
    printf("%s消息: ID=0x%03X, %s, %s, DLC=%d, 数据=", 
 8000b1e:	9201      	str	r2, [sp, #4]
 8000b20:	9300      	str	r3, [sp, #0]
 8000b22:	4603      	mov	r3, r0
 8000b24:	460a      	mov	r2, r1
 8000b26:	6879      	ldr	r1, [r7, #4]
 8000b28:	4816      	ldr	r0, [pc, #88]	@ (8000b84 <CAN_PrintMessage+0x94>)
 8000b2a:	f006 fb77 	bl	800721c <iprintf>
    
    if (!message->rtr) {
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	795b      	ldrb	r3, [r3, #5]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d117      	bne.n	8000b66 <CAN_PrintMessage+0x76>
        for (int i = 0; i < message->dlc && i < 8; i++) {
 8000b36:	2300      	movs	r3, #0
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	e00b      	b.n	8000b54 <CAN_PrintMessage+0x64>
            printf("%02X ", message->data[i]);
 8000b3c:	683a      	ldr	r2, [r7, #0]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	4413      	add	r3, r2
 8000b42:	3307      	adds	r3, #7
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	4619      	mov	r1, r3
 8000b48:	480f      	ldr	r0, [pc, #60]	@ (8000b88 <CAN_PrintMessage+0x98>)
 8000b4a:	f006 fb67 	bl	800721c <iprintf>
        for (int i = 0; i < message->dlc && i < 8; i++) {
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	3301      	adds	r3, #1
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	799b      	ldrb	r3, [r3, #6]
 8000b58:	461a      	mov	r2, r3
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	da02      	bge.n	8000b66 <CAN_PrintMessage+0x76>
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	2b07      	cmp	r3, #7
 8000b64:	ddea      	ble.n	8000b3c <CAN_PrintMessage+0x4c>
        }
    }
    
    printf("\r\n");
 8000b66:	4809      	ldr	r0, [pc, #36]	@ (8000b8c <CAN_PrintMessage+0x9c>)
 8000b68:	f006 fbc0 	bl	80072ec <puts>
}
 8000b6c:	bf00      	nop
 8000b6e:	3710      	adds	r7, #16
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	0800848c 	.word	0x0800848c
 8000b78:	08008498 	.word	0x08008498
 8000b7c:	080084a4 	.word	0x080084a4
 8000b80:	080084b0 	.word	0x080084b0
 8000b84:	080084bc 	.word	0x080084bc
 8000b88:	080084ec 	.word	0x080084ec
 8000b8c:	080084f4 	.word	0x080084f4

08000b90 <CAN_App_PrintStatus>:
  * @brief  打印CAN应用状态
  * @param  None
  * @retval None
  */
void CAN_App_PrintStatus(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b086      	sub	sp, #24
 8000b94:	af00      	add	r7, sp, #0
    CAN_App_Stats_t stats;
    CAN_App_GetStats(&stats);
 8000b96:	463b      	mov	r3, r7
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff fd2d 	bl	80005f8 <CAN_App_GetStats>
    
    printf("\r\n=== CAN应用状态 ===\r\n");
 8000b9e:	481c      	ldr	r0, [pc, #112]	@ (8000c10 <CAN_App_PrintStatus+0x80>)
 8000ba0:	f006 fba4 	bl	80072ec <puts>
    printf("初始化状态: %s\r\n", stats.initialized ? "已初始化" : "未初始化");
 8000ba4:	7d3b      	ldrb	r3, [r7, #20]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <CAN_App_PrintStatus+0x1e>
 8000baa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c14 <CAN_App_PrintStatus+0x84>)
 8000bac:	e000      	b.n	8000bb0 <CAN_App_PrintStatus+0x20>
 8000bae:	4b1a      	ldr	r3, [pc, #104]	@ (8000c18 <CAN_App_PrintStatus+0x88>)
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	481a      	ldr	r0, [pc, #104]	@ (8000c1c <CAN_App_PrintStatus+0x8c>)
 8000bb4:	f006 fb32 	bl	800721c <iprintf>
    printf("发送计数: %lu\r\n", stats.tx_count);
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4818      	ldr	r0, [pc, #96]	@ (8000c20 <CAN_App_PrintStatus+0x90>)
 8000bbe:	f006 fb2d 	bl	800721c <iprintf>
    printf("接收计数: %lu\r\n", stats.rx_count);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4817      	ldr	r0, [pc, #92]	@ (8000c24 <CAN_App_PrintStatus+0x94>)
 8000bc8:	f006 fb28 	bl	800721c <iprintf>
    printf("错误计数: %lu\r\n", stats.error_count);
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4815      	ldr	r0, [pc, #84]	@ (8000c28 <CAN_App_PrintStatus+0x98>)
 8000bd2:	f006 fb23 	bl	800721c <iprintf>
    printf("发送缓冲区空闲: %d\r\n", MCP2515_CheckTransmit());
 8000bd6:	f000 fcbe 	bl	8001556 <MCP2515_CheckTransmit>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4813      	ldr	r0, [pc, #76]	@ (8000c2c <CAN_App_PrintStatus+0x9c>)
 8000be0:	f006 fb1c 	bl	800721c <iprintf>
    printf("接收状态: %s\r\n", MCP2515_CheckReceive() ? "有消息" : "无消息");
 8000be4:	f000 fca4 	bl	8001530 <MCP2515_CheckReceive>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <CAN_App_PrintStatus+0x62>
 8000bee:	4b10      	ldr	r3, [pc, #64]	@ (8000c30 <CAN_App_PrintStatus+0xa0>)
 8000bf0:	e000      	b.n	8000bf4 <CAN_App_PrintStatus+0x64>
 8000bf2:	4b10      	ldr	r3, [pc, #64]	@ (8000c34 <CAN_App_PrintStatus+0xa4>)
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4810      	ldr	r0, [pc, #64]	@ (8000c38 <CAN_App_PrintStatus+0xa8>)
 8000bf8:	f006 fb10 	bl	800721c <iprintf>
    
    // 打印MCP2515状态
    MCP2515_PrintStatus();
 8000bfc:	f000 fd26 	bl	800164c <MCP2515_PrintStatus>
    
    printf("==================\r\n\r\n");
 8000c00:	480e      	ldr	r0, [pc, #56]	@ (8000c3c <CAN_App_PrintStatus+0xac>)
 8000c02:	f006 fb73 	bl	80072ec <puts>
}
 8000c06:	bf00      	nop
 8000c08:	3718      	adds	r7, #24
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	080084f8 	.word	0x080084f8
 8000c14:	08008514 	.word	0x08008514
 8000c18:	08008524 	.word	0x08008524
 8000c1c:	08008534 	.word	0x08008534
 8000c20:	0800854c 	.word	0x0800854c
 8000c24:	08008560 	.word	0x08008560
 8000c28:	08008574 	.word	0x08008574
 8000c2c:	08008588 	.word	0x08008588
 8000c30:	080085a4 	.word	0x080085a4
 8000c34:	080085b0 	.word	0x080085b0
 8000c38:	080085bc 	.word	0x080085bc
 8000c3c:	080085d0 	.word	0x080085d0

08000c40 <CAN_App_IRQ_Callback>:
  * @retval None
  * @note   此函数在外部中断服务程序中被调用
  *         用于处理MCP2515的中断信号
  */
void CAN_App_IRQ_Callback(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
    // 可以在这里设置事件标志或信号量来通知任务
    // 这里暂时不做具体处理，实际处理在接收任务的轮询中进行
    
    // 如果需要立即处理，可以发送信号给接收任务
    // 例如：osThreadFlagsSet(CANReceiveTaskHandle, 0x01);
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
	...

08000c50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c54:	f001 f900 	bl	8001e58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c58:	f000 f88c 	bl	8000d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c5c:	f000 f954 	bl	8000f08 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000c60:	f000 f8f2 	bl	8000e48 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000c64:	f000 f926 	bl	8000eb4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // 初始化CAN应用
  printf("\r\n=== STM32F407 + MCP2515 CAN通信系统启动 ===\r\n");
 8000c68:	482e      	ldr	r0, [pc, #184]	@ (8000d24 <main+0xd4>)
 8000c6a:	f006 fb3f 	bl	80072ec <puts>
  printf("系统时钟: %lu MHz\r\n", HAL_RCC_GetHCLKFreq() / 1000000);
 8000c6e:	f002 f879 	bl	8002d64 <HAL_RCC_GetHCLKFreq>
 8000c72:	4603      	mov	r3, r0
 8000c74:	4a2c      	ldr	r2, [pc, #176]	@ (8000d28 <main+0xd8>)
 8000c76:	fba2 2303 	umull	r2, r3, r2, r3
 8000c7a:	0c9b      	lsrs	r3, r3, #18
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	482b      	ldr	r0, [pc, #172]	@ (8000d2c <main+0xdc>)
 8000c80:	f006 facc 	bl	800721c <iprintf>
  printf("SPI1时钟: %lu MHz\r\n", HAL_RCC_GetPCLK2Freq() / 1000000 / 32);  // SPI1预分频32
 8000c84:	f002 f88e 	bl	8002da4 <HAL_RCC_GetPCLK2Freq>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	4a27      	ldr	r2, [pc, #156]	@ (8000d28 <main+0xd8>)
 8000c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c90:	0ddb      	lsrs	r3, r3, #23
 8000c92:	4619      	mov	r1, r3
 8000c94:	4826      	ldr	r0, [pc, #152]	@ (8000d30 <main+0xe0>)
 8000c96:	f006 fac1 	bl	800721c <iprintf>
  
  // 延时等待硬件稳定
  HAL_Delay(100);
 8000c9a:	2064      	movs	r0, #100	@ 0x64
 8000c9c:	f001 f91e 	bl	8001edc <HAL_Delay>
  
  // 初始化CAN应用
  if (CAN_App_Init() == CAN_APP_OK) {
 8000ca0:	f7ff fc7c 	bl	800059c <CAN_App_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d10f      	bne.n	8000cca <main+0x7a>
    printf("CAN应用初始化成功!\r\n");
 8000caa:	4822      	ldr	r0, [pc, #136]	@ (8000d34 <main+0xe4>)
 8000cac:	f006 fb1e 	bl	80072ec <puts>
    
    // 执行自检测试
    if (CAN_App_SelfTest() == CAN_APP_OK) {
 8000cb0:	f7ff fe78 	bl	80009a4 <CAN_App_SelfTest>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d103      	bne.n	8000cc2 <main+0x72>
      printf("CAN自检测试通过!\r\n");
 8000cba:	481f      	ldr	r0, [pc, #124]	@ (8000d38 <main+0xe8>)
 8000cbc:	f006 fb16 	bl	80072ec <puts>
 8000cc0:	e006      	b.n	8000cd0 <main+0x80>
    } else {
      printf("CAN自检测试失败!\r\n");
 8000cc2:	481e      	ldr	r0, [pc, #120]	@ (8000d3c <main+0xec>)
 8000cc4:	f006 fb12 	bl	80072ec <puts>
 8000cc8:	e002      	b.n	8000cd0 <main+0x80>
    }
  } else {
    printf("CAN应用初始化失败!\r\n");
 8000cca:	481d      	ldr	r0, [pc, #116]	@ (8000d40 <main+0xf0>)
 8000ccc:	f006 fb0e 	bl	80072ec <puts>
  }
  
  printf("系统初始化完成，开始运行...\r\n\r\n");
 8000cd0:	481c      	ldr	r0, [pc, #112]	@ (8000d44 <main+0xf4>)
 8000cd2:	f006 fb0b 	bl	80072ec <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000cd6:	f003 faa5 	bl	8004224 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (10, 13, &myQueue01_attributes);
 8000cda:	4a1b      	ldr	r2, [pc, #108]	@ (8000d48 <main+0xf8>)
 8000cdc:	210d      	movs	r1, #13
 8000cde:	200a      	movs	r0, #10
 8000ce0:	f003 fb97 	bl	8004412 <osMessageQueueNew>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	4a19      	ldr	r2, [pc, #100]	@ (8000d4c <main+0xfc>)
 8000ce8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000cea:	4a19      	ldr	r2, [pc, #100]	@ (8000d50 <main+0x100>)
 8000cec:	2100      	movs	r1, #0
 8000cee:	4819      	ldr	r0, [pc, #100]	@ (8000d54 <main+0x104>)
 8000cf0:	f003 fae2 	bl	80042b8 <osThreadNew>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	4a18      	ldr	r2, [pc, #96]	@ (8000d58 <main+0x108>)
 8000cf8:	6013      	str	r3, [r2, #0]

  /* creation of CANSendTask */
  CANSendTaskHandle = osThreadNew(StartCANSendTask, NULL, &CANSendTask_attributes);
 8000cfa:	4a18      	ldr	r2, [pc, #96]	@ (8000d5c <main+0x10c>)
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4818      	ldr	r0, [pc, #96]	@ (8000d60 <main+0x110>)
 8000d00:	f003 fada 	bl	80042b8 <osThreadNew>
 8000d04:	4603      	mov	r3, r0
 8000d06:	4a17      	ldr	r2, [pc, #92]	@ (8000d64 <main+0x114>)
 8000d08:	6013      	str	r3, [r2, #0]

  /* creation of CANReceiveTask */
  CANReceiveTaskHandle = osThreadNew(StartCANReceiveTask, NULL, &CANReceiveTask_attributes);
 8000d0a:	4a17      	ldr	r2, [pc, #92]	@ (8000d68 <main+0x118>)
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4817      	ldr	r0, [pc, #92]	@ (8000d6c <main+0x11c>)
 8000d10:	f003 fad2 	bl	80042b8 <osThreadNew>
 8000d14:	4603      	mov	r3, r0
 8000d16:	4a16      	ldr	r2, [pc, #88]	@ (8000d70 <main+0x120>)
 8000d18:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000d1a:	f003 faa7 	bl	800426c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d1e:	bf00      	nop
 8000d20:	e7fd      	b.n	8000d1e <main+0xce>
 8000d22:	bf00      	nop
 8000d24:	0800861c 	.word	0x0800861c
 8000d28:	431bde83 	.word	0x431bde83
 8000d2c:	08008654 	.word	0x08008654
 8000d30:	0800866c 	.word	0x0800866c
 8000d34:	08008684 	.word	0x08008684
 8000d38:	080086a0 	.word	0x080086a0
 8000d3c:	080086b8 	.word	0x080086b8
 8000d40:	080086d0 	.word	0x080086d0
 8000d44:	080086ec 	.word	0x080086ec
 8000d48:	08008880 	.word	0x08008880
 8000d4c:	20000144 	.word	0x20000144
 8000d50:	08008814 	.word	0x08008814
 8000d54:	08001005 	.word	0x08001005
 8000d58:	20000138 	.word	0x20000138
 8000d5c:	08008838 	.word	0x08008838
 8000d60:	08001041 	.word	0x08001041
 8000d64:	2000013c 	.word	0x2000013c
 8000d68:	0800885c 	.word	0x0800885c
 8000d6c:	08001057 	.word	0x08001057
 8000d70:	20000140 	.word	0x20000140

08000d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b094      	sub	sp, #80	@ 0x50
 8000d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	f107 0320 	add.w	r3, r7, #32
 8000d7e:	2230      	movs	r2, #48	@ 0x30
 8000d80:	2100      	movs	r1, #0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f006 fba2 	bl	80074cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d88:	f107 030c 	add.w	r3, r7, #12
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	4b28      	ldr	r3, [pc, #160]	@ (8000e40 <SystemClock_Config+0xcc>)
 8000d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da0:	4a27      	ldr	r2, [pc, #156]	@ (8000e40 <SystemClock_Config+0xcc>)
 8000da2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000da6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000da8:	4b25      	ldr	r3, [pc, #148]	@ (8000e40 <SystemClock_Config+0xcc>)
 8000daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000db4:	2300      	movs	r3, #0
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	4b22      	ldr	r3, [pc, #136]	@ (8000e44 <SystemClock_Config+0xd0>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a21      	ldr	r2, [pc, #132]	@ (8000e44 <SystemClock_Config+0xd0>)
 8000dbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dc2:	6013      	str	r3, [r2, #0]
 8000dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e44 <SystemClock_Config+0xd0>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dcc:	607b      	str	r3, [r7, #4]
 8000dce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dd4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dde:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000de4:	2308      	movs	r3, #8
 8000de6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000de8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000dec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dee:	2302      	movs	r3, #2
 8000df0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000df2:	2304      	movs	r3, #4
 8000df4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000df6:	f107 0320 	add.w	r3, r7, #32
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f001 fb4e 	bl	800249c <HAL_RCC_OscConfig>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e06:	f000 f943 	bl	8001090 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e0a:	230f      	movs	r3, #15
 8000e0c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e12:	2300      	movs	r3, #0
 8000e14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e16:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e1a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e20:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e22:	f107 030c 	add.w	r3, r7, #12
 8000e26:	2105      	movs	r1, #5
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f001 fdaf 	bl	800298c <HAL_RCC_ClockConfig>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e34:	f000 f92c 	bl	8001090 <Error_Handler>
  }
}
 8000e38:	bf00      	nop
 8000e3a:	3750      	adds	r7, #80	@ 0x50
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40023800 	.word	0x40023800
 8000e44:	40007000 	.word	0x40007000

08000e48 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e4c:	4b17      	ldr	r3, [pc, #92]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e4e:	4a18      	ldr	r2, [pc, #96]	@ (8000eb0 <MX_SPI1_Init+0x68>)
 8000e50:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e52:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e58:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e5a:	4b14      	ldr	r3, [pc, #80]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e60:	4b12      	ldr	r3, [pc, #72]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e66:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e78:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e7c:	2220      	movs	r2, #32
 8000e7e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e80:	4b0a      	ldr	r3, [pc, #40]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e86:	4b09      	ldr	r3, [pc, #36]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e8c:	4b07      	ldr	r3, [pc, #28]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000e92:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e94:	220a      	movs	r2, #10
 8000e96:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e98:	4804      	ldr	r0, [pc, #16]	@ (8000eac <MX_SPI1_Init+0x64>)
 8000e9a:	f001 ffc9 	bl	8002e30 <HAL_SPI_Init>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ea4:	f000 f8f4 	bl	8001090 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ea8:	bf00      	nop
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	20000098 	.word	0x20000098
 8000eb0:	40013000 	.word	0x40013000

08000eb4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000eb8:	4b11      	ldr	r3, [pc, #68]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000eba:	4a12      	ldr	r2, [pc, #72]	@ (8000f04 <MX_USART2_UART_Init+0x50>)
 8000ebc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ebe:	4b10      	ldr	r3, [pc, #64]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ec0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ec4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ed8:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000eda:	220c      	movs	r2, #12
 8000edc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ede:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eea:	4805      	ldr	r0, [pc, #20]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000eec:	f002 fd4a 	bl	8003984 <HAL_UART_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ef6:	f000 f8cb 	bl	8001090 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	200000f0 	.word	0x200000f0
 8000f04:	40004400 	.word	0x40004400

08000f08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b088      	sub	sp, #32
 8000f0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0e:	f107 030c 	add.w	r3, r7, #12
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	60da      	str	r2, [r3, #12]
 8000f1c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	60bb      	str	r3, [r7, #8]
 8000f22:	4b2b      	ldr	r3, [pc, #172]	@ (8000fd0 <MX_GPIO_Init+0xc8>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f26:	4a2a      	ldr	r2, [pc, #168]	@ (8000fd0 <MX_GPIO_Init+0xc8>)
 8000f28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2e:	4b28      	ldr	r3, [pc, #160]	@ (8000fd0 <MX_GPIO_Init+0xc8>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f36:	60bb      	str	r3, [r7, #8]
 8000f38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	607b      	str	r3, [r7, #4]
 8000f3e:	4b24      	ldr	r3, [pc, #144]	@ (8000fd0 <MX_GPIO_Init+0xc8>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	4a23      	ldr	r2, [pc, #140]	@ (8000fd0 <MX_GPIO_Init+0xc8>)
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f4a:	4b21      	ldr	r3, [pc, #132]	@ (8000fd0 <MX_GPIO_Init+0xc8>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	603b      	str	r3, [r7, #0]
 8000f5a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd0 <MX_GPIO_Init+0xc8>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	4a1c      	ldr	r2, [pc, #112]	@ (8000fd0 <MX_GPIO_Init+0xc8>)
 8000f60:	f043 0302 	orr.w	r3, r3, #2
 8000f64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f66:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd0 <MX_GPIO_Init+0xc8>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	f003 0302 	and.w	r3, r3, #2
 8000f6e:	603b      	str	r3, [r7, #0]
 8000f70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCP2515_CS_GPIO_Port, MCP2515_CS_Pin, GPIO_PIN_RESET);
 8000f72:	2200      	movs	r2, #0
 8000f74:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f78:	4816      	ldr	r0, [pc, #88]	@ (8000fd4 <MX_GPIO_Init+0xcc>)
 8000f7a:	f001 fa51 	bl	8002420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MCP2515_INT_Pin */
  GPIO_InitStruct.Pin = MCP2515_INT_Pin;
 8000f7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f84:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MCP2515_INT_GPIO_Port, &GPIO_InitStruct);
 8000f8e:	f107 030c 	add.w	r3, r7, #12
 8000f92:	4619      	mov	r1, r3
 8000f94:	480f      	ldr	r0, [pc, #60]	@ (8000fd4 <MX_GPIO_Init+0xcc>)
 8000f96:	f001 f8a7 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCP2515_CS_Pin */
  GPIO_InitStruct.Pin = MCP2515_CS_Pin;
 8000f9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MCP2515_CS_GPIO_Port, &GPIO_InitStruct);
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4808      	ldr	r0, [pc, #32]	@ (8000fd4 <MX_GPIO_Init+0xcc>)
 8000fb4:	f001 f898 	bl	80020e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2106      	movs	r1, #6
 8000fbc:	2028      	movs	r0, #40	@ 0x28
 8000fbe:	f001 f869 	bl	8002094 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fc2:	2028      	movs	r0, #40	@ 0x28
 8000fc4:	f001 f882 	bl	80020cc <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fc8:	bf00      	nop
 8000fca:	3720      	adds	r7, #32
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	40020400 	.word	0x40020400

08000fd8 <_write>:
  * @param  ptr: 数据指针
  * @param  len: 数据长度
  * @retval 发送的字节数
  */
int _write(int file, char *ptr, int len)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	b29a      	uxth	r2, r3
 8000fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fec:	68b9      	ldr	r1, [r7, #8]
 8000fee:	4804      	ldr	r0, [pc, #16]	@ (8001000 <_write+0x28>)
 8000ff0:	f002 fd18 	bl	8003a24 <HAL_UART_Transmit>
  return len;
 8000ff4:	687b      	ldr	r3, [r7, #4]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200000f0 	.word	0x200000f0

08001004 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint32_t last_status_print = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	60fb      	str	r3, [r7, #12]
  
  printf("默认任务启动\r\n");
 8001010:	480a      	ldr	r0, [pc, #40]	@ (800103c <StartDefaultTask+0x38>)
 8001012:	f006 f96b 	bl	80072ec <puts>
  
  /* Infinite loop */
  for(;;)
  {
    uint32_t current_time = HAL_GetTick();
 8001016:	f000 ff55 	bl	8001ec4 <HAL_GetTick>
 800101a:	60b8      	str	r0, [r7, #8]
    
    // 每10秒打印一次系统状态
    if ((current_time - last_status_print) >= 10000) {
 800101c:	68ba      	ldr	r2, [r7, #8]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001026:	4293      	cmp	r3, r2
 8001028:	d903      	bls.n	8001032 <StartDefaultTask+0x2e>
      CAN_App_PrintStatus();
 800102a:	f7ff fdb1 	bl	8000b90 <CAN_App_PrintStatus>
      last_status_print = current_time;
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	60fb      	str	r3, [r7, #12]
    }
    
    // 检查系统运行状态
    // 这里可以添加系统监控代码
    
    osDelay(1000);  // 1秒周期
 8001032:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001036:	f003 f9d1 	bl	80043dc <osDelay>
  {
 800103a:	e7ec      	b.n	8001016 <StartDefaultTask+0x12>
 800103c:	08008718 	.word	0x08008718

08001040 <StartCANSendTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCANSendTask */
void StartCANSendTask(void *argument)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCANSendTask */
  // 调用CAN发送任务主函数
  CAN_SendTask_Main(argument);
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff fafb 	bl	8000644 <CAN_SendTask_Main>
  /* USER CODE END StartCANSendTask */
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <StartCANReceiveTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCANReceiveTask */
void StartCANReceiveTask(void *argument)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b082      	sub	sp, #8
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCANReceiveTask */
  // 调用CAN接收任务主函数
  CAN_ReceiveTask_Main(argument);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f7ff fc00 	bl	8000864 <CAN_ReceiveTask_Main>
  /* USER CODE END StartCANReceiveTask */
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a04      	ldr	r2, [pc, #16]	@ (800108c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d101      	bne.n	8001082 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800107e:	f000 ff0d 	bl	8001e9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40010000 	.word	0x40010000

08001090 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001094:	b672      	cpsid	i
}
 8001096:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <Error_Handler+0x8>

0800109c <MCP2515_SPI_ReadWrite>:
  * @brief  SPI读写一个字节
  * @param  data: 要发送的数据
  * @retval 接收到的数据
  */
uint8_t MCP2515_SPI_ReadWrite(uint8_t data)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af02      	add	r7, sp, #8
 80010a2:	4603      	mov	r3, r0
 80010a4:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	73fb      	strb	r3, [r7, #15]
    
    // 使用HAL库进行SPI通信
    if (HAL_SPI_TransmitReceive(&hspi1, &data, &rx_data, 1, MCP2515_SPI_TIMEOUT) != HAL_OK) {
 80010aa:	f107 020f 	add.w	r2, r7, #15
 80010ae:	1df9      	adds	r1, r7, #7
 80010b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2301      	movs	r3, #1
 80010b8:	4806      	ldr	r0, [pc, #24]	@ (80010d4 <MCP2515_SPI_ReadWrite+0x38>)
 80010ba:	f001 ff42 	bl	8002f42 <HAL_SPI_TransmitReceive>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MCP2515_SPI_ReadWrite+0x2c>
        // SPI通信失败，返回0xFF表示错误
        return 0xFF;
 80010c4:	23ff      	movs	r3, #255	@ 0xff
 80010c6:	e000      	b.n	80010ca <MCP2515_SPI_ReadWrite+0x2e>
    }
    
    return rx_data;
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20000098 	.word	0x20000098

080010d8 <MCP2515_CS_Low>:
  * @brief  拉低MCP2515片选信号
  * @param  None
  * @retval None
  */
void MCP2515_CS_Low(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MCP2515_CS_GPIO_Port, MCP2515_CS_Pin, GPIO_PIN_RESET);
 80010dc:	2200      	movs	r2, #0
 80010de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010e2:	4802      	ldr	r0, [pc, #8]	@ (80010ec <MCP2515_CS_Low+0x14>)
 80010e4:	f001 f99c 	bl	8002420 <HAL_GPIO_WritePin>
}
 80010e8:	bf00      	nop
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40020400 	.word	0x40020400

080010f0 <MCP2515_CS_High>:
  * @brief  拉高MCP2515片选信号
  * @param  None
  * @retval None
  */
void MCP2515_CS_High(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MCP2515_CS_GPIO_Port, MCP2515_CS_Pin, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010fa:	4802      	ldr	r0, [pc, #8]	@ (8001104 <MCP2515_CS_High+0x14>)
 80010fc:	f001 f990 	bl	8002420 <HAL_GPIO_WritePin>
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40020400 	.word	0x40020400

08001108 <MCP2515_ReadRegister>:
  * @brief  读取MCP2515寄存器
  * @param  address: 寄存器地址
  * @retval 寄存器值
  */
uint8_t MCP2515_ReadRegister(uint8_t address)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
    
    MCP2515_CS_Low();                           // 拉低片选
 8001112:	f7ff ffe1 	bl	80010d8 <MCP2515_CS_Low>
    MCP2515_SPI_ReadWrite(MCP2515_CMD_READ);    // 发送读指令
 8001116:	2003      	movs	r0, #3
 8001118:	f7ff ffc0 	bl	800109c <MCP2515_SPI_ReadWrite>
    MCP2515_SPI_ReadWrite(address);             // 发送寄存器地址
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff ffbc 	bl	800109c <MCP2515_SPI_ReadWrite>
    data = MCP2515_SPI_ReadWrite(0x00);         // 读取数据
 8001124:	2000      	movs	r0, #0
 8001126:	f7ff ffb9 	bl	800109c <MCP2515_SPI_ReadWrite>
 800112a:	4603      	mov	r3, r0
 800112c:	73fb      	strb	r3, [r7, #15]
    MCP2515_CS_High();                          // 拉高片选
 800112e:	f7ff ffdf 	bl	80010f0 <MCP2515_CS_High>
    
    return data;
 8001132:	7bfb      	ldrb	r3, [r7, #15]
}
 8001134:	4618      	mov	r0, r3
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <MCP2515_WriteRegister>:
  * @param  address: 寄存器地址
  * @param  data: 要写入的数据
  * @retval None
  */
void MCP2515_WriteRegister(uint8_t address, uint8_t data)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	460a      	mov	r2, r1
 8001146:	71fb      	strb	r3, [r7, #7]
 8001148:	4613      	mov	r3, r2
 800114a:	71bb      	strb	r3, [r7, #6]
    MCP2515_CS_Low();                           // 拉低片选
 800114c:	f7ff ffc4 	bl	80010d8 <MCP2515_CS_Low>
    MCP2515_SPI_ReadWrite(MCP2515_CMD_WRITE);   // 发送写指令
 8001150:	2002      	movs	r0, #2
 8001152:	f7ff ffa3 	bl	800109c <MCP2515_SPI_ReadWrite>
    MCP2515_SPI_ReadWrite(address);             // 发送寄存器地址
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff ff9f 	bl	800109c <MCP2515_SPI_ReadWrite>
    MCP2515_SPI_ReadWrite(data);                // 发送数据
 800115e:	79bb      	ldrb	r3, [r7, #6]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff ff9b 	bl	800109c <MCP2515_SPI_ReadWrite>
    MCP2515_CS_High();                          // 拉高片选
 8001166:	f7ff ffc3 	bl	80010f0 <MCP2515_CS_High>
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <MCP2515_ModifyRegister>:
  * @param  mask: 位掩码
  * @param  data: 新的位值
  * @retval None
  */
void MCP2515_ModifyRegister(uint8_t address, uint8_t mask, uint8_t data)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	4603      	mov	r3, r0
 800117a:	71fb      	strb	r3, [r7, #7]
 800117c:	460b      	mov	r3, r1
 800117e:	71bb      	strb	r3, [r7, #6]
 8001180:	4613      	mov	r3, r2
 8001182:	717b      	strb	r3, [r7, #5]
    MCP2515_CS_Low();                               // 拉低片选
 8001184:	f7ff ffa8 	bl	80010d8 <MCP2515_CS_Low>
    MCP2515_SPI_ReadWrite(MCP2515_CMD_BIT_MODIFY);  // 发送位修改指令
 8001188:	2005      	movs	r0, #5
 800118a:	f7ff ff87 	bl	800109c <MCP2515_SPI_ReadWrite>
    MCP2515_SPI_ReadWrite(address);                 // 发送寄存器地址
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff83 	bl	800109c <MCP2515_SPI_ReadWrite>
    MCP2515_SPI_ReadWrite(mask);                    // 发送位掩码
 8001196:	79bb      	ldrb	r3, [r7, #6]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff ff7f 	bl	800109c <MCP2515_SPI_ReadWrite>
    MCP2515_SPI_ReadWrite(data);                    // 发送新数据
 800119e:	797b      	ldrb	r3, [r7, #5]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ff7b 	bl	800109c <MCP2515_SPI_ReadWrite>
    MCP2515_CS_High();                              // 拉高片选
 80011a6:	f7ff ffa3 	bl	80010f0 <MCP2515_CS_High>
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <MCP2515_Reset>:
  * @brief  复位MCP2515
  * @param  None
  * @retval None
  */
void MCP2515_Reset(void)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	af00      	add	r7, sp, #0
    MCP2515_CS_Low();                           // 拉低片选
 80011b6:	f7ff ff8f 	bl	80010d8 <MCP2515_CS_Low>
    MCP2515_SPI_ReadWrite(MCP2515_CMD_RESET);   // 发送复位指令
 80011ba:	20c0      	movs	r0, #192	@ 0xc0
 80011bc:	f7ff ff6e 	bl	800109c <MCP2515_SPI_ReadWrite>
    MCP2515_CS_High();                          // 拉高片选
 80011c0:	f7ff ff96 	bl	80010f0 <MCP2515_CS_High>
    
    osDelay(10);                                // 等待复位完成
 80011c4:	200a      	movs	r0, #10
 80011c6:	f003 f909 	bl	80043dc <osDelay>
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}

080011ce <MCP2515_SetMode>:
  * @brief  设置MCP2515工作模式
  * @param  mode: 工作模式
  * @retval MCP2515_OK: 成功, MCP2515_TIMEOUT: 超时
  */
uint8_t MCP2515_SetMode(uint8_t mode)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	4603      	mov	r3, r0
 80011d6:	71fb      	strb	r3, [r7, #7]
    // 修改CANCTRL寄存器的模式位
    MCP2515_ModifyRegister(MCP2515_CANCTRL, 0xE0, mode);
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	461a      	mov	r2, r3
 80011dc:	21e0      	movs	r1, #224	@ 0xe0
 80011de:	200f      	movs	r0, #15
 80011e0:	f7ff ffc7 	bl	8001172 <MCP2515_ModifyRegister>
    
    // 等待模式切换完成
    return MCP2515_WaitForMode(mode, MCP2515_MODE_TIMEOUT);
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	2132      	movs	r1, #50	@ 0x32
 80011e8:	4618      	mov	r0, r3
 80011ea:	f000 faa9 	bl	8001740 <MCP2515_WaitForMode>
 80011ee:	4603      	mov	r3, r0
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <MCP2515_GetMode>:
  * @brief  获取MCP2515当前工作模式
  * @param  None
  * @retval 当前工作模式
  */
uint8_t MCP2515_GetMode(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
    uint8_t mode = MCP2515_ReadRegister(MCP2515_CANSTAT);
 80011fe:	200e      	movs	r0, #14
 8001200:	f7ff ff82 	bl	8001108 <MCP2515_ReadRegister>
 8001204:	4603      	mov	r3, r0
 8001206:	71fb      	strb	r3, [r7, #7]
    return (mode & 0xE0);  // 返回模式位
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f023 031f 	bic.w	r3, r3, #31
 800120e:	b2db      	uxtb	r3, r3
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <MCP2515_SetBaudRate>:
  * @brief  设置CAN波特率
  * @param  baudrate: 波特率选择 (MCP2515_BAUD_125K ~ MCP2515_BAUD_1000K)
  * @retval MCP2515_OK: 成功, MCP2515_ERROR: 失败
  */
uint8_t MCP2515_SetBaudRate(uint8_t baudrate)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
    if (baudrate > MCP2515_BAUD_1000K) {
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	2b03      	cmp	r3, #3
 8001226:	d901      	bls.n	800122c <MCP2515_SetBaudRate+0x14>
        return MCP2515_ERROR;  // 无效的波特率参数
 8001228:	2301      	movs	r3, #1
 800122a:	e02b      	b.n	8001284 <MCP2515_SetBaudRate+0x6c>
    }
    
    // 必须在配置模式下设置波特率
    if (MCP2515_SetMode(MCP2515_MODE_CONFIG) != MCP2515_OK) {
 800122c:	2080      	movs	r0, #128	@ 0x80
 800122e:	f7ff ffce 	bl	80011ce <MCP2515_SetMode>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MCP2515_SetBaudRate+0x24>
        return MCP2515_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	e023      	b.n	8001284 <MCP2515_SetBaudRate+0x6c>
    }
    
    // 写入波特率配置寄存器
    MCP2515_WriteRegister(MCP2515_CNF1, mcp2515_baud_config[baudrate][0]);
 800123c:	79fa      	ldrb	r2, [r7, #7]
 800123e:	4913      	ldr	r1, [pc, #76]	@ (800128c <MCP2515_SetBaudRate+0x74>)
 8001240:	4613      	mov	r3, r2
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	4413      	add	r3, r2
 8001246:	440b      	add	r3, r1
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	4619      	mov	r1, r3
 800124c:	202a      	movs	r0, #42	@ 0x2a
 800124e:	f7ff ff75 	bl	800113c <MCP2515_WriteRegister>
    MCP2515_WriteRegister(MCP2515_CNF2, mcp2515_baud_config[baudrate][1]);
 8001252:	79fa      	ldrb	r2, [r7, #7]
 8001254:	490d      	ldr	r1, [pc, #52]	@ (800128c <MCP2515_SetBaudRate+0x74>)
 8001256:	4613      	mov	r3, r2
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	4413      	add	r3, r2
 800125c:	440b      	add	r3, r1
 800125e:	3301      	adds	r3, #1
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	4619      	mov	r1, r3
 8001264:	2029      	movs	r0, #41	@ 0x29
 8001266:	f7ff ff69 	bl	800113c <MCP2515_WriteRegister>
    MCP2515_WriteRegister(MCP2515_CNF3, mcp2515_baud_config[baudrate][2]);
 800126a:	79fa      	ldrb	r2, [r7, #7]
 800126c:	4907      	ldr	r1, [pc, #28]	@ (800128c <MCP2515_SetBaudRate+0x74>)
 800126e:	4613      	mov	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	4413      	add	r3, r2
 8001274:	440b      	add	r3, r1
 8001276:	3302      	adds	r3, #2
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	4619      	mov	r1, r3
 800127c:	2028      	movs	r0, #40	@ 0x28
 800127e:	f7ff ff5d 	bl	800113c <MCP2515_WriteRegister>
    
    return MCP2515_OK;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	08008898 	.word	0x08008898

08001290 <MCP2515_Init>:
  * @brief  初始化MCP2515
  * @param  baudrate: CAN波特率
  * @retval MCP2515_OK: 成功, MCP2515_ERROR: 失败
  */
uint8_t MCP2515_Init(uint8_t baudrate)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	71fb      	strb	r3, [r7, #7]
    // 复位MCP2515
    MCP2515_Reset();
 800129a:	f7ff ff8a 	bl	80011b2 <MCP2515_Reset>
    
    // 检查MCP2515是否响应
    if (MCP2515_SelfTest() != MCP2515_OK) {
 800129e:	f000 f9ab 	bl	80015f8 <MCP2515_SelfTest>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MCP2515_Init+0x1c>
        return MCP2515_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e02c      	b.n	8001306 <MCP2515_Init+0x76>
    }
    
    // 设置为配置模式
    if (MCP2515_SetMode(MCP2515_MODE_CONFIG) != MCP2515_OK) {
 80012ac:	2080      	movs	r0, #128	@ 0x80
 80012ae:	f7ff ff8e 	bl	80011ce <MCP2515_SetMode>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MCP2515_Init+0x2c>
        return MCP2515_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e024      	b.n	8001306 <MCP2515_Init+0x76>
    }
    
    // 设置波特率
    if (MCP2515_SetBaudRate(baudrate) != MCP2515_OK) {
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff ffaa 	bl	8001218 <MCP2515_SetBaudRate>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MCP2515_Init+0x3e>
        return MCP2515_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e01b      	b.n	8001306 <MCP2515_Init+0x76>
    }
    
    // 配置接收缓冲区控制寄存器
    MCP2515_WriteRegister(MCP2515_RXB0CTRL, 0x60);  // 接收所有消息
 80012ce:	2160      	movs	r1, #96	@ 0x60
 80012d0:	2060      	movs	r0, #96	@ 0x60
 80012d2:	f7ff ff33 	bl	800113c <MCP2515_WriteRegister>
    MCP2515_WriteRegister(MCP2515_RXB1CTRL, 0x60);  // 接收所有消息
 80012d6:	2160      	movs	r1, #96	@ 0x60
 80012d8:	2070      	movs	r0, #112	@ 0x70
 80012da:	f7ff ff2f 	bl	800113c <MCP2515_WriteRegister>
    
    // 清除所有中断标志
    MCP2515_WriteRegister(MCP2515_CANINTF, 0x00);
 80012de:	2100      	movs	r1, #0
 80012e0:	202c      	movs	r0, #44	@ 0x2c
 80012e2:	f7ff ff2b 	bl	800113c <MCP2515_WriteRegister>
    
    // 启用接收中断
    MCP2515_WriteRegister(MCP2515_CANINTE, MCP2515_INT_RX0IF | MCP2515_INT_RX1IF);
 80012e6:	2103      	movs	r1, #3
 80012e8:	202b      	movs	r0, #43	@ 0x2b
 80012ea:	f7ff ff27 	bl	800113c <MCP2515_WriteRegister>
    
    // 切换到正常模式
    if (MCP2515_SetMode(MCP2515_MODE_NORMAL) != MCP2515_OK) {
 80012ee:	2000      	movs	r0, #0
 80012f0:	f7ff ff6d 	bl	80011ce <MCP2515_SetMode>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MCP2515_Init+0x6e>
        return MCP2515_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e003      	b.n	8001306 <MCP2515_Init+0x76>
    }
    
    mcp2515_initialized = 1;  // 设置初始化标志
 80012fe:	4b04      	ldr	r3, [pc, #16]	@ (8001310 <MCP2515_Init+0x80>)
 8001300:	2201      	movs	r2, #1
 8001302:	701a      	strb	r2, [r3, #0]
    
    return MCP2515_OK;
 8001304:	2300      	movs	r3, #0
}
 8001306:	4618      	mov	r0, r3
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	20000148 	.word	0x20000148

08001314 <MCP2515_SetMask>:
  * @param  mask_value: 掩码值
  * @param  extended: 0=标准帧, 1=扩展帧
  * @retval MCP2515_OK: 成功, MCP2515_ERROR: 失败
  */
uint8_t MCP2515_SetMask(uint8_t mask_num, uint32_t mask_value, uint8_t extended)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	6039      	str	r1, [r7, #0]
 800131e:	71fb      	strb	r3, [r7, #7]
 8001320:	4613      	mov	r3, r2
 8001322:	71bb      	strb	r3, [r7, #6]
    uint8_t sidh, sidl, eid8, eid0;
    uint8_t mask_regs[2][4] = {
 8001324:	4a3c      	ldr	r2, [pc, #240]	@ (8001418 <MCP2515_SetMask+0x104>)
 8001326:	f107 0308 	add.w	r3, r7, #8
 800132a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800132e:	e883 0003 	stmia.w	r3, {r0, r1}
        {0x20, 0x21, 0x22, 0x23},  // RXM0
        {0x24, 0x25, 0x26, 0x27}   // RXM1
    };
    
    if (mask_num > 1) {
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d901      	bls.n	800133c <MCP2515_SetMask+0x28>
        return MCP2515_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e069      	b.n	8001410 <MCP2515_SetMask+0xfc>
    }
    
    // 必须在配置模式下设置掩码
    uint8_t current_mode = MCP2515_GetMode();
 800133c:	f7ff ff5c 	bl	80011f8 <MCP2515_GetMode>
 8001340:	4603      	mov	r3, r0
 8001342:	74fb      	strb	r3, [r7, #19]
    if (current_mode != MCP2515_MODE_CONFIG) {
 8001344:	7cfb      	ldrb	r3, [r7, #19]
 8001346:	2b80      	cmp	r3, #128	@ 0x80
 8001348:	d007      	beq.n	800135a <MCP2515_SetMask+0x46>
        if (MCP2515_SetMode(MCP2515_MODE_CONFIG) != MCP2515_OK) {
 800134a:	2080      	movs	r0, #128	@ 0x80
 800134c:	f7ff ff3f 	bl	80011ce <MCP2515_SetMode>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MCP2515_SetMask+0x46>
            return MCP2515_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e05a      	b.n	8001410 <MCP2515_SetMask+0xfc>
        }
    }
    
    if (extended) {
 800135a:	79bb      	ldrb	r3, [r7, #6]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d018      	beq.n	8001392 <MCP2515_SetMask+0x7e>
        // 扩展帧掩码配置
        sidh = (uint8_t)(mask_value >> 21);
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	0d5b      	lsrs	r3, r3, #21
 8001364:	75fb      	strb	r3, [r7, #23]
        sidl = (uint8_t)(((mask_value >> 18) & 0x07) << 5) | 0x08 | (uint8_t)((mask_value >> 16) & 0x03);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	0c9b      	lsrs	r3, r3, #18
 800136a:	b2db      	uxtb	r3, r3
 800136c:	015b      	lsls	r3, r3, #5
 800136e:	b2da      	uxtb	r2, r3
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	0c1b      	lsrs	r3, r3, #16
 8001374:	b2db      	uxtb	r3, r3
 8001376:	f003 0303 	and.w	r3, r3, #3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	4313      	orrs	r3, r2
 800137e:	b2db      	uxtb	r3, r3
 8001380:	f043 0308 	orr.w	r3, r3, #8
 8001384:	75bb      	strb	r3, [r7, #22]
        eid8 = (uint8_t)(mask_value >> 8);
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	0a1b      	lsrs	r3, r3, #8
 800138a:	757b      	strb	r3, [r7, #21]
        eid0 = (uint8_t)mask_value;
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	753b      	strb	r3, [r7, #20]
 8001390:	e00a      	b.n	80013a8 <MCP2515_SetMask+0x94>
    } else {
        // 标准帧掩码配置
        sidh = (uint8_t)(mask_value >> 3);
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	08db      	lsrs	r3, r3, #3
 8001396:	75fb      	strb	r3, [r7, #23]
        sidl = (uint8_t)((mask_value & 0x07) << 5);
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	b2db      	uxtb	r3, r3
 800139c:	015b      	lsls	r3, r3, #5
 800139e:	75bb      	strb	r3, [r7, #22]
        eid8 = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	757b      	strb	r3, [r7, #21]
        eid0 = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	753b      	strb	r3, [r7, #20]
    }
    
    // 写入掩码寄存器
    MCP2515_WriteRegister(mask_regs[mask_num][0], sidh);
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	3318      	adds	r3, #24
 80013ae:	443b      	add	r3, r7
 80013b0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80013b4:	7dfa      	ldrb	r2, [r7, #23]
 80013b6:	4611      	mov	r1, r2
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff febf 	bl	800113c <MCP2515_WriteRegister>
    MCP2515_WriteRegister(mask_regs[mask_num][1], sidl);
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	3318      	adds	r3, #24
 80013c4:	443b      	add	r3, r7
 80013c6:	f813 3c0f 	ldrb.w	r3, [r3, #-15]
 80013ca:	7dba      	ldrb	r2, [r7, #22]
 80013cc:	4611      	mov	r1, r2
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff feb4 	bl	800113c <MCP2515_WriteRegister>
    MCP2515_WriteRegister(mask_regs[mask_num][2], eid8);
 80013d4:	79fb      	ldrb	r3, [r7, #7]
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	3318      	adds	r3, #24
 80013da:	443b      	add	r3, r7
 80013dc:	f813 3c0e 	ldrb.w	r3, [r3, #-14]
 80013e0:	7d7a      	ldrb	r2, [r7, #21]
 80013e2:	4611      	mov	r1, r2
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff fea9 	bl	800113c <MCP2515_WriteRegister>
    MCP2515_WriteRegister(mask_regs[mask_num][3], eid0);
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	3318      	adds	r3, #24
 80013f0:	443b      	add	r3, r7
 80013f2:	f813 3c0d 	ldrb.w	r3, [r3, #-13]
 80013f6:	7d3a      	ldrb	r2, [r7, #20]
 80013f8:	4611      	mov	r1, r2
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff fe9e 	bl	800113c <MCP2515_WriteRegister>
    
    // 恢复原来的模式
    if (current_mode != MCP2515_MODE_CONFIG) {
 8001400:	7cfb      	ldrb	r3, [r7, #19]
 8001402:	2b80      	cmp	r3, #128	@ 0x80
 8001404:	d003      	beq.n	800140e <MCP2515_SetMask+0xfa>
        MCP2515_SetMode(current_mode);
 8001406:	7cfb      	ldrb	r3, [r7, #19]
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff fee0 	bl	80011ce <MCP2515_SetMode>
    }
    
    return MCP2515_OK;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	3718      	adds	r7, #24
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	08008744 	.word	0x08008744

0800141c <MCP2515_SendMessage>:
  * @brief  发送CAN消息
  * @param  message: CAN消息结构体指针
  * @retval MCP2515_OK: 成功, MCP2515_ERROR: 失败, MCP2515_TIMEOUT: 超时
  */
uint8_t MCP2515_SendMessage(MCP2515_CANMessage_t *message)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
    uint8_t buffer;
    uint32_t timeout = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	60fb      	str	r3, [r7, #12]
    
    if (!mcp2515_initialized || message == NULL) {
 8001428:	4b26      	ldr	r3, [pc, #152]	@ (80014c4 <MCP2515_SendMessage+0xa8>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <MCP2515_SendMessage+0x1a>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d101      	bne.n	800143a <MCP2515_SendMessage+0x1e>
        return MCP2515_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e03f      	b.n	80014ba <MCP2515_SendMessage+0x9e>
    }
    
    // 查找空闲的发送缓冲区
    buffer = MCP2515_GetTxBuffer();
 800143a:	f000 f9a4 	bl	8001786 <MCP2515_GetTxBuffer>
 800143e:	4603      	mov	r3, r0
 8001440:	72fb      	strb	r3, [r7, #11]
    if (buffer == 0xFF) {
 8001442:	7afb      	ldrb	r3, [r7, #11]
 8001444:	2bff      	cmp	r3, #255	@ 0xff
 8001446:	d101      	bne.n	800144c <MCP2515_SendMessage+0x30>
        return MCP2515_ERROR;  // 没有空闲的发送缓冲区
 8001448:	2301      	movs	r3, #1
 800144a:	e036      	b.n	80014ba <MCP2515_SendMessage+0x9e>
    }
    
    // 加载消息到发送缓冲区
    MCP2515_LoadTxBuffer(buffer, message);
 800144c:	7afb      	ldrb	r3, [r7, #11]
 800144e:	6879      	ldr	r1, [r7, #4]
 8001450:	4618      	mov	r0, r3
 8001452:	f000 f9b9 	bl	80017c8 <MCP2515_LoadTxBuffer>
    
    // 请求发送
    MCP2515_CS_Low();
 8001456:	f7ff fe3f 	bl	80010d8 <MCP2515_CS_Low>
    MCP2515_SPI_ReadWrite(MCP2515_CMD_RTS | (1 << buffer));
 800145a:	7afb      	ldrb	r3, [r7, #11]
 800145c:	2201      	movs	r2, #1
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	b25b      	sxtb	r3, r3
 8001464:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001468:	b25b      	sxtb	r3, r3
 800146a:	b2db      	uxtb	r3, r3
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff fe15 	bl	800109c <MCP2515_SPI_ReadWrite>
    MCP2515_CS_High();
 8001472:	f7ff fe3d 	bl	80010f0 <MCP2515_CS_High>
    
    // 等待发送完成
    while (timeout < 1000) {
 8001476:	e01b      	b.n	80014b0 <MCP2515_SendMessage+0x94>
        uint8_t status = MCP2515_GetInterruptFlags();
 8001478:	f000 f893 	bl	80015a2 <MCP2515_GetInterruptFlags>
 800147c:	4603      	mov	r3, r0
 800147e:	72bb      	strb	r3, [r7, #10]
        if (status & (MCP2515_INT_TX0IF << buffer)) {
 8001480:	7aba      	ldrb	r2, [r7, #10]
 8001482:	7afb      	ldrb	r3, [r7, #11]
 8001484:	2104      	movs	r1, #4
 8001486:	fa01 f303 	lsl.w	r3, r1, r3
 800148a:	4013      	ands	r3, r2
 800148c:	2b00      	cmp	r3, #0
 800148e:	d009      	beq.n	80014a4 <MCP2515_SendMessage+0x88>
            // 清除发送完成中断标志
            MCP2515_ClearInterruptFlags(MCP2515_INT_TX0IF << buffer);
 8001490:	7afb      	ldrb	r3, [r7, #11]
 8001492:	2204      	movs	r2, #4
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	b2db      	uxtb	r3, r3
 800149a:	4618      	mov	r0, r3
 800149c:	f000 f889 	bl	80015b2 <MCP2515_ClearInterruptFlags>
            return MCP2515_OK;
 80014a0:	2300      	movs	r3, #0
 80014a2:	e00a      	b.n	80014ba <MCP2515_SendMessage+0x9e>
        }
        osDelay(1);
 80014a4:	2001      	movs	r0, #1
 80014a6:	f002 ff99 	bl	80043dc <osDelay>
        timeout++;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	3301      	adds	r3, #1
 80014ae:	60fb      	str	r3, [r7, #12]
    while (timeout < 1000) {
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014b6:	d3df      	bcc.n	8001478 <MCP2515_SendMessage+0x5c>
    }
    
    return MCP2515_TIMEOUT;
 80014b8:	2302      	movs	r3, #2
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000148 	.word	0x20000148

080014c8 <MCP2515_ReceiveMessage>:
  * @brief  接收CAN消息
  * @param  message: CAN消息结构体指针
  * @retval MCP2515_OK: 成功, MCP2515_ERROR: 失败
  */
uint8_t MCP2515_ReceiveMessage(MCP2515_CANMessage_t *message)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
    uint8_t status;
    
    if (!mcp2515_initialized || message == NULL) {
 80014d0:	4b16      	ldr	r3, [pc, #88]	@ (800152c <MCP2515_ReceiveMessage+0x64>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d002      	beq.n	80014de <MCP2515_ReceiveMessage+0x16>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d101      	bne.n	80014e2 <MCP2515_ReceiveMessage+0x1a>
        return MCP2515_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e020      	b.n	8001524 <MCP2515_ReceiveMessage+0x5c>
    }
    
    status = MCP2515_GetInterruptFlags();
 80014e2:	f000 f85e 	bl	80015a2 <MCP2515_GetInterruptFlags>
 80014e6:	4603      	mov	r3, r0
 80014e8:	73fb      	strb	r3, [r7, #15]
    
    if (status & MCP2515_INT_RX0IF) {
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d008      	beq.n	8001506 <MCP2515_ReceiveMessage+0x3e>
        // 从接收缓冲区0读取消息
        MCP2515_ReadRxBuffer(0, message);
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	2000      	movs	r0, #0
 80014f8:	f000 f9f4 	bl	80018e4 <MCP2515_ReadRxBuffer>
        MCP2515_ClearInterruptFlags(MCP2515_INT_RX0IF);
 80014fc:	2001      	movs	r0, #1
 80014fe:	f000 f858 	bl	80015b2 <MCP2515_ClearInterruptFlags>
        return MCP2515_OK;
 8001502:	2300      	movs	r3, #0
 8001504:	e00e      	b.n	8001524 <MCP2515_ReceiveMessage+0x5c>
    } else if (status & MCP2515_INT_RX1IF) {
 8001506:	7bfb      	ldrb	r3, [r7, #15]
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	2b00      	cmp	r3, #0
 800150e:	d008      	beq.n	8001522 <MCP2515_ReceiveMessage+0x5a>
        // 从接收缓冲区1读取消息
        MCP2515_ReadRxBuffer(1, message);
 8001510:	6879      	ldr	r1, [r7, #4]
 8001512:	2001      	movs	r0, #1
 8001514:	f000 f9e6 	bl	80018e4 <MCP2515_ReadRxBuffer>
        MCP2515_ClearInterruptFlags(MCP2515_INT_RX1IF);
 8001518:	2002      	movs	r0, #2
 800151a:	f000 f84a 	bl	80015b2 <MCP2515_ClearInterruptFlags>
        return MCP2515_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	e000      	b.n	8001524 <MCP2515_ReceiveMessage+0x5c>
    }
    
    return MCP2515_ERROR;  // 没有接收到消息
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000148 	.word	0x20000148

08001530 <MCP2515_CheckReceive>:
  * @brief  检查是否有消息接收
  * @param  None
  * @retval 1: 有消息, 0: 无消息
  */
uint8_t MCP2515_CheckReceive(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
    uint8_t status = MCP2515_GetInterruptFlags();
 8001536:	f000 f834 	bl	80015a2 <MCP2515_GetInterruptFlags>
 800153a:	4603      	mov	r3, r0
 800153c:	71fb      	strb	r3, [r7, #7]
    return (status & (MCP2515_INT_RX0IF | MCP2515_INT_RX1IF)) ? 1 : 0;
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	f003 0303 	and.w	r3, r3, #3
 8001544:	2b00      	cmp	r3, #0
 8001546:	bf14      	ite	ne
 8001548:	2301      	movne	r3, #1
 800154a:	2300      	moveq	r3, #0
 800154c:	b2db      	uxtb	r3, r3
}
 800154e:	4618      	mov	r0, r3
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <MCP2515_CheckTransmit>:
  * @brief  检查发送缓冲区状态
  * @param  None
  * @retval 发送缓冲区空闲数量
  */
uint8_t MCP2515_CheckTransmit(void)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b082      	sub	sp, #8
 800155a:	af00      	add	r7, sp, #0
    uint8_t status = MCP2515_GetStatus();
 800155c:	f000 f838 	bl	80015d0 <MCP2515_GetStatus>
 8001560:	4603      	mov	r3, r0
 8001562:	71bb      	strb	r3, [r7, #6]
    uint8_t free_buffers = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	71fb      	strb	r3, [r7, #7]
    
    if (!(status & 0x04)) free_buffers++;  // TXB0空闲
 8001568:	79bb      	ldrb	r3, [r7, #6]
 800156a:	f003 0304 	and.w	r3, r3, #4
 800156e:	2b00      	cmp	r3, #0
 8001570:	d102      	bne.n	8001578 <MCP2515_CheckTransmit+0x22>
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	3301      	adds	r3, #1
 8001576:	71fb      	strb	r3, [r7, #7]
    if (!(status & 0x10)) free_buffers++;  // TXB1空闲
 8001578:	79bb      	ldrb	r3, [r7, #6]
 800157a:	f003 0310 	and.w	r3, r3, #16
 800157e:	2b00      	cmp	r3, #0
 8001580:	d102      	bne.n	8001588 <MCP2515_CheckTransmit+0x32>
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	3301      	adds	r3, #1
 8001586:	71fb      	strb	r3, [r7, #7]
    if (!(status & 0x40)) free_buffers++;  // TXB2空闲
 8001588:	79bb      	ldrb	r3, [r7, #6]
 800158a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800158e:	2b00      	cmp	r3, #0
 8001590:	d102      	bne.n	8001598 <MCP2515_CheckTransmit+0x42>
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	3301      	adds	r3, #1
 8001596:	71fb      	strb	r3, [r7, #7]
    
    return free_buffers;
 8001598:	79fb      	ldrb	r3, [r7, #7]
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <MCP2515_GetInterruptFlags>:
  * @brief  获取中断标志
  * @param  None
  * @retval 中断标志寄存器值
  */
uint8_t MCP2515_GetInterruptFlags(void)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	af00      	add	r7, sp, #0
    return MCP2515_ReadRegister(MCP2515_CANINTF);
 80015a6:	202c      	movs	r0, #44	@ 0x2c
 80015a8:	f7ff fdae 	bl	8001108 <MCP2515_ReadRegister>
 80015ac:	4603      	mov	r3, r0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <MCP2515_ClearInterruptFlags>:
  * @brief  清除中断标志
  * @param  flags: 要清除的中断标志
  * @retval None
  */
void MCP2515_ClearInterruptFlags(uint8_t flags)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b082      	sub	sp, #8
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	4603      	mov	r3, r0
 80015ba:	71fb      	strb	r3, [r7, #7]
    MCP2515_ModifyRegister(MCP2515_CANINTF, flags, 0x00);
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	2200      	movs	r2, #0
 80015c0:	4619      	mov	r1, r3
 80015c2:	202c      	movs	r0, #44	@ 0x2c
 80015c4:	f7ff fdd5 	bl	8001172 <MCP2515_ModifyRegister>
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <MCP2515_GetStatus>:
  * @brief  获取MCP2515状态
  * @param  None
  * @retval 状态寄存器值
  */
uint8_t MCP2515_GetStatus(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
    uint8_t status;
    
    MCP2515_CS_Low();
 80015d6:	f7ff fd7f 	bl	80010d8 <MCP2515_CS_Low>
    MCP2515_SPI_ReadWrite(MCP2515_CMD_READ_STATUS);
 80015da:	20a0      	movs	r0, #160	@ 0xa0
 80015dc:	f7ff fd5e 	bl	800109c <MCP2515_SPI_ReadWrite>
    status = MCP2515_SPI_ReadWrite(0x00);
 80015e0:	2000      	movs	r0, #0
 80015e2:	f7ff fd5b 	bl	800109c <MCP2515_SPI_ReadWrite>
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
    MCP2515_CS_High();
 80015ea:	f7ff fd81 	bl	80010f0 <MCP2515_CS_High>
    
    return status;
 80015ee:	79fb      	ldrb	r3, [r7, #7]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <MCP2515_SelfTest>:
  * @brief  MCP2515自检测试
  * @param  None
  * @retval MCP2515_OK: 成功, MCP2515_ERROR: 失败
  */
uint8_t MCP2515_SelfTest(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
    uint8_t test_data = 0xAA;
 80015fe:	23aa      	movs	r3, #170	@ 0xaa
 8001600:	71fb      	strb	r3, [r7, #7]
    uint8_t read_data;
    
    // 写入测试数据到一个可读写的寄存器
    MCP2515_WriteRegister(MCP2515_CNF1, test_data);
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	4619      	mov	r1, r3
 8001606:	202a      	movs	r0, #42	@ 0x2a
 8001608:	f7ff fd98 	bl	800113c <MCP2515_WriteRegister>
    
    // 读回数据进行比较
    read_data = MCP2515_ReadRegister(MCP2515_CNF1);
 800160c:	202a      	movs	r0, #42	@ 0x2a
 800160e:	f7ff fd7b 	bl	8001108 <MCP2515_ReadRegister>
 8001612:	4603      	mov	r3, r0
 8001614:	71bb      	strb	r3, [r7, #6]
    
    if (read_data == test_data) {
 8001616:	79ba      	ldrb	r2, [r7, #6]
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	429a      	cmp	r2, r3
 800161c:	d111      	bne.n	8001642 <MCP2515_SelfTest+0x4a>
        // 再次测试不同的数据
        test_data = 0x55;
 800161e:	2355      	movs	r3, #85	@ 0x55
 8001620:	71fb      	strb	r3, [r7, #7]
        MCP2515_WriteRegister(MCP2515_CNF1, test_data);
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	4619      	mov	r1, r3
 8001626:	202a      	movs	r0, #42	@ 0x2a
 8001628:	f7ff fd88 	bl	800113c <MCP2515_WriteRegister>
        read_data = MCP2515_ReadRegister(MCP2515_CNF1);
 800162c:	202a      	movs	r0, #42	@ 0x2a
 800162e:	f7ff fd6b 	bl	8001108 <MCP2515_ReadRegister>
 8001632:	4603      	mov	r3, r0
 8001634:	71bb      	strb	r3, [r7, #6]
        
        if (read_data == test_data) {
 8001636:	79ba      	ldrb	r2, [r7, #6]
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	429a      	cmp	r2, r3
 800163c:	d101      	bne.n	8001642 <MCP2515_SelfTest+0x4a>
            return MCP2515_OK;
 800163e:	2300      	movs	r3, #0
 8001640:	e000      	b.n	8001644 <MCP2515_SelfTest+0x4c>
        }
    }
    
    return MCP2515_ERROR;
 8001642:	2301      	movs	r3, #1
}
 8001644:	4618      	mov	r0, r3
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <MCP2515_PrintStatus>:
  * @brief  打印MCP2515状态信息
  * @param  None
  * @retval None
  */
void MCP2515_PrintStatus(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
    uint8_t canstat = MCP2515_ReadRegister(MCP2515_CANSTAT);
 8001652:	200e      	movs	r0, #14
 8001654:	f7ff fd58 	bl	8001108 <MCP2515_ReadRegister>
 8001658:	4603      	mov	r3, r0
 800165a:	71fb      	strb	r3, [r7, #7]
    uint8_t canctrl = MCP2515_ReadRegister(MCP2515_CANCTRL);
 800165c:	200f      	movs	r0, #15
 800165e:	f7ff fd53 	bl	8001108 <MCP2515_ReadRegister>
 8001662:	4603      	mov	r3, r0
 8001664:	71bb      	strb	r3, [r7, #6]
    uint8_t canintf = MCP2515_ReadRegister(MCP2515_CANINTF);
 8001666:	202c      	movs	r0, #44	@ 0x2c
 8001668:	f7ff fd4e 	bl	8001108 <MCP2515_ReadRegister>
 800166c:	4603      	mov	r3, r0
 800166e:	717b      	strb	r3, [r7, #5]
    uint8_t eflg = MCP2515_ReadRegister(MCP2515_EFLG);
 8001670:	202d      	movs	r0, #45	@ 0x2d
 8001672:	f7ff fd49 	bl	8001108 <MCP2515_ReadRegister>
 8001676:	4603      	mov	r3, r0
 8001678:	713b      	strb	r3, [r7, #4]
    
    printf("MCP2515 Status:\r\n");
 800167a:	4825      	ldr	r0, [pc, #148]	@ (8001710 <MCP2515_PrintStatus+0xc4>)
 800167c:	f005 fe36 	bl	80072ec <puts>
    printf("CANSTAT: 0x%02X\r\n", canstat);
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	4619      	mov	r1, r3
 8001684:	4823      	ldr	r0, [pc, #140]	@ (8001714 <MCP2515_PrintStatus+0xc8>)
 8001686:	f005 fdc9 	bl	800721c <iprintf>
    printf("CANCTRL: 0x%02X\r\n", canctrl);
 800168a:	79bb      	ldrb	r3, [r7, #6]
 800168c:	4619      	mov	r1, r3
 800168e:	4822      	ldr	r0, [pc, #136]	@ (8001718 <MCP2515_PrintStatus+0xcc>)
 8001690:	f005 fdc4 	bl	800721c <iprintf>
    printf("CANINTF: 0x%02X\r\n", canintf);
 8001694:	797b      	ldrb	r3, [r7, #5]
 8001696:	4619      	mov	r1, r3
 8001698:	4820      	ldr	r0, [pc, #128]	@ (800171c <MCP2515_PrintStatus+0xd0>)
 800169a:	f005 fdbf 	bl	800721c <iprintf>
    printf("EFLG: 0x%02X\r\n", eflg);
 800169e:	793b      	ldrb	r3, [r7, #4]
 80016a0:	4619      	mov	r1, r3
 80016a2:	481f      	ldr	r0, [pc, #124]	@ (8001720 <MCP2515_PrintStatus+0xd4>)
 80016a4:	f005 fdba 	bl	800721c <iprintf>
    printf("Mode: ");
 80016a8:	481e      	ldr	r0, [pc, #120]	@ (8001724 <MCP2515_PrintStatus+0xd8>)
 80016aa:	f005 fdb7 	bl	800721c <iprintf>
    
    switch (canstat & 0xE0) {
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80016b4:	2b80      	cmp	r3, #128	@ 0x80
 80016b6:	d01e      	beq.n	80016f6 <MCP2515_PrintStatus+0xaa>
 80016b8:	2b80      	cmp	r3, #128	@ 0x80
 80016ba:	dc20      	bgt.n	80016fe <MCP2515_PrintStatus+0xb2>
 80016bc:	2b60      	cmp	r3, #96	@ 0x60
 80016be:	d016      	beq.n	80016ee <MCP2515_PrintStatus+0xa2>
 80016c0:	2b60      	cmp	r3, #96	@ 0x60
 80016c2:	dc1c      	bgt.n	80016fe <MCP2515_PrintStatus+0xb2>
 80016c4:	2b40      	cmp	r3, #64	@ 0x40
 80016c6:	d00e      	beq.n	80016e6 <MCP2515_PrintStatus+0x9a>
 80016c8:	2b40      	cmp	r3, #64	@ 0x40
 80016ca:	dc18      	bgt.n	80016fe <MCP2515_PrintStatus+0xb2>
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d002      	beq.n	80016d6 <MCP2515_PrintStatus+0x8a>
 80016d0:	2b20      	cmp	r3, #32
 80016d2:	d004      	beq.n	80016de <MCP2515_PrintStatus+0x92>
 80016d4:	e013      	b.n	80016fe <MCP2515_PrintStatus+0xb2>
        case MCP2515_MODE_NORMAL:
            printf("Normal\r\n");
 80016d6:	4814      	ldr	r0, [pc, #80]	@ (8001728 <MCP2515_PrintStatus+0xdc>)
 80016d8:	f005 fe08 	bl	80072ec <puts>
            break;
 80016dc:	e013      	b.n	8001706 <MCP2515_PrintStatus+0xba>
        case MCP2515_MODE_SLEEP:
            printf("Sleep\r\n");
 80016de:	4813      	ldr	r0, [pc, #76]	@ (800172c <MCP2515_PrintStatus+0xe0>)
 80016e0:	f005 fe04 	bl	80072ec <puts>
            break;
 80016e4:	e00f      	b.n	8001706 <MCP2515_PrintStatus+0xba>
        case MCP2515_MODE_LOOPBACK:
            printf("Loopback\r\n");
 80016e6:	4812      	ldr	r0, [pc, #72]	@ (8001730 <MCP2515_PrintStatus+0xe4>)
 80016e8:	f005 fe00 	bl	80072ec <puts>
            break;
 80016ec:	e00b      	b.n	8001706 <MCP2515_PrintStatus+0xba>
        case MCP2515_MODE_LISTENONLY:
            printf("Listen Only\r\n");
 80016ee:	4811      	ldr	r0, [pc, #68]	@ (8001734 <MCP2515_PrintStatus+0xe8>)
 80016f0:	f005 fdfc 	bl	80072ec <puts>
            break;
 80016f4:	e007      	b.n	8001706 <MCP2515_PrintStatus+0xba>
        case MCP2515_MODE_CONFIG:
            printf("Configuration\r\n");
 80016f6:	4810      	ldr	r0, [pc, #64]	@ (8001738 <MCP2515_PrintStatus+0xec>)
 80016f8:	f005 fdf8 	bl	80072ec <puts>
            break;
 80016fc:	e003      	b.n	8001706 <MCP2515_PrintStatus+0xba>
        default:
            printf("Unknown\r\n");
 80016fe:	480f      	ldr	r0, [pc, #60]	@ (800173c <MCP2515_PrintStatus+0xf0>)
 8001700:	f005 fdf4 	bl	80072ec <puts>
            break;
 8001704:	bf00      	nop
    }
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	0800874c 	.word	0x0800874c
 8001714:	08008760 	.word	0x08008760
 8001718:	08008774 	.word	0x08008774
 800171c:	08008788 	.word	0x08008788
 8001720:	0800879c 	.word	0x0800879c
 8001724:	080087ac 	.word	0x080087ac
 8001728:	080087b4 	.word	0x080087b4
 800172c:	080087bc 	.word	0x080087bc
 8001730:	080087c4 	.word	0x080087c4
 8001734:	080087d0 	.word	0x080087d0
 8001738:	080087e0 	.word	0x080087e0
 800173c:	080087f0 	.word	0x080087f0

08001740 <MCP2515_WaitForMode>:
  * @param  mode: 目标模式
  * @param  timeout: 超时时间(ms)
  * @retval MCP2515_OK: 成功, MCP2515_TIMEOUT: 超时
  */
static uint8_t MCP2515_WaitForMode(uint8_t mode, uint32_t timeout)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	6039      	str	r1, [r7, #0]
 800174a:	71fb      	strb	r3, [r7, #7]
    uint32_t start_time = HAL_GetTick();
 800174c:	f000 fbba 	bl	8001ec4 <HAL_GetTick>
 8001750:	60f8      	str	r0, [r7, #12]
    
    while ((HAL_GetTick() - start_time) < timeout) {
 8001752:	e00b      	b.n	800176c <MCP2515_WaitForMode+0x2c>
        if (MCP2515_GetMode() == mode) {
 8001754:	f7ff fd50 	bl	80011f8 <MCP2515_GetMode>
 8001758:	4603      	mov	r3, r0
 800175a:	461a      	mov	r2, r3
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	4293      	cmp	r3, r2
 8001760:	d101      	bne.n	8001766 <MCP2515_WaitForMode+0x26>
            return MCP2515_OK;
 8001762:	2300      	movs	r3, #0
 8001764:	e00b      	b.n	800177e <MCP2515_WaitForMode+0x3e>
        }
        osDelay(1);
 8001766:	2001      	movs	r0, #1
 8001768:	f002 fe38 	bl	80043dc <osDelay>
    while ((HAL_GetTick() - start_time) < timeout) {
 800176c:	f000 fbaa 	bl	8001ec4 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d8eb      	bhi.n	8001754 <MCP2515_WaitForMode+0x14>
    }
    
    return MCP2515_TIMEOUT;
 800177c:	2302      	movs	r3, #2
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <MCP2515_GetTxBuffer>:
  * @brief  获取空闲的发送缓冲区
  * @param  None
  * @retval 缓冲区编号 (0-2), 0xFF表示无空闲缓冲区
  */
static uint8_t MCP2515_GetTxBuffer(void)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
    uint8_t status = MCP2515_GetStatus();
 800178c:	f7ff ff20 	bl	80015d0 <MCP2515_GetStatus>
 8001790:	4603      	mov	r3, r0
 8001792:	71fb      	strb	r3, [r7, #7]
    
    if (!(status & 0x04)) return 0;  // TXB0空闲
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	f003 0304 	and.w	r3, r3, #4
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <MCP2515_GetTxBuffer+0x1c>
 800179e:	2300      	movs	r3, #0
 80017a0:	e00e      	b.n	80017c0 <MCP2515_GetTxBuffer+0x3a>
    if (!(status & 0x10)) return 1;  // TXB1空闲
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	f003 0310 	and.w	r3, r3, #16
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d101      	bne.n	80017b0 <MCP2515_GetTxBuffer+0x2a>
 80017ac:	2301      	movs	r3, #1
 80017ae:	e007      	b.n	80017c0 <MCP2515_GetTxBuffer+0x3a>
    if (!(status & 0x40)) return 2;  // TXB2空闲
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <MCP2515_GetTxBuffer+0x38>
 80017ba:	2302      	movs	r3, #2
 80017bc:	e000      	b.n	80017c0 <MCP2515_GetTxBuffer+0x3a>
    
    return 0xFF;  // 无空闲缓冲区
 80017be:	23ff      	movs	r3, #255	@ 0xff
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <MCP2515_LoadTxBuffer>:
  * @param  buffer: 缓冲区编号 (0-2)
  * @param  message: CAN消息指针
  * @retval None
  */
static void MCP2515_LoadTxBuffer(uint8_t buffer, MCP2515_CANMessage_t *message)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	6039      	str	r1, [r7, #0]
 80017d2:	71fb      	strb	r3, [r7, #7]
    uint8_t sidh, sidl, eid8, eid0, dlc;
    uint8_t base_addr = 0x30 + (buffer * 0x10);  // 计算缓冲区基地址
 80017d4:	79fb      	ldrb	r3, [r7, #7]
 80017d6:	3303      	adds	r3, #3
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	011b      	lsls	r3, r3, #4
 80017dc:	727b      	strb	r3, [r7, #9]
    uint8_t i;
    
    // 准备ID寄存器值
    if (message->ide) {
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	791b      	ldrb	r3, [r3, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d01d      	beq.n	8001822 <MCP2515_LoadTxBuffer+0x5a>
        // 扩展帧
        sidh = (uint8_t)(message->id >> 21);
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	0d5b      	lsrs	r3, r3, #21
 80017ec:	73fb      	strb	r3, [r7, #15]
        sidl = (uint8_t)(((message->id >> 18) & 0x07) << 5) | 0x08 | (uint8_t)((message->id >> 16) & 0x03);
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	0c9b      	lsrs	r3, r3, #18
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	015b      	lsls	r3, r3, #5
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	0c1b      	lsrs	r3, r3, #16
 8001800:	b2db      	uxtb	r3, r3
 8001802:	f003 0303 	and.w	r3, r3, #3
 8001806:	b2db      	uxtb	r3, r3
 8001808:	4313      	orrs	r3, r2
 800180a:	b2db      	uxtb	r3, r3
 800180c:	f043 0308 	orr.w	r3, r3, #8
 8001810:	73bb      	strb	r3, [r7, #14]
        eid8 = (uint8_t)(message->id >> 8);
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	0a1b      	lsrs	r3, r3, #8
 8001818:	737b      	strb	r3, [r7, #13]
        eid0 = (uint8_t)message->id;
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	733b      	strb	r3, [r7, #12]
 8001820:	e00c      	b.n	800183c <MCP2515_LoadTxBuffer+0x74>
    } else {
        // 标准帧
        sidh = (uint8_t)(message->id >> 3);
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	08db      	lsrs	r3, r3, #3
 8001828:	73fb      	strb	r3, [r7, #15]
        sidl = (uint8_t)((message->id & 0x07) << 5);
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	b2db      	uxtb	r3, r3
 8001830:	015b      	lsls	r3, r3, #5
 8001832:	73bb      	strb	r3, [r7, #14]
        eid8 = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	737b      	strb	r3, [r7, #13]
        eid0 = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	733b      	strb	r3, [r7, #12]
    }
    
    // 准备DLC寄存器值
    dlc = message->dlc & 0x0F;
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	799b      	ldrb	r3, [r3, #6]
 8001840:	f003 030f 	and.w	r3, r3, #15
 8001844:	72fb      	strb	r3, [r7, #11]
    if (message->rtr) {
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	795b      	ldrb	r3, [r3, #5]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d003      	beq.n	8001856 <MCP2515_LoadTxBuffer+0x8e>
        dlc |= 0x40;  // 设置RTR位
 800184e:	7afb      	ldrb	r3, [r7, #11]
 8001850:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001854:	72fb      	strb	r3, [r7, #11]
    }
    
    // 写入ID和控制信息
    MCP2515_WriteRegister(base_addr + 1, sidh);  // SIDH
 8001856:	7a7b      	ldrb	r3, [r7, #9]
 8001858:	3301      	adds	r3, #1
 800185a:	b2db      	uxtb	r3, r3
 800185c:	7bfa      	ldrb	r2, [r7, #15]
 800185e:	4611      	mov	r1, r2
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff fc6b 	bl	800113c <MCP2515_WriteRegister>
    MCP2515_WriteRegister(base_addr + 2, sidl);  // SIDL
 8001866:	7a7b      	ldrb	r3, [r7, #9]
 8001868:	3302      	adds	r3, #2
 800186a:	b2db      	uxtb	r3, r3
 800186c:	7bba      	ldrb	r2, [r7, #14]
 800186e:	4611      	mov	r1, r2
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fc63 	bl	800113c <MCP2515_WriteRegister>
    MCP2515_WriteRegister(base_addr + 3, eid8);  // EID8
 8001876:	7a7b      	ldrb	r3, [r7, #9]
 8001878:	3303      	adds	r3, #3
 800187a:	b2db      	uxtb	r3, r3
 800187c:	7b7a      	ldrb	r2, [r7, #13]
 800187e:	4611      	mov	r1, r2
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fc5b 	bl	800113c <MCP2515_WriteRegister>
    MCP2515_WriteRegister(base_addr + 4, eid0);  // EID0
 8001886:	7a7b      	ldrb	r3, [r7, #9]
 8001888:	3304      	adds	r3, #4
 800188a:	b2db      	uxtb	r3, r3
 800188c:	7b3a      	ldrb	r2, [r7, #12]
 800188e:	4611      	mov	r1, r2
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff fc53 	bl	800113c <MCP2515_WriteRegister>
    MCP2515_WriteRegister(base_addr + 5, dlc);   // DLC
 8001896:	7a7b      	ldrb	r3, [r7, #9]
 8001898:	3305      	adds	r3, #5
 800189a:	b2db      	uxtb	r3, r3
 800189c:	7afa      	ldrb	r2, [r7, #11]
 800189e:	4611      	mov	r1, r2
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff fc4b 	bl	800113c <MCP2515_WriteRegister>
    
    // 写入数据
    for (i = 0; i < message->dlc && i < 8; i++) {
 80018a6:	2300      	movs	r3, #0
 80018a8:	72bb      	strb	r3, [r7, #10]
 80018aa:	e00f      	b.n	80018cc <MCP2515_LoadTxBuffer+0x104>
        MCP2515_WriteRegister(base_addr + 6 + i, message->data[i]);
 80018ac:	7a7a      	ldrb	r2, [r7, #9]
 80018ae:	7abb      	ldrb	r3, [r7, #10]
 80018b0:	4413      	add	r3, r2
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	3306      	adds	r3, #6
 80018b6:	b2d8      	uxtb	r0, r3
 80018b8:	7abb      	ldrb	r3, [r7, #10]
 80018ba:	683a      	ldr	r2, [r7, #0]
 80018bc:	4413      	add	r3, r2
 80018be:	79db      	ldrb	r3, [r3, #7]
 80018c0:	4619      	mov	r1, r3
 80018c2:	f7ff fc3b 	bl	800113c <MCP2515_WriteRegister>
    for (i = 0; i < message->dlc && i < 8; i++) {
 80018c6:	7abb      	ldrb	r3, [r7, #10]
 80018c8:	3301      	adds	r3, #1
 80018ca:	72bb      	strb	r3, [r7, #10]
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	799b      	ldrb	r3, [r3, #6]
 80018d0:	7aba      	ldrb	r2, [r7, #10]
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d202      	bcs.n	80018dc <MCP2515_LoadTxBuffer+0x114>
 80018d6:	7abb      	ldrb	r3, [r7, #10]
 80018d8:	2b07      	cmp	r3, #7
 80018da:	d9e7      	bls.n	80018ac <MCP2515_LoadTxBuffer+0xe4>
    }
}
 80018dc:	bf00      	nop
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <MCP2515_ReadRxBuffer>:
  * @param  buffer: 缓冲区编号 (0-1)
  * @param  message: CAN消息指针
  * @retval None
  */
static void MCP2515_ReadRxBuffer(uint8_t buffer, MCP2515_CANMessage_t *message)
{
 80018e4:	b590      	push	{r4, r7, lr}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	6039      	str	r1, [r7, #0]
 80018ee:	71fb      	strb	r3, [r7, #7]
    uint8_t sidh, sidl, eid8, eid0, dlc;
    uint8_t base_addr = 0x60 + (buffer * 0x10);  // 计算缓冲区基地址
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	3306      	adds	r3, #6
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	011b      	lsls	r3, r3, #4
 80018f8:	73bb      	strb	r3, [r7, #14]
    uint8_t i;
    
    // 读取ID和控制信息
    sidh = MCP2515_ReadRegister(base_addr + 1);  // SIDH
 80018fa:	7bbb      	ldrb	r3, [r7, #14]
 80018fc:	3301      	adds	r3, #1
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff fc01 	bl	8001108 <MCP2515_ReadRegister>
 8001906:	4603      	mov	r3, r0
 8001908:	737b      	strb	r3, [r7, #13]
    sidl = MCP2515_ReadRegister(base_addr + 2);  // SIDL
 800190a:	7bbb      	ldrb	r3, [r7, #14]
 800190c:	3302      	adds	r3, #2
 800190e:	b2db      	uxtb	r3, r3
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fbf9 	bl	8001108 <MCP2515_ReadRegister>
 8001916:	4603      	mov	r3, r0
 8001918:	733b      	strb	r3, [r7, #12]
    eid8 = MCP2515_ReadRegister(base_addr + 3);  // EID8
 800191a:	7bbb      	ldrb	r3, [r7, #14]
 800191c:	3303      	adds	r3, #3
 800191e:	b2db      	uxtb	r3, r3
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff fbf1 	bl	8001108 <MCP2515_ReadRegister>
 8001926:	4603      	mov	r3, r0
 8001928:	72fb      	strb	r3, [r7, #11]
    eid0 = MCP2515_ReadRegister(base_addr + 4);  // EID0
 800192a:	7bbb      	ldrb	r3, [r7, #14]
 800192c:	3304      	adds	r3, #4
 800192e:	b2db      	uxtb	r3, r3
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff fbe9 	bl	8001108 <MCP2515_ReadRegister>
 8001936:	4603      	mov	r3, r0
 8001938:	72bb      	strb	r3, [r7, #10]
    dlc = MCP2515_ReadRegister(base_addr + 5);   // DLC
 800193a:	7bbb      	ldrb	r3, [r7, #14]
 800193c:	3305      	adds	r3, #5
 800193e:	b2db      	uxtb	r3, r3
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff fbe1 	bl	8001108 <MCP2515_ReadRegister>
 8001946:	4603      	mov	r3, r0
 8001948:	727b      	strb	r3, [r7, #9]
    
    // 解析ID
    if (sidl & 0x08) {
 800194a:	7b3b      	ldrb	r3, [r7, #12]
 800194c:	f003 0308 	and.w	r3, r3, #8
 8001950:	2b00      	cmp	r3, #0
 8001952:	d016      	beq.n	8001982 <MCP2515_ReadRxBuffer+0x9e>
        // 扩展帧
        message->ide = 1;
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	2201      	movs	r2, #1
 8001958:	711a      	strb	r2, [r3, #4]
        message->id = ((uint32_t)sidh << 21) | 
 800195a:	7b7b      	ldrb	r3, [r7, #13]
 800195c:	055a      	lsls	r2, r3, #21
                      ((uint32_t)(sidl & 0xE0) << 13) | 
 800195e:	7b3b      	ldrb	r3, [r7, #12]
 8001960:	035b      	lsls	r3, r3, #13
 8001962:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
        message->id = ((uint32_t)sidh << 21) | 
 8001966:	431a      	orrs	r2, r3
                      ((uint32_t)(sidl & 0x03) << 16) | 
 8001968:	7b3b      	ldrb	r3, [r7, #12]
 800196a:	041b      	lsls	r3, r3, #16
 800196c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
                      ((uint32_t)(sidl & 0xE0) << 13) | 
 8001970:	431a      	orrs	r2, r3
                      ((uint32_t)eid8 << 8) | 
 8001972:	7afb      	ldrb	r3, [r7, #11]
 8001974:	021b      	lsls	r3, r3, #8
                      ((uint32_t)(sidl & 0x03) << 16) | 
 8001976:	431a      	orrs	r2, r3
                      ((uint32_t)eid8 << 8) | 
 8001978:	7abb      	ldrb	r3, [r7, #10]
 800197a:	431a      	orrs	r2, r3
        message->id = ((uint32_t)sidh << 21) | 
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	e00a      	b.n	8001998 <MCP2515_ReadRxBuffer+0xb4>
                      eid0;
    } else {
        // 标准帧
        message->ide = 0;
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	2200      	movs	r2, #0
 8001986:	711a      	strb	r2, [r3, #4]
        message->id = ((uint32_t)sidh << 3) | ((sidl & 0xE0) >> 5);
 8001988:	7b7b      	ldrb	r3, [r7, #13]
 800198a:	00db      	lsls	r3, r3, #3
 800198c:	7b3a      	ldrb	r2, [r7, #12]
 800198e:	0952      	lsrs	r2, r2, #5
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	431a      	orrs	r2, r3
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	601a      	str	r2, [r3, #0]
    }
    
    // 解析控制信息
    message->rtr = (dlc & 0x40) ? 1 : 0;
 8001998:	7a7b      	ldrb	r3, [r7, #9]
 800199a:	119b      	asrs	r3, r3, #6
 800199c:	b2db      	uxtb	r3, r3
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	b2da      	uxtb	r2, r3
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	715a      	strb	r2, [r3, #5]
    message->dlc = dlc & 0x0F;
 80019a8:	7a7b      	ldrb	r3, [r7, #9]
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	b2da      	uxtb	r2, r3
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	719a      	strb	r2, [r3, #6]
    
    // 读取数据
    for (i = 0; i < message->dlc && i < 8; i++) {
 80019b4:	2300      	movs	r3, #0
 80019b6:	73fb      	strb	r3, [r7, #15]
 80019b8:	e011      	b.n	80019de <MCP2515_ReadRxBuffer+0xfa>
        message->data[i] = MCP2515_ReadRegister(base_addr + 6 + i);
 80019ba:	7bba      	ldrb	r2, [r7, #14]
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
 80019be:	4413      	add	r3, r2
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	3306      	adds	r3, #6
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	7bfc      	ldrb	r4, [r7, #15]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff fb9d 	bl	8001108 <MCP2515_ReadRegister>
 80019ce:	4603      	mov	r3, r0
 80019d0:	461a      	mov	r2, r3
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	4423      	add	r3, r4
 80019d6:	71da      	strb	r2, [r3, #7]
    for (i = 0; i < message->dlc && i < 8; i++) {
 80019d8:	7bfb      	ldrb	r3, [r7, #15]
 80019da:	3301      	adds	r3, #1
 80019dc:	73fb      	strb	r3, [r7, #15]
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	799b      	ldrb	r3, [r3, #6]
 80019e2:	7bfa      	ldrb	r2, [r7, #15]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d20b      	bcs.n	8001a00 <MCP2515_ReadRxBuffer+0x11c>
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	2b07      	cmp	r3, #7
 80019ec:	d9e5      	bls.n	80019ba <MCP2515_ReadRxBuffer+0xd6>
    }
    
    // 清空剩余数据字节
    for (; i < 8; i++) {
 80019ee:	e007      	b.n	8001a00 <MCP2515_ReadRxBuffer+0x11c>
        message->data[i] = 0;
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	683a      	ldr	r2, [r7, #0]
 80019f4:	4413      	add	r3, r2
 80019f6:	2200      	movs	r2, #0
 80019f8:	71da      	strb	r2, [r3, #7]
    for (; i < 8; i++) {
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
 80019fc:	3301      	adds	r3, #1
 80019fe:	73fb      	strb	r3, [r7, #15]
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	2b07      	cmp	r3, #7
 8001a04:	d9f4      	bls.n	80019f0 <MCP2515_ReadRxBuffer+0x10c>
    }
 8001a06:	bf00      	nop
 8001a08:	bf00      	nop
 8001a0a:	3714      	adds	r7, #20
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd90      	pop	{r4, r7, pc}

08001a10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	4b12      	ldr	r3, [pc, #72]	@ (8001a64 <HAL_MspInit+0x54>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1e:	4a11      	ldr	r2, [pc, #68]	@ (8001a64 <HAL_MspInit+0x54>)
 8001a20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a26:	4b0f      	ldr	r3, [pc, #60]	@ (8001a64 <HAL_MspInit+0x54>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	603b      	str	r3, [r7, #0]
 8001a36:	4b0b      	ldr	r3, [pc, #44]	@ (8001a64 <HAL_MspInit+0x54>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a64 <HAL_MspInit+0x54>)
 8001a3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a40:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a42:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <HAL_MspInit+0x54>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a4a:	603b      	str	r3, [r7, #0]
 8001a4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	210f      	movs	r1, #15
 8001a52:	f06f 0001 	mvn.w	r0, #1
 8001a56:	f000 fb1d 	bl	8002094 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40023800 	.word	0x40023800

08001a68 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	@ 0x28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a19      	ldr	r2, [pc, #100]	@ (8001aec <HAL_SPI_MspInit+0x84>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d12b      	bne.n	8001ae2 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <HAL_SPI_MspInit+0x88>)
 8001a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a92:	4a17      	ldr	r2, [pc, #92]	@ (8001af0 <HAL_SPI_MspInit+0x88>)
 8001a94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a9a:	4b15      	ldr	r3, [pc, #84]	@ (8001af0 <HAL_SPI_MspInit+0x88>)
 8001a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aa2:	613b      	str	r3, [r7, #16]
 8001aa4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	4b11      	ldr	r3, [pc, #68]	@ (8001af0 <HAL_SPI_MspInit+0x88>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	4a10      	ldr	r2, [pc, #64]	@ (8001af0 <HAL_SPI_MspInit+0x88>)
 8001ab0:	f043 0302 	orr.w	r3, r3, #2
 8001ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8001af0 <HAL_SPI_MspInit+0x88>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001ac2:	2338      	movs	r3, #56	@ 0x38
 8001ac4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ad2:	2305      	movs	r3, #5
 8001ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad6:	f107 0314 	add.w	r3, r7, #20
 8001ada:	4619      	mov	r1, r3
 8001adc:	4805      	ldr	r0, [pc, #20]	@ (8001af4 <HAL_SPI_MspInit+0x8c>)
 8001ade:	f000 fb03 	bl	80020e8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001ae2:	bf00      	nop
 8001ae4:	3728      	adds	r7, #40	@ 0x28
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40013000 	.word	0x40013000
 8001af0:	40023800 	.word	0x40023800
 8001af4:	40020400 	.word	0x40020400

08001af8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08a      	sub	sp, #40	@ 0x28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a19      	ldr	r2, [pc, #100]	@ (8001b7c <HAL_UART_MspInit+0x84>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d12b      	bne.n	8001b72 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	4b18      	ldr	r3, [pc, #96]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	4a17      	ldr	r2, [pc, #92]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	4b11      	ldr	r3, [pc, #68]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	4a10      	ldr	r2, [pc, #64]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b46:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b52:	230c      	movs	r3, #12
 8001b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b56:	2302      	movs	r3, #2
 8001b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b62:	2307      	movs	r3, #7
 8001b64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b66:	f107 0314 	add.w	r3, r7, #20
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4805      	ldr	r0, [pc, #20]	@ (8001b84 <HAL_UART_MspInit+0x8c>)
 8001b6e:	f000 fabb 	bl	80020e8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001b72:	bf00      	nop
 8001b74:	3728      	adds	r7, #40	@ 0x28
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40004400 	.word	0x40004400
 8001b80:	40023800 	.word	0x40023800
 8001b84:	40020000 	.word	0x40020000

08001b88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b08c      	sub	sp, #48	@ 0x30
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001b90:	2300      	movs	r3, #0
 8001b92:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001b94:	2300      	movs	r3, #0
 8001b96:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60bb      	str	r3, [r7, #8]
 8001b9c:	4b2f      	ldr	r3, [pc, #188]	@ (8001c5c <HAL_InitTick+0xd4>)
 8001b9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba0:	4a2e      	ldr	r2, [pc, #184]	@ (8001c5c <HAL_InitTick+0xd4>)
 8001ba2:	f043 0301 	orr.w	r3, r3, #1
 8001ba6:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ba8:	4b2c      	ldr	r3, [pc, #176]	@ (8001c5c <HAL_InitTick+0xd4>)
 8001baa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bac:	f003 0301 	and.w	r3, r3, #1
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bb4:	f107 020c 	add.w	r2, r7, #12
 8001bb8:	f107 0310 	add.w	r3, r7, #16
 8001bbc:	4611      	mov	r1, r2
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f001 f904 	bl	8002dcc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001bc4:	f001 f8ee 	bl	8002da4 <HAL_RCC_GetPCLK2Freq>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bd0:	4a23      	ldr	r2, [pc, #140]	@ (8001c60 <HAL_InitTick+0xd8>)
 8001bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd6:	0c9b      	lsrs	r3, r3, #18
 8001bd8:	3b01      	subs	r3, #1
 8001bda:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001bdc:	4b21      	ldr	r3, [pc, #132]	@ (8001c64 <HAL_InitTick+0xdc>)
 8001bde:	4a22      	ldr	r2, [pc, #136]	@ (8001c68 <HAL_InitTick+0xe0>)
 8001be0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001be2:	4b20      	ldr	r3, [pc, #128]	@ (8001c64 <HAL_InitTick+0xdc>)
 8001be4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001be8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001bea:	4a1e      	ldr	r2, [pc, #120]	@ (8001c64 <HAL_InitTick+0xdc>)
 8001bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bee:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001bf0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c64 <HAL_InitTick+0xdc>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c64 <HAL_InitTick+0xdc>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfc:	4b19      	ldr	r3, [pc, #100]	@ (8001c64 <HAL_InitTick+0xdc>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001c02:	4818      	ldr	r0, [pc, #96]	@ (8001c64 <HAL_InitTick+0xdc>)
 8001c04:	f001 fc22 	bl	800344c <HAL_TIM_Base_Init>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001c0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d11b      	bne.n	8001c4e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001c16:	4813      	ldr	r0, [pc, #76]	@ (8001c64 <HAL_InitTick+0xdc>)
 8001c18:	f001 fc72 	bl	8003500 <HAL_TIM_Base_Start_IT>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001c22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d111      	bne.n	8001c4e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c2a:	2019      	movs	r0, #25
 8001c2c:	f000 fa4e 	bl	80020cc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b0f      	cmp	r3, #15
 8001c34:	d808      	bhi.n	8001c48 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001c36:	2200      	movs	r2, #0
 8001c38:	6879      	ldr	r1, [r7, #4]
 8001c3a:	2019      	movs	r0, #25
 8001c3c:	f000 fa2a 	bl	8002094 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c40:	4a0a      	ldr	r2, [pc, #40]	@ (8001c6c <HAL_InitTick+0xe4>)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6013      	str	r3, [r2, #0]
 8001c46:	e002      	b.n	8001c4e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001c4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3730      	adds	r7, #48	@ 0x30
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	431bde83 	.word	0x431bde83
 8001c64:	2000014c 	.word	0x2000014c
 8001c68:	40010000 	.word	0x40010000
 8001c6c:	20000004 	.word	0x20000004

08001c70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c74:	bf00      	nop
 8001c76:	e7fd      	b.n	8001c74 <NMI_Handler+0x4>

08001c78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c7c:	bf00      	nop
 8001c7e:	e7fd      	b.n	8001c7c <HardFault_Handler+0x4>

08001c80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c84:	bf00      	nop
 8001c86:	e7fd      	b.n	8001c84 <MemManage_Handler+0x4>

08001c88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c8c:	bf00      	nop
 8001c8e:	e7fd      	b.n	8001c8c <BusFault_Handler+0x4>

08001c90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c94:	bf00      	nop
 8001c96:	e7fd      	b.n	8001c94 <UsageFault_Handler+0x4>

08001c98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c9c:	bf00      	nop
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
	...

08001ca8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001cac:	4802      	ldr	r0, [pc, #8]	@ (8001cb8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001cae:	f001 fc97 	bl	80035e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	2000014c 	.word	0x2000014c

08001cbc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MCP2515_INT_Pin);
 8001cc0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001cc4:	f000 fbc6 	bl	8002454 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  // MCP2515中断处理
  // 注意：这里只是触发中断标志，实际处理在CAN任务中进行
  CAN_App_IRQ_Callback();
 8001cc8:	f7fe ffba 	bl	8000c40 <CAN_App_IRQ_Callback>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ccc:	bf00      	nop
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cdc:	2300      	movs	r3, #0
 8001cde:	617b      	str	r3, [r7, #20]
 8001ce0:	e00a      	b.n	8001cf8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ce2:	f3af 8000 	nop.w
 8001ce6:	4601      	mov	r1, r0
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	1c5a      	adds	r2, r3, #1
 8001cec:	60ba      	str	r2, [r7, #8]
 8001cee:	b2ca      	uxtb	r2, r1
 8001cf0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	dbf0      	blt.n	8001ce2 <_read+0x12>
  }

  return len;
 8001d00:	687b      	ldr	r3, [r7, #4]
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <_close>:
  }
  return len;
}

int _close(int file)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr

08001d22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d22:	b480      	push	{r7}
 8001d24:	b083      	sub	sp, #12
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
 8001d2a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d32:	605a      	str	r2, [r3, #4]
  return 0;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <_isatty>:

int _isatty(int file)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b083      	sub	sp, #12
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d4a:	2301      	movs	r3, #1
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3714      	adds	r7, #20
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
	...

08001d74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d7c:	4a14      	ldr	r2, [pc, #80]	@ (8001dd0 <_sbrk+0x5c>)
 8001d7e:	4b15      	ldr	r3, [pc, #84]	@ (8001dd4 <_sbrk+0x60>)
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d88:	4b13      	ldr	r3, [pc, #76]	@ (8001dd8 <_sbrk+0x64>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d102      	bne.n	8001d96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d90:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <_sbrk+0x64>)
 8001d92:	4a12      	ldr	r2, [pc, #72]	@ (8001ddc <_sbrk+0x68>)
 8001d94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d96:	4b10      	ldr	r3, [pc, #64]	@ (8001dd8 <_sbrk+0x64>)
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d207      	bcs.n	8001db4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001da4:	f005 fc3e 	bl	8007624 <__errno>
 8001da8:	4603      	mov	r3, r0
 8001daa:	220c      	movs	r2, #12
 8001dac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dae:	f04f 33ff 	mov.w	r3, #4294967295
 8001db2:	e009      	b.n	8001dc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001db4:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <_sbrk+0x64>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dba:	4b07      	ldr	r3, [pc, #28]	@ (8001dd8 <_sbrk+0x64>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	4a05      	ldr	r2, [pc, #20]	@ (8001dd8 <_sbrk+0x64>)
 8001dc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	20020000 	.word	0x20020000
 8001dd4:	00000400 	.word	0x00000400
 8001dd8:	20000194 	.word	0x20000194
 8001ddc:	20004cd0 	.word	0x20004cd0

08001de0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001de4:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <SystemInit+0x20>)
 8001de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dea:	4a05      	ldr	r2, [pc, #20]	@ (8001e00 <SystemInit+0x20>)
 8001dec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001df0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df4:	bf00      	nop
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e3c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e08:	f7ff ffea 	bl	8001de0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e0c:	480c      	ldr	r0, [pc, #48]	@ (8001e40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e0e:	490d      	ldr	r1, [pc, #52]	@ (8001e44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e10:	4a0d      	ldr	r2, [pc, #52]	@ (8001e48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e14:	e002      	b.n	8001e1c <LoopCopyDataInit>

08001e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e1a:	3304      	adds	r3, #4

08001e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e20:	d3f9      	bcc.n	8001e16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e22:	4a0a      	ldr	r2, [pc, #40]	@ (8001e4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e24:	4c0a      	ldr	r4, [pc, #40]	@ (8001e50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e28:	e001      	b.n	8001e2e <LoopFillZerobss>

08001e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e2c:	3204      	adds	r2, #4

08001e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e30:	d3fb      	bcc.n	8001e2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e32:	f005 fbfd 	bl	8007630 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e36:	f7fe ff0b 	bl	8000c50 <main>
  bx  lr    
 8001e3a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e44:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001e48:	08008900 	.word	0x08008900
  ldr r2, =_sbss
 8001e4c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001e50:	20004cd0 	.word	0x20004cd0

08001e54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e54:	e7fe      	b.n	8001e54 <ADC_IRQHandler>
	...

08001e58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e98 <HAL_Init+0x40>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a0d      	ldr	r2, [pc, #52]	@ (8001e98 <HAL_Init+0x40>)
 8001e62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e68:	4b0b      	ldr	r3, [pc, #44]	@ (8001e98 <HAL_Init+0x40>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e98 <HAL_Init+0x40>)
 8001e6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e74:	4b08      	ldr	r3, [pc, #32]	@ (8001e98 <HAL_Init+0x40>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a07      	ldr	r2, [pc, #28]	@ (8001e98 <HAL_Init+0x40>)
 8001e7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e80:	2003      	movs	r0, #3
 8001e82:	f000 f8fc 	bl	800207e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e86:	200f      	movs	r0, #15
 8001e88:	f7ff fe7e 	bl	8001b88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e8c:	f7ff fdc0 	bl	8001a10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40023c00 	.word	0x40023c00

08001e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	@ (8001ebc <HAL_IncTick+0x20>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <HAL_IncTick+0x24>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4413      	add	r3, r2
 8001eac:	4a04      	ldr	r2, [pc, #16]	@ (8001ec0 <HAL_IncTick+0x24>)
 8001eae:	6013      	str	r3, [r2, #0]
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	20000008 	.word	0x20000008
 8001ec0:	20000198 	.word	0x20000198

08001ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec8:	4b03      	ldr	r3, [pc, #12]	@ (8001ed8 <HAL_GetTick+0x14>)
 8001eca:	681b      	ldr	r3, [r3, #0]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	20000198 	.word	0x20000198

08001edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee4:	f7ff ffee 	bl	8001ec4 <HAL_GetTick>
 8001ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef4:	d005      	beq.n	8001f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_Delay+0x44>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4413      	add	r3, r2
 8001f00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f02:	bf00      	nop
 8001f04:	f7ff ffde 	bl	8001ec4 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d8f7      	bhi.n	8001f04 <HAL_Delay+0x28>
  {
  }
}
 8001f14:	bf00      	nop
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000008 	.word	0x20000008

08001f24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f34:	4b0c      	ldr	r3, [pc, #48]	@ (8001f68 <__NVIC_SetPriorityGrouping+0x44>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f3a:	68ba      	ldr	r2, [r7, #8]
 8001f3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f40:	4013      	ands	r3, r2
 8001f42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f56:	4a04      	ldr	r2, [pc, #16]	@ (8001f68 <__NVIC_SetPriorityGrouping+0x44>)
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	60d3      	str	r3, [r2, #12]
}
 8001f5c:	bf00      	nop
 8001f5e:	3714      	adds	r7, #20
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f70:	4b04      	ldr	r3, [pc, #16]	@ (8001f84 <__NVIC_GetPriorityGrouping+0x18>)
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	0a1b      	lsrs	r3, r3, #8
 8001f76:	f003 0307 	and.w	r3, r3, #7
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	e000ed00 	.word	0xe000ed00

08001f88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	db0b      	blt.n	8001fb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	f003 021f 	and.w	r2, r3, #31
 8001fa0:	4907      	ldr	r1, [pc, #28]	@ (8001fc0 <__NVIC_EnableIRQ+0x38>)
 8001fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa6:	095b      	lsrs	r3, r3, #5
 8001fa8:	2001      	movs	r0, #1
 8001faa:	fa00 f202 	lsl.w	r2, r0, r2
 8001fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fb2:	bf00      	nop
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	e000e100 	.word	0xe000e100

08001fc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	6039      	str	r1, [r7, #0]
 8001fce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	db0a      	blt.n	8001fee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	490c      	ldr	r1, [pc, #48]	@ (8002010 <__NVIC_SetPriority+0x4c>)
 8001fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe2:	0112      	lsls	r2, r2, #4
 8001fe4:	b2d2      	uxtb	r2, r2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fec:	e00a      	b.n	8002004 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	4908      	ldr	r1, [pc, #32]	@ (8002014 <__NVIC_SetPriority+0x50>)
 8001ff4:	79fb      	ldrb	r3, [r7, #7]
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	3b04      	subs	r3, #4
 8001ffc:	0112      	lsls	r2, r2, #4
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	440b      	add	r3, r1
 8002002:	761a      	strb	r2, [r3, #24]
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	e000e100 	.word	0xe000e100
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002018:	b480      	push	{r7}
 800201a:	b089      	sub	sp, #36	@ 0x24
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f1c3 0307 	rsb	r3, r3, #7
 8002032:	2b04      	cmp	r3, #4
 8002034:	bf28      	it	cs
 8002036:	2304      	movcs	r3, #4
 8002038:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	3304      	adds	r3, #4
 800203e:	2b06      	cmp	r3, #6
 8002040:	d902      	bls.n	8002048 <NVIC_EncodePriority+0x30>
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3b03      	subs	r3, #3
 8002046:	e000      	b.n	800204a <NVIC_EncodePriority+0x32>
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800204c:	f04f 32ff 	mov.w	r2, #4294967295
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43da      	mvns	r2, r3
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	401a      	ands	r2, r3
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002060:	f04f 31ff 	mov.w	r1, #4294967295
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	fa01 f303 	lsl.w	r3, r1, r3
 800206a:	43d9      	mvns	r1, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002070:	4313      	orrs	r3, r2
         );
}
 8002072:	4618      	mov	r0, r3
 8002074:	3724      	adds	r7, #36	@ 0x24
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f7ff ff4c 	bl	8001f24 <__NVIC_SetPriorityGrouping>
}
 800208c:	bf00      	nop
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
 80020a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020a6:	f7ff ff61 	bl	8001f6c <__NVIC_GetPriorityGrouping>
 80020aa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	68b9      	ldr	r1, [r7, #8]
 80020b0:	6978      	ldr	r0, [r7, #20]
 80020b2:	f7ff ffb1 	bl	8002018 <NVIC_EncodePriority>
 80020b6:	4602      	mov	r2, r0
 80020b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020bc:	4611      	mov	r1, r2
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff ff80 	bl	8001fc4 <__NVIC_SetPriority>
}
 80020c4:	bf00      	nop
 80020c6:	3718      	adds	r7, #24
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ff54 	bl	8001f88 <__NVIC_EnableIRQ>
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b089      	sub	sp, #36	@ 0x24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020fe:	2300      	movs	r3, #0
 8002100:	61fb      	str	r3, [r7, #28]
 8002102:	e16b      	b.n	80023dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002104:	2201      	movs	r2, #1
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	697a      	ldr	r2, [r7, #20]
 8002114:	4013      	ands	r3, r2
 8002116:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	429a      	cmp	r2, r3
 800211e:	f040 815a 	bne.w	80023d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 0303 	and.w	r3, r3, #3
 800212a:	2b01      	cmp	r3, #1
 800212c:	d005      	beq.n	800213a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002136:	2b02      	cmp	r3, #2
 8002138:	d130      	bne.n	800219c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	2203      	movs	r2, #3
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43db      	mvns	r3, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4013      	ands	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4313      	orrs	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002170:	2201      	movs	r2, #1
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	4013      	ands	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	091b      	lsrs	r3, r3, #4
 8002186:	f003 0201 	and.w	r2, r3, #1
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4313      	orrs	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	d017      	beq.n	80021d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 0303 	and.w	r3, r3, #3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d123      	bne.n	800222c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	08da      	lsrs	r2, r3, #3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3208      	adds	r2, #8
 80021ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	220f      	movs	r2, #15
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4013      	ands	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	691a      	ldr	r2, [r3, #16]
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	4313      	orrs	r3, r2
 800221c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	08da      	lsrs	r2, r3, #3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3208      	adds	r2, #8
 8002226:	69b9      	ldr	r1, [r7, #24]
 8002228:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	2203      	movs	r2, #3
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	43db      	mvns	r3, r3
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	4013      	ands	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 0203 	and.w	r2, r3, #3
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 80b4 	beq.w	80023d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	4b60      	ldr	r3, [pc, #384]	@ (80023f4 <HAL_GPIO_Init+0x30c>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002276:	4a5f      	ldr	r2, [pc, #380]	@ (80023f4 <HAL_GPIO_Init+0x30c>)
 8002278:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800227c:	6453      	str	r3, [r2, #68]	@ 0x44
 800227e:	4b5d      	ldr	r3, [pc, #372]	@ (80023f4 <HAL_GPIO_Init+0x30c>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002282:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800228a:	4a5b      	ldr	r2, [pc, #364]	@ (80023f8 <HAL_GPIO_Init+0x310>)
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	089b      	lsrs	r3, r3, #2
 8002290:	3302      	adds	r3, #2
 8002292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002296:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f003 0303 	and.w	r3, r3, #3
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	220f      	movs	r2, #15
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	43db      	mvns	r3, r3
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	4013      	ands	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a52      	ldr	r2, [pc, #328]	@ (80023fc <HAL_GPIO_Init+0x314>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d02b      	beq.n	800230e <HAL_GPIO_Init+0x226>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a51      	ldr	r2, [pc, #324]	@ (8002400 <HAL_GPIO_Init+0x318>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d025      	beq.n	800230a <HAL_GPIO_Init+0x222>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a50      	ldr	r2, [pc, #320]	@ (8002404 <HAL_GPIO_Init+0x31c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d01f      	beq.n	8002306 <HAL_GPIO_Init+0x21e>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a4f      	ldr	r2, [pc, #316]	@ (8002408 <HAL_GPIO_Init+0x320>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d019      	beq.n	8002302 <HAL_GPIO_Init+0x21a>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a4e      	ldr	r2, [pc, #312]	@ (800240c <HAL_GPIO_Init+0x324>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d013      	beq.n	80022fe <HAL_GPIO_Init+0x216>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002410 <HAL_GPIO_Init+0x328>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d00d      	beq.n	80022fa <HAL_GPIO_Init+0x212>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a4c      	ldr	r2, [pc, #304]	@ (8002414 <HAL_GPIO_Init+0x32c>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d007      	beq.n	80022f6 <HAL_GPIO_Init+0x20e>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002418 <HAL_GPIO_Init+0x330>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d101      	bne.n	80022f2 <HAL_GPIO_Init+0x20a>
 80022ee:	2307      	movs	r3, #7
 80022f0:	e00e      	b.n	8002310 <HAL_GPIO_Init+0x228>
 80022f2:	2308      	movs	r3, #8
 80022f4:	e00c      	b.n	8002310 <HAL_GPIO_Init+0x228>
 80022f6:	2306      	movs	r3, #6
 80022f8:	e00a      	b.n	8002310 <HAL_GPIO_Init+0x228>
 80022fa:	2305      	movs	r3, #5
 80022fc:	e008      	b.n	8002310 <HAL_GPIO_Init+0x228>
 80022fe:	2304      	movs	r3, #4
 8002300:	e006      	b.n	8002310 <HAL_GPIO_Init+0x228>
 8002302:	2303      	movs	r3, #3
 8002304:	e004      	b.n	8002310 <HAL_GPIO_Init+0x228>
 8002306:	2302      	movs	r3, #2
 8002308:	e002      	b.n	8002310 <HAL_GPIO_Init+0x228>
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <HAL_GPIO_Init+0x228>
 800230e:	2300      	movs	r3, #0
 8002310:	69fa      	ldr	r2, [r7, #28]
 8002312:	f002 0203 	and.w	r2, r2, #3
 8002316:	0092      	lsls	r2, r2, #2
 8002318:	4093      	lsls	r3, r2
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	4313      	orrs	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002320:	4935      	ldr	r1, [pc, #212]	@ (80023f8 <HAL_GPIO_Init+0x310>)
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	089b      	lsrs	r3, r3, #2
 8002326:	3302      	adds	r3, #2
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800232e:	4b3b      	ldr	r3, [pc, #236]	@ (800241c <HAL_GPIO_Init+0x334>)
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	43db      	mvns	r3, r3
 8002338:	69ba      	ldr	r2, [r7, #24]
 800233a:	4013      	ands	r3, r2
 800233c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	4313      	orrs	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002352:	4a32      	ldr	r2, [pc, #200]	@ (800241c <HAL_GPIO_Init+0x334>)
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002358:	4b30      	ldr	r3, [pc, #192]	@ (800241c <HAL_GPIO_Init+0x334>)
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	43db      	mvns	r3, r3
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	4013      	ands	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	4313      	orrs	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800237c:	4a27      	ldr	r2, [pc, #156]	@ (800241c <HAL_GPIO_Init+0x334>)
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002382:	4b26      	ldr	r3, [pc, #152]	@ (800241c <HAL_GPIO_Init+0x334>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	43db      	mvns	r3, r3
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	4013      	ands	r3, r2
 8002390:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023a6:	4a1d      	ldr	r2, [pc, #116]	@ (800241c <HAL_GPIO_Init+0x334>)
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023ac:	4b1b      	ldr	r3, [pc, #108]	@ (800241c <HAL_GPIO_Init+0x334>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	43db      	mvns	r3, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4013      	ands	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d003      	beq.n	80023d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023d0:	4a12      	ldr	r2, [pc, #72]	@ (800241c <HAL_GPIO_Init+0x334>)
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	3301      	adds	r3, #1
 80023da:	61fb      	str	r3, [r7, #28]
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	2b0f      	cmp	r3, #15
 80023e0:	f67f ae90 	bls.w	8002104 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023e4:	bf00      	nop
 80023e6:	bf00      	nop
 80023e8:	3724      	adds	r7, #36	@ 0x24
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	40023800 	.word	0x40023800
 80023f8:	40013800 	.word	0x40013800
 80023fc:	40020000 	.word	0x40020000
 8002400:	40020400 	.word	0x40020400
 8002404:	40020800 	.word	0x40020800
 8002408:	40020c00 	.word	0x40020c00
 800240c:	40021000 	.word	0x40021000
 8002410:	40021400 	.word	0x40021400
 8002414:	40021800 	.word	0x40021800
 8002418:	40021c00 	.word	0x40021c00
 800241c:	40013c00 	.word	0x40013c00

08002420 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	460b      	mov	r3, r1
 800242a:	807b      	strh	r3, [r7, #2]
 800242c:	4613      	mov	r3, r2
 800242e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002430:	787b      	ldrb	r3, [r7, #1]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d003      	beq.n	800243e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002436:	887a      	ldrh	r2, [r7, #2]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800243c:	e003      	b.n	8002446 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800243e:	887b      	ldrh	r3, [r7, #2]
 8002440:	041a      	lsls	r2, r3, #16
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	619a      	str	r2, [r3, #24]
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
	...

08002454 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800245e:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002460:	695a      	ldr	r2, [r3, #20]
 8002462:	88fb      	ldrh	r3, [r7, #6]
 8002464:	4013      	ands	r3, r2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d006      	beq.n	8002478 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800246a:	4a05      	ldr	r2, [pc, #20]	@ (8002480 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800246c:	88fb      	ldrh	r3, [r7, #6]
 800246e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002470:	88fb      	ldrh	r3, [r7, #6]
 8002472:	4618      	mov	r0, r3
 8002474:	f000 f806 	bl	8002484 <HAL_GPIO_EXTI_Callback>
  }
}
 8002478:	bf00      	nop
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40013c00 	.word	0x40013c00

08002484 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e267      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d075      	beq.n	80025a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024ba:	4b88      	ldr	r3, [pc, #544]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 030c 	and.w	r3, r3, #12
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d00c      	beq.n	80024e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024c6:	4b85      	ldr	r3, [pc, #532]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024ce:	2b08      	cmp	r3, #8
 80024d0:	d112      	bne.n	80024f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024d2:	4b82      	ldr	r3, [pc, #520]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024de:	d10b      	bne.n	80024f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e0:	4b7e      	ldr	r3, [pc, #504]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d05b      	beq.n	80025a4 <HAL_RCC_OscConfig+0x108>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d157      	bne.n	80025a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e242      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002500:	d106      	bne.n	8002510 <HAL_RCC_OscConfig+0x74>
 8002502:	4b76      	ldr	r3, [pc, #472]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a75      	ldr	r2, [pc, #468]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002508:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800250c:	6013      	str	r3, [r2, #0]
 800250e:	e01d      	b.n	800254c <HAL_RCC_OscConfig+0xb0>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002518:	d10c      	bne.n	8002534 <HAL_RCC_OscConfig+0x98>
 800251a:	4b70      	ldr	r3, [pc, #448]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a6f      	ldr	r2, [pc, #444]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002520:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	4b6d      	ldr	r3, [pc, #436]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a6c      	ldr	r2, [pc, #432]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 800252c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002530:	6013      	str	r3, [r2, #0]
 8002532:	e00b      	b.n	800254c <HAL_RCC_OscConfig+0xb0>
 8002534:	4b69      	ldr	r3, [pc, #420]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a68      	ldr	r2, [pc, #416]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 800253a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	4b66      	ldr	r3, [pc, #408]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a65      	ldr	r2, [pc, #404]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002546:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800254a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d013      	beq.n	800257c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002554:	f7ff fcb6 	bl	8001ec4 <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800255a:	e008      	b.n	800256e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800255c:	f7ff fcb2 	bl	8001ec4 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b64      	cmp	r3, #100	@ 0x64
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e207      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256e:	4b5b      	ldr	r3, [pc, #364]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d0f0      	beq.n	800255c <HAL_RCC_OscConfig+0xc0>
 800257a:	e014      	b.n	80025a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257c:	f7ff fca2 	bl	8001ec4 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002584:	f7ff fc9e 	bl	8001ec4 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b64      	cmp	r3, #100	@ 0x64
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e1f3      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002596:	4b51      	ldr	r3, [pc, #324]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1f0      	bne.n	8002584 <HAL_RCC_OscConfig+0xe8>
 80025a2:	e000      	b.n	80025a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d063      	beq.n	800267a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025b2:	4b4a      	ldr	r3, [pc, #296]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 030c 	and.w	r3, r3, #12
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00b      	beq.n	80025d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025be:	4b47      	ldr	r3, [pc, #284]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025c6:	2b08      	cmp	r3, #8
 80025c8:	d11c      	bne.n	8002604 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025ca:	4b44      	ldr	r3, [pc, #272]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d116      	bne.n	8002604 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025d6:	4b41      	ldr	r3, [pc, #260]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d005      	beq.n	80025ee <HAL_RCC_OscConfig+0x152>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d001      	beq.n	80025ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e1c7      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ee:	4b3b      	ldr	r3, [pc, #236]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	00db      	lsls	r3, r3, #3
 80025fc:	4937      	ldr	r1, [pc, #220]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80025fe:	4313      	orrs	r3, r2
 8002600:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002602:	e03a      	b.n	800267a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d020      	beq.n	800264e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800260c:	4b34      	ldr	r3, [pc, #208]	@ (80026e0 <HAL_RCC_OscConfig+0x244>)
 800260e:	2201      	movs	r2, #1
 8002610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002612:	f7ff fc57 	bl	8001ec4 <HAL_GetTick>
 8002616:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002618:	e008      	b.n	800262c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800261a:	f7ff fc53 	bl	8001ec4 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d901      	bls.n	800262c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002628:	2303      	movs	r3, #3
 800262a:	e1a8      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800262c:	4b2b      	ldr	r3, [pc, #172]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0302 	and.w	r3, r3, #2
 8002634:	2b00      	cmp	r3, #0
 8002636:	d0f0      	beq.n	800261a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002638:	4b28      	ldr	r3, [pc, #160]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	00db      	lsls	r3, r3, #3
 8002646:	4925      	ldr	r1, [pc, #148]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002648:	4313      	orrs	r3, r2
 800264a:	600b      	str	r3, [r1, #0]
 800264c:	e015      	b.n	800267a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800264e:	4b24      	ldr	r3, [pc, #144]	@ (80026e0 <HAL_RCC_OscConfig+0x244>)
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002654:	f7ff fc36 	bl	8001ec4 <HAL_GetTick>
 8002658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800265a:	e008      	b.n	800266e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800265c:	f7ff fc32 	bl	8001ec4 <HAL_GetTick>
 8002660:	4602      	mov	r2, r0
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	2b02      	cmp	r3, #2
 8002668:	d901      	bls.n	800266e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e187      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800266e:	4b1b      	ldr	r3, [pc, #108]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1f0      	bne.n	800265c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0308 	and.w	r3, r3, #8
 8002682:	2b00      	cmp	r3, #0
 8002684:	d036      	beq.n	80026f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	695b      	ldr	r3, [r3, #20]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d016      	beq.n	80026bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800268e:	4b15      	ldr	r3, [pc, #84]	@ (80026e4 <HAL_RCC_OscConfig+0x248>)
 8002690:	2201      	movs	r2, #1
 8002692:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002694:	f7ff fc16 	bl	8001ec4 <HAL_GetTick>
 8002698:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800269a:	e008      	b.n	80026ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800269c:	f7ff fc12 	bl	8001ec4 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e167      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ae:	4b0b      	ldr	r3, [pc, #44]	@ (80026dc <HAL_RCC_OscConfig+0x240>)
 80026b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d0f0      	beq.n	800269c <HAL_RCC_OscConfig+0x200>
 80026ba:	e01b      	b.n	80026f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026bc:	4b09      	ldr	r3, [pc, #36]	@ (80026e4 <HAL_RCC_OscConfig+0x248>)
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026c2:	f7ff fbff 	bl	8001ec4 <HAL_GetTick>
 80026c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026c8:	e00e      	b.n	80026e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026ca:	f7ff fbfb 	bl	8001ec4 <HAL_GetTick>
 80026ce:	4602      	mov	r2, r0
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d907      	bls.n	80026e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026d8:	2303      	movs	r3, #3
 80026da:	e150      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
 80026dc:	40023800 	.word	0x40023800
 80026e0:	42470000 	.word	0x42470000
 80026e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026e8:	4b88      	ldr	r3, [pc, #544]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 80026ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1ea      	bne.n	80026ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0304 	and.w	r3, r3, #4
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f000 8097 	beq.w	8002830 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002702:	2300      	movs	r3, #0
 8002704:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002706:	4b81      	ldr	r3, [pc, #516]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 8002708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10f      	bne.n	8002732 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	4b7d      	ldr	r3, [pc, #500]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 8002718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271a:	4a7c      	ldr	r2, [pc, #496]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 800271c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002720:	6413      	str	r3, [r2, #64]	@ 0x40
 8002722:	4b7a      	ldr	r3, [pc, #488]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800272e:	2301      	movs	r3, #1
 8002730:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002732:	4b77      	ldr	r3, [pc, #476]	@ (8002910 <HAL_RCC_OscConfig+0x474>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800273a:	2b00      	cmp	r3, #0
 800273c:	d118      	bne.n	8002770 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800273e:	4b74      	ldr	r3, [pc, #464]	@ (8002910 <HAL_RCC_OscConfig+0x474>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a73      	ldr	r2, [pc, #460]	@ (8002910 <HAL_RCC_OscConfig+0x474>)
 8002744:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002748:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800274a:	f7ff fbbb 	bl	8001ec4 <HAL_GetTick>
 800274e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002752:	f7ff fbb7 	bl	8001ec4 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e10c      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002764:	4b6a      	ldr	r3, [pc, #424]	@ (8002910 <HAL_RCC_OscConfig+0x474>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0f0      	beq.n	8002752 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d106      	bne.n	8002786 <HAL_RCC_OscConfig+0x2ea>
 8002778:	4b64      	ldr	r3, [pc, #400]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 800277a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800277c:	4a63      	ldr	r2, [pc, #396]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 800277e:	f043 0301 	orr.w	r3, r3, #1
 8002782:	6713      	str	r3, [r2, #112]	@ 0x70
 8002784:	e01c      	b.n	80027c0 <HAL_RCC_OscConfig+0x324>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b05      	cmp	r3, #5
 800278c:	d10c      	bne.n	80027a8 <HAL_RCC_OscConfig+0x30c>
 800278e:	4b5f      	ldr	r3, [pc, #380]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 8002790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002792:	4a5e      	ldr	r2, [pc, #376]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 8002794:	f043 0304 	orr.w	r3, r3, #4
 8002798:	6713      	str	r3, [r2, #112]	@ 0x70
 800279a:	4b5c      	ldr	r3, [pc, #368]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 800279c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800279e:	4a5b      	ldr	r2, [pc, #364]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 80027a0:	f043 0301 	orr.w	r3, r3, #1
 80027a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80027a6:	e00b      	b.n	80027c0 <HAL_RCC_OscConfig+0x324>
 80027a8:	4b58      	ldr	r3, [pc, #352]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 80027aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ac:	4a57      	ldr	r2, [pc, #348]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 80027ae:	f023 0301 	bic.w	r3, r3, #1
 80027b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80027b4:	4b55      	ldr	r3, [pc, #340]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 80027b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b8:	4a54      	ldr	r2, [pc, #336]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 80027ba:	f023 0304 	bic.w	r3, r3, #4
 80027be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d015      	beq.n	80027f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c8:	f7ff fb7c 	bl	8001ec4 <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ce:	e00a      	b.n	80027e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027d0:	f7ff fb78 	bl	8001ec4 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027de:	4293      	cmp	r3, r2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e0cb      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e6:	4b49      	ldr	r3, [pc, #292]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 80027e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d0ee      	beq.n	80027d0 <HAL_RCC_OscConfig+0x334>
 80027f2:	e014      	b.n	800281e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027f4:	f7ff fb66 	bl	8001ec4 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027fa:	e00a      	b.n	8002812 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027fc:	f7ff fb62 	bl	8001ec4 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	f241 3288 	movw	r2, #5000	@ 0x1388
 800280a:	4293      	cmp	r3, r2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e0b5      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002812:	4b3e      	ldr	r3, [pc, #248]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 8002814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1ee      	bne.n	80027fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800281e:	7dfb      	ldrb	r3, [r7, #23]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d105      	bne.n	8002830 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002824:	4b39      	ldr	r3, [pc, #228]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 8002826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002828:	4a38      	ldr	r2, [pc, #224]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 800282a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800282e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 80a1 	beq.w	800297c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800283a:	4b34      	ldr	r3, [pc, #208]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f003 030c 	and.w	r3, r3, #12
 8002842:	2b08      	cmp	r3, #8
 8002844:	d05c      	beq.n	8002900 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	2b02      	cmp	r3, #2
 800284c:	d141      	bne.n	80028d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800284e:	4b31      	ldr	r3, [pc, #196]	@ (8002914 <HAL_RCC_OscConfig+0x478>)
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002854:	f7ff fb36 	bl	8001ec4 <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800285c:	f7ff fb32 	bl	8001ec4 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e087      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800286e:	4b27      	ldr	r3, [pc, #156]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f0      	bne.n	800285c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69da      	ldr	r2, [r3, #28]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a1b      	ldr	r3, [r3, #32]
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002888:	019b      	lsls	r3, r3, #6
 800288a:	431a      	orrs	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002890:	085b      	lsrs	r3, r3, #1
 8002892:	3b01      	subs	r3, #1
 8002894:	041b      	lsls	r3, r3, #16
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800289c:	061b      	lsls	r3, r3, #24
 800289e:	491b      	ldr	r1, [pc, #108]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002914 <HAL_RCC_OscConfig+0x478>)
 80028a6:	2201      	movs	r2, #1
 80028a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028aa:	f7ff fb0b 	bl	8001ec4 <HAL_GetTick>
 80028ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028b0:	e008      	b.n	80028c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028b2:	f7ff fb07 	bl	8001ec4 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d901      	bls.n	80028c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e05c      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028c4:	4b11      	ldr	r3, [pc, #68]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0f0      	beq.n	80028b2 <HAL_RCC_OscConfig+0x416>
 80028d0:	e054      	b.n	800297c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <HAL_RCC_OscConfig+0x478>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d8:	f7ff faf4 	bl	8001ec4 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e0:	f7ff faf0 	bl	8001ec4 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e045      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028f2:	4b06      	ldr	r3, [pc, #24]	@ (800290c <HAL_RCC_OscConfig+0x470>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1f0      	bne.n	80028e0 <HAL_RCC_OscConfig+0x444>
 80028fe:	e03d      	b.n	800297c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d107      	bne.n	8002918 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e038      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
 800290c:	40023800 	.word	0x40023800
 8002910:	40007000 	.word	0x40007000
 8002914:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002918:	4b1b      	ldr	r3, [pc, #108]	@ (8002988 <HAL_RCC_OscConfig+0x4ec>)
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d028      	beq.n	8002978 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002930:	429a      	cmp	r2, r3
 8002932:	d121      	bne.n	8002978 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800293e:	429a      	cmp	r2, r3
 8002940:	d11a      	bne.n	8002978 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002948:	4013      	ands	r3, r2
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800294e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002950:	4293      	cmp	r3, r2
 8002952:	d111      	bne.n	8002978 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295e:	085b      	lsrs	r3, r3, #1
 8002960:	3b01      	subs	r3, #1
 8002962:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002964:	429a      	cmp	r2, r3
 8002966:	d107      	bne.n	8002978 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002972:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002974:	429a      	cmp	r2, r3
 8002976:	d001      	beq.n	800297c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e000      	b.n	800297e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3718      	adds	r7, #24
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40023800 	.word	0x40023800

0800298c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e0cc      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029a0:	4b68      	ldr	r3, [pc, #416]	@ (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0307 	and.w	r3, r3, #7
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d90c      	bls.n	80029c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ae:	4b65      	ldr	r3, [pc, #404]	@ (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	b2d2      	uxtb	r2, r2
 80029b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b6:	4b63      	ldr	r3, [pc, #396]	@ (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0307 	and.w	r3, r3, #7
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d001      	beq.n	80029c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e0b8      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d020      	beq.n	8002a16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d005      	beq.n	80029ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029e0:	4b59      	ldr	r3, [pc, #356]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	4a58      	ldr	r2, [pc, #352]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 80029e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80029ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0308 	and.w	r3, r3, #8
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d005      	beq.n	8002a04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029f8:	4b53      	ldr	r3, [pc, #332]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	4a52      	ldr	r2, [pc, #328]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 80029fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a04:	4b50      	ldr	r3, [pc, #320]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	494d      	ldr	r1, [pc, #308]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d044      	beq.n	8002aac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d107      	bne.n	8002a3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a2a:	4b47      	ldr	r3, [pc, #284]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d119      	bne.n	8002a6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e07f      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d003      	beq.n	8002a4a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a46:	2b03      	cmp	r3, #3
 8002a48:	d107      	bne.n	8002a5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a4a:	4b3f      	ldr	r3, [pc, #252]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d109      	bne.n	8002a6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e06f      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e067      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a6a:	4b37      	ldr	r3, [pc, #220]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f023 0203 	bic.w	r2, r3, #3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	4934      	ldr	r1, [pc, #208]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a7c:	f7ff fa22 	bl	8001ec4 <HAL_GetTick>
 8002a80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a82:	e00a      	b.n	8002a9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a84:	f7ff fa1e 	bl	8001ec4 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e04f      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 020c 	and.w	r2, r3, #12
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d1eb      	bne.n	8002a84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002aac:	4b25      	ldr	r3, [pc, #148]	@ (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0307 	and.w	r3, r3, #7
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d20c      	bcs.n	8002ad4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aba:	4b22      	ldr	r3, [pc, #136]	@ (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac2:	4b20      	ldr	r3, [pc, #128]	@ (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	683a      	ldr	r2, [r7, #0]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d001      	beq.n	8002ad4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e032      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0304 	and.w	r3, r3, #4
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d008      	beq.n	8002af2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ae0:	4b19      	ldr	r3, [pc, #100]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	4916      	ldr	r1, [pc, #88]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d009      	beq.n	8002b12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002afe:	4b12      	ldr	r3, [pc, #72]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	00db      	lsls	r3, r3, #3
 8002b0c:	490e      	ldr	r1, [pc, #56]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b12:	f000 f821 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8002b16:	4602      	mov	r2, r0
 8002b18:	4b0b      	ldr	r3, [pc, #44]	@ (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	091b      	lsrs	r3, r3, #4
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	490a      	ldr	r1, [pc, #40]	@ (8002b4c <HAL_RCC_ClockConfig+0x1c0>)
 8002b24:	5ccb      	ldrb	r3, [r1, r3]
 8002b26:	fa22 f303 	lsr.w	r3, r2, r3
 8002b2a:	4a09      	ldr	r2, [pc, #36]	@ (8002b50 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b2e:	4b09      	ldr	r3, [pc, #36]	@ (8002b54 <HAL_RCC_ClockConfig+0x1c8>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff f828 	bl	8001b88 <HAL_InitTick>

  return HAL_OK;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3710      	adds	r7, #16
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	40023c00 	.word	0x40023c00
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	080088a4 	.word	0x080088a4
 8002b50:	20000000 	.word	0x20000000
 8002b54:	20000004 	.word	0x20000004

08002b58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b5c:	b094      	sub	sp, #80	@ 0x50
 8002b5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b60:	2300      	movs	r3, #0
 8002b62:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b70:	4b79      	ldr	r3, [pc, #484]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 030c 	and.w	r3, r3, #12
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d00d      	beq.n	8002b98 <HAL_RCC_GetSysClockFreq+0x40>
 8002b7c:	2b08      	cmp	r3, #8
 8002b7e:	f200 80e1 	bhi.w	8002d44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <HAL_RCC_GetSysClockFreq+0x34>
 8002b86:	2b04      	cmp	r3, #4
 8002b88:	d003      	beq.n	8002b92 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b8a:	e0db      	b.n	8002d44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b8c:	4b73      	ldr	r3, [pc, #460]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0x204>)
 8002b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b90:	e0db      	b.n	8002d4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b92:	4b73      	ldr	r3, [pc, #460]	@ (8002d60 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b96:	e0d8      	b.n	8002d4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b98:	4b6f      	ldr	r3, [pc, #444]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ba0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ba2:	4b6d      	ldr	r3, [pc, #436]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d063      	beq.n	8002c76 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bae:	4b6a      	ldr	r3, [pc, #424]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	099b      	lsrs	r3, r3, #6
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002bb8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bc6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002bca:	4622      	mov	r2, r4
 8002bcc:	462b      	mov	r3, r5
 8002bce:	f04f 0000 	mov.w	r0, #0
 8002bd2:	f04f 0100 	mov.w	r1, #0
 8002bd6:	0159      	lsls	r1, r3, #5
 8002bd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bdc:	0150      	lsls	r0, r2, #5
 8002bde:	4602      	mov	r2, r0
 8002be0:	460b      	mov	r3, r1
 8002be2:	4621      	mov	r1, r4
 8002be4:	1a51      	subs	r1, r2, r1
 8002be6:	6139      	str	r1, [r7, #16]
 8002be8:	4629      	mov	r1, r5
 8002bea:	eb63 0301 	sbc.w	r3, r3, r1
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	f04f 0200 	mov.w	r2, #0
 8002bf4:	f04f 0300 	mov.w	r3, #0
 8002bf8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bfc:	4659      	mov	r1, fp
 8002bfe:	018b      	lsls	r3, r1, #6
 8002c00:	4651      	mov	r1, sl
 8002c02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c06:	4651      	mov	r1, sl
 8002c08:	018a      	lsls	r2, r1, #6
 8002c0a:	4651      	mov	r1, sl
 8002c0c:	ebb2 0801 	subs.w	r8, r2, r1
 8002c10:	4659      	mov	r1, fp
 8002c12:	eb63 0901 	sbc.w	r9, r3, r1
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	f04f 0300 	mov.w	r3, #0
 8002c1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c2a:	4690      	mov	r8, r2
 8002c2c:	4699      	mov	r9, r3
 8002c2e:	4623      	mov	r3, r4
 8002c30:	eb18 0303 	adds.w	r3, r8, r3
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	462b      	mov	r3, r5
 8002c38:	eb49 0303 	adc.w	r3, r9, r3
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	f04f 0200 	mov.w	r2, #0
 8002c42:	f04f 0300 	mov.w	r3, #0
 8002c46:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c4a:	4629      	mov	r1, r5
 8002c4c:	024b      	lsls	r3, r1, #9
 8002c4e:	4621      	mov	r1, r4
 8002c50:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c54:	4621      	mov	r1, r4
 8002c56:	024a      	lsls	r2, r1, #9
 8002c58:	4610      	mov	r0, r2
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c5e:	2200      	movs	r2, #0
 8002c60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c64:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c68:	f7fd fb02 	bl	8000270 <__aeabi_uldivmod>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	460b      	mov	r3, r1
 8002c70:	4613      	mov	r3, r2
 8002c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c74:	e058      	b.n	8002d28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c76:	4b38      	ldr	r3, [pc, #224]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	099b      	lsrs	r3, r3, #6
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	4618      	mov	r0, r3
 8002c80:	4611      	mov	r1, r2
 8002c82:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c86:	623b      	str	r3, [r7, #32]
 8002c88:	2300      	movs	r3, #0
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c8c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c90:	4642      	mov	r2, r8
 8002c92:	464b      	mov	r3, r9
 8002c94:	f04f 0000 	mov.w	r0, #0
 8002c98:	f04f 0100 	mov.w	r1, #0
 8002c9c:	0159      	lsls	r1, r3, #5
 8002c9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ca2:	0150      	lsls	r0, r2, #5
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	4641      	mov	r1, r8
 8002caa:	ebb2 0a01 	subs.w	sl, r2, r1
 8002cae:	4649      	mov	r1, r9
 8002cb0:	eb63 0b01 	sbc.w	fp, r3, r1
 8002cb4:	f04f 0200 	mov.w	r2, #0
 8002cb8:	f04f 0300 	mov.w	r3, #0
 8002cbc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002cc0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002cc4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002cc8:	ebb2 040a 	subs.w	r4, r2, sl
 8002ccc:	eb63 050b 	sbc.w	r5, r3, fp
 8002cd0:	f04f 0200 	mov.w	r2, #0
 8002cd4:	f04f 0300 	mov.w	r3, #0
 8002cd8:	00eb      	lsls	r3, r5, #3
 8002cda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cde:	00e2      	lsls	r2, r4, #3
 8002ce0:	4614      	mov	r4, r2
 8002ce2:	461d      	mov	r5, r3
 8002ce4:	4643      	mov	r3, r8
 8002ce6:	18e3      	adds	r3, r4, r3
 8002ce8:	603b      	str	r3, [r7, #0]
 8002cea:	464b      	mov	r3, r9
 8002cec:	eb45 0303 	adc.w	r3, r5, r3
 8002cf0:	607b      	str	r3, [r7, #4]
 8002cf2:	f04f 0200 	mov.w	r2, #0
 8002cf6:	f04f 0300 	mov.w	r3, #0
 8002cfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002cfe:	4629      	mov	r1, r5
 8002d00:	028b      	lsls	r3, r1, #10
 8002d02:	4621      	mov	r1, r4
 8002d04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d08:	4621      	mov	r1, r4
 8002d0a:	028a      	lsls	r2, r1, #10
 8002d0c:	4610      	mov	r0, r2
 8002d0e:	4619      	mov	r1, r3
 8002d10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d12:	2200      	movs	r2, #0
 8002d14:	61bb      	str	r3, [r7, #24]
 8002d16:	61fa      	str	r2, [r7, #28]
 8002d18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d1c:	f7fd faa8 	bl	8000270 <__aeabi_uldivmod>
 8002d20:	4602      	mov	r2, r0
 8002d22:	460b      	mov	r3, r1
 8002d24:	4613      	mov	r3, r2
 8002d26:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d28:	4b0b      	ldr	r3, [pc, #44]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	0c1b      	lsrs	r3, r3, #16
 8002d2e:	f003 0303 	and.w	r3, r3, #3
 8002d32:	3301      	adds	r3, #1
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002d38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d42:	e002      	b.n	8002d4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d44:	4b05      	ldr	r3, [pc, #20]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0x204>)
 8002d46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3750      	adds	r7, #80	@ 0x50
 8002d50:	46bd      	mov	sp, r7
 8002d52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d56:	bf00      	nop
 8002d58:	40023800 	.word	0x40023800
 8002d5c:	00f42400 	.word	0x00f42400
 8002d60:	007a1200 	.word	0x007a1200

08002d64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d68:	4b03      	ldr	r3, [pc, #12]	@ (8002d78 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	20000000 	.word	0x20000000

08002d7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d80:	f7ff fff0 	bl	8002d64 <HAL_RCC_GetHCLKFreq>
 8002d84:	4602      	mov	r2, r0
 8002d86:	4b05      	ldr	r3, [pc, #20]	@ (8002d9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	0a9b      	lsrs	r3, r3, #10
 8002d8c:	f003 0307 	and.w	r3, r3, #7
 8002d90:	4903      	ldr	r1, [pc, #12]	@ (8002da0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d92:	5ccb      	ldrb	r3, [r1, r3]
 8002d94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	40023800 	.word	0x40023800
 8002da0:	080088b4 	.word	0x080088b4

08002da4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002da8:	f7ff ffdc 	bl	8002d64 <HAL_RCC_GetHCLKFreq>
 8002dac:	4602      	mov	r2, r0
 8002dae:	4b05      	ldr	r3, [pc, #20]	@ (8002dc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	0b5b      	lsrs	r3, r3, #13
 8002db4:	f003 0307 	and.w	r3, r3, #7
 8002db8:	4903      	ldr	r1, [pc, #12]	@ (8002dc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dba:	5ccb      	ldrb	r3, [r1, r3]
 8002dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	080088b4 	.word	0x080088b4

08002dcc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	220f      	movs	r2, #15
 8002dda:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002ddc:	4b12      	ldr	r3, [pc, #72]	@ (8002e28 <HAL_RCC_GetClockConfig+0x5c>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 0203 	and.w	r2, r3, #3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002de8:	4b0f      	ldr	r3, [pc, #60]	@ (8002e28 <HAL_RCC_GetClockConfig+0x5c>)
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002df4:	4b0c      	ldr	r3, [pc, #48]	@ (8002e28 <HAL_RCC_GetClockConfig+0x5c>)
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002e00:	4b09      	ldr	r3, [pc, #36]	@ (8002e28 <HAL_RCC_GetClockConfig+0x5c>)
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	08db      	lsrs	r3, r3, #3
 8002e06:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002e0e:	4b07      	ldr	r3, [pc, #28]	@ (8002e2c <HAL_RCC_GetClockConfig+0x60>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0207 	and.w	r2, r3, #7
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	601a      	str	r2, [r3, #0]
}
 8002e1a:	bf00      	nop
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	40023800 	.word	0x40023800
 8002e2c:	40023c00 	.word	0x40023c00

08002e30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e07b      	b.n	8002f3a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d108      	bne.n	8002e5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e52:	d009      	beq.n	8002e68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	61da      	str	r2, [r3, #28]
 8002e5a:	e005      	b.n	8002e68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d106      	bne.n	8002e88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7fe fdf0 	bl	8001a68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2202      	movs	r2, #2
 8002e8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e9e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eec:	ea42 0103 	orr.w	r1, r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	0c1b      	lsrs	r3, r3, #16
 8002f06:	f003 0104 	and.w	r1, r3, #4
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0e:	f003 0210 	and.w	r2, r3, #16
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	69da      	ldr	r2, [r3, #28]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f28:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b08a      	sub	sp, #40	@ 0x28
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	60f8      	str	r0, [r7, #12]
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002f50:	2301      	movs	r3, #1
 8002f52:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f54:	f7fe ffb6 	bl	8001ec4 <HAL_GetTick>
 8002f58:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002f60:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002f68:	887b      	ldrh	r3, [r7, #2]
 8002f6a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002f6c:	7ffb      	ldrb	r3, [r7, #31]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d00c      	beq.n	8002f8c <HAL_SPI_TransmitReceive+0x4a>
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f78:	d106      	bne.n	8002f88 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d102      	bne.n	8002f88 <HAL_SPI_TransmitReceive+0x46>
 8002f82:	7ffb      	ldrb	r3, [r7, #31]
 8002f84:	2b04      	cmp	r3, #4
 8002f86:	d001      	beq.n	8002f8c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002f88:	2302      	movs	r3, #2
 8002f8a:	e17f      	b.n	800328c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d005      	beq.n	8002f9e <HAL_SPI_TransmitReceive+0x5c>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <HAL_SPI_TransmitReceive+0x5c>
 8002f98:	887b      	ldrh	r3, [r7, #2]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e174      	b.n	800328c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d101      	bne.n	8002fb0 <HAL_SPI_TransmitReceive+0x6e>
 8002fac:	2302      	movs	r3, #2
 8002fae:	e16d      	b.n	800328c <HAL_SPI_TransmitReceive+0x34a>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b04      	cmp	r3, #4
 8002fc2:	d003      	beq.n	8002fcc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2205      	movs	r2, #5
 8002fc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	887a      	ldrh	r2, [r7, #2]
 8002fdc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	887a      	ldrh	r2, [r7, #2]
 8002fe2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	887a      	ldrh	r2, [r7, #2]
 8002fee:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	887a      	ldrh	r2, [r7, #2]
 8002ff4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800300c:	2b40      	cmp	r3, #64	@ 0x40
 800300e:	d007      	beq.n	8003020 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800301e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003028:	d17e      	bne.n	8003128 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d002      	beq.n	8003038 <HAL_SPI_TransmitReceive+0xf6>
 8003032:	8afb      	ldrh	r3, [r7, #22]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d16c      	bne.n	8003112 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800303c:	881a      	ldrh	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003048:	1c9a      	adds	r2, r3, #2
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003052:	b29b      	uxth	r3, r3
 8003054:	3b01      	subs	r3, #1
 8003056:	b29a      	uxth	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800305c:	e059      	b.n	8003112 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b02      	cmp	r3, #2
 800306a:	d11b      	bne.n	80030a4 <HAL_SPI_TransmitReceive+0x162>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003070:	b29b      	uxth	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d016      	beq.n	80030a4 <HAL_SPI_TransmitReceive+0x162>
 8003076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003078:	2b01      	cmp	r3, #1
 800307a:	d113      	bne.n	80030a4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003080:	881a      	ldrh	r2, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308c:	1c9a      	adds	r2, r3, #2
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003096:	b29b      	uxth	r3, r3
 8003098:	3b01      	subs	r3, #1
 800309a:	b29a      	uxth	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80030a0:	2300      	movs	r3, #0
 80030a2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d119      	bne.n	80030e6 <HAL_SPI_TransmitReceive+0x1a4>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d014      	beq.n	80030e6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68da      	ldr	r2, [r3, #12]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030c6:	b292      	uxth	r2, r2
 80030c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ce:	1c9a      	adds	r2, r3, #2
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030d8:	b29b      	uxth	r3, r3
 80030da:	3b01      	subs	r3, #1
 80030dc:	b29a      	uxth	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80030e2:	2301      	movs	r3, #1
 80030e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80030e6:	f7fe feed 	bl	8001ec4 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	6a3b      	ldr	r3, [r7, #32]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d80d      	bhi.n	8003112 <HAL_SPI_TransmitReceive+0x1d0>
 80030f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030fc:	d009      	beq.n	8003112 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e0bc      	b.n	800328c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003116:	b29b      	uxth	r3, r3
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1a0      	bne.n	800305e <HAL_SPI_TransmitReceive+0x11c>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003120:	b29b      	uxth	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d19b      	bne.n	800305e <HAL_SPI_TransmitReceive+0x11c>
 8003126:	e082      	b.n	800322e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d002      	beq.n	8003136 <HAL_SPI_TransmitReceive+0x1f4>
 8003130:	8afb      	ldrh	r3, [r7, #22]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d171      	bne.n	800321a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	330c      	adds	r3, #12
 8003140:	7812      	ldrb	r2, [r2, #0]
 8003142:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003148:	1c5a      	adds	r2, r3, #1
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003152:	b29b      	uxth	r3, r3
 8003154:	3b01      	subs	r3, #1
 8003156:	b29a      	uxth	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800315c:	e05d      	b.n	800321a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b02      	cmp	r3, #2
 800316a:	d11c      	bne.n	80031a6 <HAL_SPI_TransmitReceive+0x264>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003170:	b29b      	uxth	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d017      	beq.n	80031a6 <HAL_SPI_TransmitReceive+0x264>
 8003176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003178:	2b01      	cmp	r3, #1
 800317a:	d114      	bne.n	80031a6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	330c      	adds	r3, #12
 8003186:	7812      	ldrb	r2, [r2, #0]
 8003188:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318e:	1c5a      	adds	r2, r3, #1
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003198:	b29b      	uxth	r3, r3
 800319a:	3b01      	subs	r3, #1
 800319c:	b29a      	uxth	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80031a2:	2300      	movs	r3, #0
 80031a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d119      	bne.n	80031e8 <HAL_SPI_TransmitReceive+0x2a6>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d014      	beq.n	80031e8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68da      	ldr	r2, [r3, #12]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c8:	b2d2      	uxtb	r2, r2
 80031ca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031da:	b29b      	uxth	r3, r3
 80031dc:	3b01      	subs	r3, #1
 80031de:	b29a      	uxth	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80031e4:	2301      	movs	r3, #1
 80031e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80031e8:	f7fe fe6c 	bl	8001ec4 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	6a3b      	ldr	r3, [r7, #32]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d803      	bhi.n	8003200 <HAL_SPI_TransmitReceive+0x2be>
 80031f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031fe:	d102      	bne.n	8003206 <HAL_SPI_TransmitReceive+0x2c4>
 8003200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003202:	2b00      	cmp	r3, #0
 8003204:	d109      	bne.n	800321a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e038      	b.n	800328c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d19c      	bne.n	800315e <HAL_SPI_TransmitReceive+0x21c>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003228:	b29b      	uxth	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d197      	bne.n	800315e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800322e:	6a3a      	ldr	r2, [r7, #32]
 8003230:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003232:	68f8      	ldr	r0, [r7, #12]
 8003234:	f000 f8b6 	bl	80033a4 <SPI_EndRxTxTransaction>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d008      	beq.n	8003250 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2220      	movs	r2, #32
 8003242:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e01d      	b.n	800328c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10a      	bne.n	800326e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003258:	2300      	movs	r3, #0
 800325a:	613b      	str	r3, [r7, #16]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	613b      	str	r3, [r7, #16]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	613b      	str	r3, [r7, #16]
 800326c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e000      	b.n	800328c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800328a:	2300      	movs	r3, #0
  }
}
 800328c:	4618      	mov	r0, r3
 800328e:	3728      	adds	r7, #40	@ 0x28
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b088      	sub	sp, #32
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	603b      	str	r3, [r7, #0]
 80032a0:	4613      	mov	r3, r2
 80032a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80032a4:	f7fe fe0e 	bl	8001ec4 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ac:	1a9b      	subs	r3, r3, r2
 80032ae:	683a      	ldr	r2, [r7, #0]
 80032b0:	4413      	add	r3, r2
 80032b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80032b4:	f7fe fe06 	bl	8001ec4 <HAL_GetTick>
 80032b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80032ba:	4b39      	ldr	r3, [pc, #228]	@ (80033a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	015b      	lsls	r3, r3, #5
 80032c0:	0d1b      	lsrs	r3, r3, #20
 80032c2:	69fa      	ldr	r2, [r7, #28]
 80032c4:	fb02 f303 	mul.w	r3, r2, r3
 80032c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032ca:	e055      	b.n	8003378 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d2:	d051      	beq.n	8003378 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032d4:	f7fe fdf6 	bl	8001ec4 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	69fa      	ldr	r2, [r7, #28]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d902      	bls.n	80032ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d13d      	bne.n	8003366 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80032f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003302:	d111      	bne.n	8003328 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800330c:	d004      	beq.n	8003318 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003316:	d107      	bne.n	8003328 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003326:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800332c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003330:	d10f      	bne.n	8003352 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003340:	601a      	str	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003350:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e018      	b.n	8003398 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d102      	bne.n	8003372 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800336c:	2300      	movs	r3, #0
 800336e:	61fb      	str	r3, [r7, #28]
 8003370:	e002      	b.n	8003378 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	3b01      	subs	r3, #1
 8003376:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689a      	ldr	r2, [r3, #8]
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	4013      	ands	r3, r2
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	429a      	cmp	r2, r3
 8003386:	bf0c      	ite	eq
 8003388:	2301      	moveq	r3, #1
 800338a:	2300      	movne	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	461a      	mov	r2, r3
 8003390:	79fb      	ldrb	r3, [r7, #7]
 8003392:	429a      	cmp	r2, r3
 8003394:	d19a      	bne.n	80032cc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3720      	adds	r7, #32
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	20000000 	.word	0x20000000

080033a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b088      	sub	sp, #32
 80033a8:	af02      	add	r7, sp, #8
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2201      	movs	r2, #1
 80033b8:	2102      	movs	r1, #2
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f7ff ff6a 	bl	8003294 <SPI_WaitFlagStateUntilTimeout>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d007      	beq.n	80033d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ca:	f043 0220 	orr.w	r2, r3, #32
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e032      	b.n	800343c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80033d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003444 <SPI_EndRxTxTransaction+0xa0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a1b      	ldr	r2, [pc, #108]	@ (8003448 <SPI_EndRxTxTransaction+0xa4>)
 80033dc:	fba2 2303 	umull	r2, r3, r2, r3
 80033e0:	0d5b      	lsrs	r3, r3, #21
 80033e2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80033e6:	fb02 f303 	mul.w	r3, r2, r3
 80033ea:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033f4:	d112      	bne.n	800341c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2200      	movs	r2, #0
 80033fe:	2180      	movs	r1, #128	@ 0x80
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f7ff ff47 	bl	8003294 <SPI_WaitFlagStateUntilTimeout>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d016      	beq.n	800343a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003410:	f043 0220 	orr.w	r2, r3, #32
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e00f      	b.n	800343c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00a      	beq.n	8003438 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	3b01      	subs	r3, #1
 8003426:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003432:	2b80      	cmp	r3, #128	@ 0x80
 8003434:	d0f2      	beq.n	800341c <SPI_EndRxTxTransaction+0x78>
 8003436:	e000      	b.n	800343a <SPI_EndRxTxTransaction+0x96>
        break;
 8003438:	bf00      	nop
  }

  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3718      	adds	r7, #24
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	20000000 	.word	0x20000000
 8003448:	165e9f81 	.word	0x165e9f81

0800344c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e041      	b.n	80034e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003464:	b2db      	uxtb	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d106      	bne.n	8003478 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f839 	bl	80034ea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	3304      	adds	r3, #4
 8003488:	4619      	mov	r1, r3
 800348a:	4610      	mov	r0, r2
 800348c:	f000 f9c0 	bl	8003810 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80034ea:	b480      	push	{r7}
 80034ec:	b083      	sub	sp, #12
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80034f2:	bf00      	nop
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
	...

08003500 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b01      	cmp	r3, #1
 8003512:	d001      	beq.n	8003518 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e04e      	b.n	80035b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2202      	movs	r2, #2
 800351c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68da      	ldr	r2, [r3, #12]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f042 0201 	orr.w	r2, r2, #1
 800352e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a23      	ldr	r2, [pc, #140]	@ (80035c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d022      	beq.n	8003580 <HAL_TIM_Base_Start_IT+0x80>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003542:	d01d      	beq.n	8003580 <HAL_TIM_Base_Start_IT+0x80>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a1f      	ldr	r2, [pc, #124]	@ (80035c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d018      	beq.n	8003580 <HAL_TIM_Base_Start_IT+0x80>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a1e      	ldr	r2, [pc, #120]	@ (80035cc <HAL_TIM_Base_Start_IT+0xcc>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d013      	beq.n	8003580 <HAL_TIM_Base_Start_IT+0x80>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a1c      	ldr	r2, [pc, #112]	@ (80035d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d00e      	beq.n	8003580 <HAL_TIM_Base_Start_IT+0x80>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a1b      	ldr	r2, [pc, #108]	@ (80035d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d009      	beq.n	8003580 <HAL_TIM_Base_Start_IT+0x80>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a19      	ldr	r2, [pc, #100]	@ (80035d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d004      	beq.n	8003580 <HAL_TIM_Base_Start_IT+0x80>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a18      	ldr	r2, [pc, #96]	@ (80035dc <HAL_TIM_Base_Start_IT+0xdc>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d111      	bne.n	80035a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2b06      	cmp	r3, #6
 8003590:	d010      	beq.n	80035b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0201 	orr.w	r2, r2, #1
 80035a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a2:	e007      	b.n	80035b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0201 	orr.w	r2, r2, #1
 80035b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	40010000 	.word	0x40010000
 80035c8:	40000400 	.word	0x40000400
 80035cc:	40000800 	.word	0x40000800
 80035d0:	40000c00 	.word	0x40000c00
 80035d4:	40010400 	.word	0x40010400
 80035d8:	40014000 	.word	0x40014000
 80035dc:	40001800 	.word	0x40001800

080035e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d020      	beq.n	8003644 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d01b      	beq.n	8003644 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f06f 0202 	mvn.w	r2, #2
 8003614:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	f003 0303 	and.w	r3, r3, #3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f8d2 	bl	80037d4 <HAL_TIM_IC_CaptureCallback>
 8003630:	e005      	b.n	800363e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 f8c4 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 f8d5 	bl	80037e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b00      	cmp	r3, #0
 800364c:	d020      	beq.n	8003690 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b00      	cmp	r3, #0
 8003656:	d01b      	beq.n	8003690 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f06f 0204 	mvn.w	r2, #4
 8003660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2202      	movs	r2, #2
 8003666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003672:	2b00      	cmp	r3, #0
 8003674:	d003      	beq.n	800367e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 f8ac 	bl	80037d4 <HAL_TIM_IC_CaptureCallback>
 800367c:	e005      	b.n	800368a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 f89e 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 f8af 	bl	80037e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	f003 0308 	and.w	r3, r3, #8
 8003696:	2b00      	cmp	r3, #0
 8003698:	d020      	beq.n	80036dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f003 0308 	and.w	r3, r3, #8
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d01b      	beq.n	80036dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f06f 0208 	mvn.w	r2, #8
 80036ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2204      	movs	r2, #4
 80036b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d003      	beq.n	80036ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f886 	bl	80037d4 <HAL_TIM_IC_CaptureCallback>
 80036c8:	e005      	b.n	80036d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 f878 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 f889 	bl	80037e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	f003 0310 	and.w	r3, r3, #16
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d020      	beq.n	8003728 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f003 0310 	and.w	r3, r3, #16
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d01b      	beq.n	8003728 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f06f 0210 	mvn.w	r2, #16
 80036f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2208      	movs	r2, #8
 80036fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	69db      	ldr	r3, [r3, #28]
 8003706:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800370a:	2b00      	cmp	r3, #0
 800370c:	d003      	beq.n	8003716 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 f860 	bl	80037d4 <HAL_TIM_IC_CaptureCallback>
 8003714:	e005      	b.n	8003722 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 f852 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f000 f863 	bl	80037e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00c      	beq.n	800374c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b00      	cmp	r3, #0
 800373a:	d007      	beq.n	800374c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f06f 0201 	mvn.w	r2, #1
 8003744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7fd fc90 	bl	800106c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00c      	beq.n	8003770 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800375c:	2b00      	cmp	r3, #0
 800375e:	d007      	beq.n	8003770 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 f900 	bl	8003970 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00c      	beq.n	8003794 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003780:	2b00      	cmp	r3, #0
 8003782:	d007      	beq.n	8003794 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800378c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 f834 	bl	80037fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	f003 0320 	and.w	r3, r3, #32
 800379a:	2b00      	cmp	r3, #0
 800379c:	d00c      	beq.n	80037b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f003 0320 	and.w	r3, r3, #32
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d007      	beq.n	80037b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f06f 0220 	mvn.w	r2, #32
 80037b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f8d2 	bl	800395c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037b8:	bf00      	nop
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a43      	ldr	r2, [pc, #268]	@ (8003930 <TIM_Base_SetConfig+0x120>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d013      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800382e:	d00f      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a40      	ldr	r2, [pc, #256]	@ (8003934 <TIM_Base_SetConfig+0x124>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d00b      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a3f      	ldr	r2, [pc, #252]	@ (8003938 <TIM_Base_SetConfig+0x128>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d007      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a3e      	ldr	r2, [pc, #248]	@ (800393c <TIM_Base_SetConfig+0x12c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d003      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a3d      	ldr	r2, [pc, #244]	@ (8003940 <TIM_Base_SetConfig+0x130>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d108      	bne.n	8003862 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a32      	ldr	r2, [pc, #200]	@ (8003930 <TIM_Base_SetConfig+0x120>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d02b      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003870:	d027      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a2f      	ldr	r2, [pc, #188]	@ (8003934 <TIM_Base_SetConfig+0x124>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d023      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a2e      	ldr	r2, [pc, #184]	@ (8003938 <TIM_Base_SetConfig+0x128>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d01f      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a2d      	ldr	r2, [pc, #180]	@ (800393c <TIM_Base_SetConfig+0x12c>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d01b      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a2c      	ldr	r2, [pc, #176]	@ (8003940 <TIM_Base_SetConfig+0x130>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d017      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a2b      	ldr	r2, [pc, #172]	@ (8003944 <TIM_Base_SetConfig+0x134>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d013      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a2a      	ldr	r2, [pc, #168]	@ (8003948 <TIM_Base_SetConfig+0x138>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00f      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a29      	ldr	r2, [pc, #164]	@ (800394c <TIM_Base_SetConfig+0x13c>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00b      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a28      	ldr	r2, [pc, #160]	@ (8003950 <TIM_Base_SetConfig+0x140>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d007      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a27      	ldr	r2, [pc, #156]	@ (8003954 <TIM_Base_SetConfig+0x144>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d003      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a26      	ldr	r2, [pc, #152]	@ (8003958 <TIM_Base_SetConfig+0x148>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d108      	bne.n	80038d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	4313      	orrs	r3, r2
 80038e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	689a      	ldr	r2, [r3, #8]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a0e      	ldr	r2, [pc, #56]	@ (8003930 <TIM_Base_SetConfig+0x120>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d003      	beq.n	8003902 <TIM_Base_SetConfig+0xf2>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a10      	ldr	r2, [pc, #64]	@ (8003940 <TIM_Base_SetConfig+0x130>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d103      	bne.n	800390a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	691a      	ldr	r2, [r3, #16]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f043 0204 	orr.w	r2, r3, #4
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	601a      	str	r2, [r3, #0]
}
 8003922:	bf00      	nop
 8003924:	3714      	adds	r7, #20
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40010000 	.word	0x40010000
 8003934:	40000400 	.word	0x40000400
 8003938:	40000800 	.word	0x40000800
 800393c:	40000c00 	.word	0x40000c00
 8003940:	40010400 	.word	0x40010400
 8003944:	40014000 	.word	0x40014000
 8003948:	40014400 	.word	0x40014400
 800394c:	40014800 	.word	0x40014800
 8003950:	40001800 	.word	0x40001800
 8003954:	40001c00 	.word	0x40001c00
 8003958:	40002000 	.word	0x40002000

0800395c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e042      	b.n	8003a1c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d106      	bne.n	80039b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f7fe f8a4 	bl	8001af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2224      	movs	r2, #36	@ 0x24
 80039b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68da      	ldr	r2, [r3, #12]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f973 	bl	8003cb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	691a      	ldr	r2, [r3, #16]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80039dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	695a      	ldr	r2, [r3, #20]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68da      	ldr	r2, [r3, #12]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2220      	movs	r2, #32
 8003a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2220      	movs	r2, #32
 8003a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b08a      	sub	sp, #40	@ 0x28
 8003a28:	af02      	add	r7, sp, #8
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	603b      	str	r3, [r7, #0]
 8003a30:	4613      	mov	r3, r2
 8003a32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2b20      	cmp	r3, #32
 8003a42:	d175      	bne.n	8003b30 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d002      	beq.n	8003a50 <HAL_UART_Transmit+0x2c>
 8003a4a:	88fb      	ldrh	r3, [r7, #6]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e06e      	b.n	8003b32 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2221      	movs	r2, #33	@ 0x21
 8003a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a62:	f7fe fa2f 	bl	8001ec4 <HAL_GetTick>
 8003a66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	88fa      	ldrh	r2, [r7, #6]
 8003a6c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	88fa      	ldrh	r2, [r7, #6]
 8003a72:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a7c:	d108      	bne.n	8003a90 <HAL_UART_Transmit+0x6c>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d104      	bne.n	8003a90 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a86:	2300      	movs	r3, #0
 8003a88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	61bb      	str	r3, [r7, #24]
 8003a8e:	e003      	b.n	8003a98 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a94:	2300      	movs	r3, #0
 8003a96:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a98:	e02e      	b.n	8003af8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2180      	movs	r1, #128	@ 0x80
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 f848 	bl	8003b3a <UART_WaitOnFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d005      	beq.n	8003abc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e03a      	b.n	8003b32 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d10b      	bne.n	8003ada <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	881b      	ldrh	r3, [r3, #0]
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ad0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ad2:	69bb      	ldr	r3, [r7, #24]
 8003ad4:	3302      	adds	r3, #2
 8003ad6:	61bb      	str	r3, [r7, #24]
 8003ad8:	e007      	b.n	8003aea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	781a      	ldrb	r2, [r3, #0]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	3301      	adds	r3, #1
 8003ae8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	3b01      	subs	r3, #1
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1cb      	bne.n	8003a9a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	9300      	str	r3, [sp, #0]
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	2140      	movs	r1, #64	@ 0x40
 8003b0c:	68f8      	ldr	r0, [r7, #12]
 8003b0e:	f000 f814 	bl	8003b3a <UART_WaitOnFlagUntilTimeout>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d005      	beq.n	8003b24 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e006      	b.n	8003b32 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2220      	movs	r2, #32
 8003b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	e000      	b.n	8003b32 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003b30:	2302      	movs	r3, #2
  }
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3720      	adds	r7, #32
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	b086      	sub	sp, #24
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	60f8      	str	r0, [r7, #12]
 8003b42:	60b9      	str	r1, [r7, #8]
 8003b44:	603b      	str	r3, [r7, #0]
 8003b46:	4613      	mov	r3, r2
 8003b48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b4a:	e03b      	b.n	8003bc4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b4c:	6a3b      	ldr	r3, [r7, #32]
 8003b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b52:	d037      	beq.n	8003bc4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b54:	f7fe f9b6 	bl	8001ec4 <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	6a3a      	ldr	r2, [r7, #32]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d302      	bcc.n	8003b6a <UART_WaitOnFlagUntilTimeout+0x30>
 8003b64:	6a3b      	ldr	r3, [r7, #32]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e03a      	b.n	8003be4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f003 0304 	and.w	r3, r3, #4
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d023      	beq.n	8003bc4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2b80      	cmp	r3, #128	@ 0x80
 8003b80:	d020      	beq.n	8003bc4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	2b40      	cmp	r3, #64	@ 0x40
 8003b86:	d01d      	beq.n	8003bc4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0308 	and.w	r3, r3, #8
 8003b92:	2b08      	cmp	r3, #8
 8003b94:	d116      	bne.n	8003bc4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003b96:	2300      	movs	r3, #0
 8003b98:	617b      	str	r3, [r7, #20]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	617b      	str	r3, [r7, #20]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	617b      	str	r3, [r7, #20]
 8003baa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	f000 f81d 	bl	8003bec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2208      	movs	r2, #8
 8003bb6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e00f      	b.n	8003be4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	68ba      	ldr	r2, [r7, #8]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	bf0c      	ite	eq
 8003bd4:	2301      	moveq	r3, #1
 8003bd6:	2300      	movne	r3, #0
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	461a      	mov	r2, r3
 8003bdc:	79fb      	ldrb	r3, [r7, #7]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d0b4      	beq.n	8003b4c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b095      	sub	sp, #84	@ 0x54
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	330c      	adds	r3, #12
 8003bfa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bfe:	e853 3f00 	ldrex	r3, [r3]
 8003c02:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	330c      	adds	r3, #12
 8003c12:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c14:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c18:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c1c:	e841 2300 	strex	r3, r2, [r1]
 8003c20:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1e5      	bne.n	8003bf4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	3314      	adds	r3, #20
 8003c2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c30:	6a3b      	ldr	r3, [r7, #32]
 8003c32:	e853 3f00 	ldrex	r3, [r3]
 8003c36:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	f023 0301 	bic.w	r3, r3, #1
 8003c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3314      	adds	r3, #20
 8003c46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c50:	e841 2300 	strex	r3, r2, [r1]
 8003c54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1e5      	bne.n	8003c28 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d119      	bne.n	8003c98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	330c      	adds	r3, #12
 8003c6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	e853 3f00 	ldrex	r3, [r3]
 8003c72:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	f023 0310 	bic.w	r3, r3, #16
 8003c7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	330c      	adds	r3, #12
 8003c82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c84:	61ba      	str	r2, [r7, #24]
 8003c86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c88:	6979      	ldr	r1, [r7, #20]
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	e841 2300 	strex	r3, r2, [r1]
 8003c90:	613b      	str	r3, [r7, #16]
   return(result);
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1e5      	bne.n	8003c64 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ca6:	bf00      	nop
 8003ca8:	3754      	adds	r7, #84	@ 0x54
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
	...

08003cb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cb8:	b0c0      	sub	sp, #256	@ 0x100
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cd0:	68d9      	ldr	r1, [r3, #12]
 8003cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	ea40 0301 	orr.w	r3, r0, r1
 8003cdc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	431a      	orrs	r2, r3
 8003cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	431a      	orrs	r2, r3
 8003cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf8:	69db      	ldr	r3, [r3, #28]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003d0c:	f021 010c 	bic.w	r1, r1, #12
 8003d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003d1a:	430b      	orrs	r3, r1
 8003d1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003d2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d2e:	6999      	ldr	r1, [r3, #24]
 8003d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	ea40 0301 	orr.w	r3, r0, r1
 8003d3a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	4b8f      	ldr	r3, [pc, #572]	@ (8003f80 <UART_SetConfig+0x2cc>)
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d005      	beq.n	8003d54 <UART_SetConfig+0xa0>
 8003d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	4b8d      	ldr	r3, [pc, #564]	@ (8003f84 <UART_SetConfig+0x2d0>)
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d104      	bne.n	8003d5e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d54:	f7ff f826 	bl	8002da4 <HAL_RCC_GetPCLK2Freq>
 8003d58:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003d5c:	e003      	b.n	8003d66 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d5e:	f7ff f80d 	bl	8002d7c <HAL_RCC_GetPCLK1Freq>
 8003d62:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d6a:	69db      	ldr	r3, [r3, #28]
 8003d6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d70:	f040 810c 	bne.w	8003f8c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003d7e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003d82:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003d86:	4622      	mov	r2, r4
 8003d88:	462b      	mov	r3, r5
 8003d8a:	1891      	adds	r1, r2, r2
 8003d8c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003d8e:	415b      	adcs	r3, r3
 8003d90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d92:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d96:	4621      	mov	r1, r4
 8003d98:	eb12 0801 	adds.w	r8, r2, r1
 8003d9c:	4629      	mov	r1, r5
 8003d9e:	eb43 0901 	adc.w	r9, r3, r1
 8003da2:	f04f 0200 	mov.w	r2, #0
 8003da6:	f04f 0300 	mov.w	r3, #0
 8003daa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003db2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003db6:	4690      	mov	r8, r2
 8003db8:	4699      	mov	r9, r3
 8003dba:	4623      	mov	r3, r4
 8003dbc:	eb18 0303 	adds.w	r3, r8, r3
 8003dc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003dc4:	462b      	mov	r3, r5
 8003dc6:	eb49 0303 	adc.w	r3, r9, r3
 8003dca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003dda:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003dde:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003de2:	460b      	mov	r3, r1
 8003de4:	18db      	adds	r3, r3, r3
 8003de6:	653b      	str	r3, [r7, #80]	@ 0x50
 8003de8:	4613      	mov	r3, r2
 8003dea:	eb42 0303 	adc.w	r3, r2, r3
 8003dee:	657b      	str	r3, [r7, #84]	@ 0x54
 8003df0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003df4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003df8:	f7fc fa3a 	bl	8000270 <__aeabi_uldivmod>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	460b      	mov	r3, r1
 8003e00:	4b61      	ldr	r3, [pc, #388]	@ (8003f88 <UART_SetConfig+0x2d4>)
 8003e02:	fba3 2302 	umull	r2, r3, r3, r2
 8003e06:	095b      	lsrs	r3, r3, #5
 8003e08:	011c      	lsls	r4, r3, #4
 8003e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e14:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003e18:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003e1c:	4642      	mov	r2, r8
 8003e1e:	464b      	mov	r3, r9
 8003e20:	1891      	adds	r1, r2, r2
 8003e22:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003e24:	415b      	adcs	r3, r3
 8003e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003e2c:	4641      	mov	r1, r8
 8003e2e:	eb12 0a01 	adds.w	sl, r2, r1
 8003e32:	4649      	mov	r1, r9
 8003e34:	eb43 0b01 	adc.w	fp, r3, r1
 8003e38:	f04f 0200 	mov.w	r2, #0
 8003e3c:	f04f 0300 	mov.w	r3, #0
 8003e40:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e44:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e4c:	4692      	mov	sl, r2
 8003e4e:	469b      	mov	fp, r3
 8003e50:	4643      	mov	r3, r8
 8003e52:	eb1a 0303 	adds.w	r3, sl, r3
 8003e56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e5a:	464b      	mov	r3, r9
 8003e5c:	eb4b 0303 	adc.w	r3, fp, r3
 8003e60:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e70:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003e74:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003e78:	460b      	mov	r3, r1
 8003e7a:	18db      	adds	r3, r3, r3
 8003e7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e7e:	4613      	mov	r3, r2
 8003e80:	eb42 0303 	adc.w	r3, r2, r3
 8003e84:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003e8a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003e8e:	f7fc f9ef 	bl	8000270 <__aeabi_uldivmod>
 8003e92:	4602      	mov	r2, r0
 8003e94:	460b      	mov	r3, r1
 8003e96:	4611      	mov	r1, r2
 8003e98:	4b3b      	ldr	r3, [pc, #236]	@ (8003f88 <UART_SetConfig+0x2d4>)
 8003e9a:	fba3 2301 	umull	r2, r3, r3, r1
 8003e9e:	095b      	lsrs	r3, r3, #5
 8003ea0:	2264      	movs	r2, #100	@ 0x64
 8003ea2:	fb02 f303 	mul.w	r3, r2, r3
 8003ea6:	1acb      	subs	r3, r1, r3
 8003ea8:	00db      	lsls	r3, r3, #3
 8003eaa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003eae:	4b36      	ldr	r3, [pc, #216]	@ (8003f88 <UART_SetConfig+0x2d4>)
 8003eb0:	fba3 2302 	umull	r2, r3, r3, r2
 8003eb4:	095b      	lsrs	r3, r3, #5
 8003eb6:	005b      	lsls	r3, r3, #1
 8003eb8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003ebc:	441c      	add	r4, r3
 8003ebe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ec8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003ecc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003ed0:	4642      	mov	r2, r8
 8003ed2:	464b      	mov	r3, r9
 8003ed4:	1891      	adds	r1, r2, r2
 8003ed6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003ed8:	415b      	adcs	r3, r3
 8003eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003edc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003ee0:	4641      	mov	r1, r8
 8003ee2:	1851      	adds	r1, r2, r1
 8003ee4:	6339      	str	r1, [r7, #48]	@ 0x30
 8003ee6:	4649      	mov	r1, r9
 8003ee8:	414b      	adcs	r3, r1
 8003eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eec:	f04f 0200 	mov.w	r2, #0
 8003ef0:	f04f 0300 	mov.w	r3, #0
 8003ef4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003ef8:	4659      	mov	r1, fp
 8003efa:	00cb      	lsls	r3, r1, #3
 8003efc:	4651      	mov	r1, sl
 8003efe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f02:	4651      	mov	r1, sl
 8003f04:	00ca      	lsls	r2, r1, #3
 8003f06:	4610      	mov	r0, r2
 8003f08:	4619      	mov	r1, r3
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	4642      	mov	r2, r8
 8003f0e:	189b      	adds	r3, r3, r2
 8003f10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f14:	464b      	mov	r3, r9
 8003f16:	460a      	mov	r2, r1
 8003f18:	eb42 0303 	adc.w	r3, r2, r3
 8003f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f2c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003f30:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003f34:	460b      	mov	r3, r1
 8003f36:	18db      	adds	r3, r3, r3
 8003f38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	eb42 0303 	adc.w	r3, r2, r3
 8003f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f46:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003f4a:	f7fc f991 	bl	8000270 <__aeabi_uldivmod>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	460b      	mov	r3, r1
 8003f52:	4b0d      	ldr	r3, [pc, #52]	@ (8003f88 <UART_SetConfig+0x2d4>)
 8003f54:	fba3 1302 	umull	r1, r3, r3, r2
 8003f58:	095b      	lsrs	r3, r3, #5
 8003f5a:	2164      	movs	r1, #100	@ 0x64
 8003f5c:	fb01 f303 	mul.w	r3, r1, r3
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	00db      	lsls	r3, r3, #3
 8003f64:	3332      	adds	r3, #50	@ 0x32
 8003f66:	4a08      	ldr	r2, [pc, #32]	@ (8003f88 <UART_SetConfig+0x2d4>)
 8003f68:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6c:	095b      	lsrs	r3, r3, #5
 8003f6e:	f003 0207 	and.w	r2, r3, #7
 8003f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4422      	add	r2, r4
 8003f7a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003f7c:	e106      	b.n	800418c <UART_SetConfig+0x4d8>
 8003f7e:	bf00      	nop
 8003f80:	40011000 	.word	0x40011000
 8003f84:	40011400 	.word	0x40011400
 8003f88:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f90:	2200      	movs	r2, #0
 8003f92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003f96:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003f9a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003f9e:	4642      	mov	r2, r8
 8003fa0:	464b      	mov	r3, r9
 8003fa2:	1891      	adds	r1, r2, r2
 8003fa4:	6239      	str	r1, [r7, #32]
 8003fa6:	415b      	adcs	r3, r3
 8003fa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003faa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fae:	4641      	mov	r1, r8
 8003fb0:	1854      	adds	r4, r2, r1
 8003fb2:	4649      	mov	r1, r9
 8003fb4:	eb43 0501 	adc.w	r5, r3, r1
 8003fb8:	f04f 0200 	mov.w	r2, #0
 8003fbc:	f04f 0300 	mov.w	r3, #0
 8003fc0:	00eb      	lsls	r3, r5, #3
 8003fc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fc6:	00e2      	lsls	r2, r4, #3
 8003fc8:	4614      	mov	r4, r2
 8003fca:	461d      	mov	r5, r3
 8003fcc:	4643      	mov	r3, r8
 8003fce:	18e3      	adds	r3, r4, r3
 8003fd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003fd4:	464b      	mov	r3, r9
 8003fd6:	eb45 0303 	adc.w	r3, r5, r3
 8003fda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003fee:	f04f 0200 	mov.w	r2, #0
 8003ff2:	f04f 0300 	mov.w	r3, #0
 8003ff6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003ffa:	4629      	mov	r1, r5
 8003ffc:	008b      	lsls	r3, r1, #2
 8003ffe:	4621      	mov	r1, r4
 8004000:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004004:	4621      	mov	r1, r4
 8004006:	008a      	lsls	r2, r1, #2
 8004008:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800400c:	f7fc f930 	bl	8000270 <__aeabi_uldivmod>
 8004010:	4602      	mov	r2, r0
 8004012:	460b      	mov	r3, r1
 8004014:	4b60      	ldr	r3, [pc, #384]	@ (8004198 <UART_SetConfig+0x4e4>)
 8004016:	fba3 2302 	umull	r2, r3, r3, r2
 800401a:	095b      	lsrs	r3, r3, #5
 800401c:	011c      	lsls	r4, r3, #4
 800401e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004022:	2200      	movs	r2, #0
 8004024:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004028:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800402c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004030:	4642      	mov	r2, r8
 8004032:	464b      	mov	r3, r9
 8004034:	1891      	adds	r1, r2, r2
 8004036:	61b9      	str	r1, [r7, #24]
 8004038:	415b      	adcs	r3, r3
 800403a:	61fb      	str	r3, [r7, #28]
 800403c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004040:	4641      	mov	r1, r8
 8004042:	1851      	adds	r1, r2, r1
 8004044:	6139      	str	r1, [r7, #16]
 8004046:	4649      	mov	r1, r9
 8004048:	414b      	adcs	r3, r1
 800404a:	617b      	str	r3, [r7, #20]
 800404c:	f04f 0200 	mov.w	r2, #0
 8004050:	f04f 0300 	mov.w	r3, #0
 8004054:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004058:	4659      	mov	r1, fp
 800405a:	00cb      	lsls	r3, r1, #3
 800405c:	4651      	mov	r1, sl
 800405e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004062:	4651      	mov	r1, sl
 8004064:	00ca      	lsls	r2, r1, #3
 8004066:	4610      	mov	r0, r2
 8004068:	4619      	mov	r1, r3
 800406a:	4603      	mov	r3, r0
 800406c:	4642      	mov	r2, r8
 800406e:	189b      	adds	r3, r3, r2
 8004070:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004074:	464b      	mov	r3, r9
 8004076:	460a      	mov	r2, r1
 8004078:	eb42 0303 	adc.w	r3, r2, r3
 800407c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	67bb      	str	r3, [r7, #120]	@ 0x78
 800408a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800408c:	f04f 0200 	mov.w	r2, #0
 8004090:	f04f 0300 	mov.w	r3, #0
 8004094:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004098:	4649      	mov	r1, r9
 800409a:	008b      	lsls	r3, r1, #2
 800409c:	4641      	mov	r1, r8
 800409e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040a2:	4641      	mov	r1, r8
 80040a4:	008a      	lsls	r2, r1, #2
 80040a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80040aa:	f7fc f8e1 	bl	8000270 <__aeabi_uldivmod>
 80040ae:	4602      	mov	r2, r0
 80040b0:	460b      	mov	r3, r1
 80040b2:	4611      	mov	r1, r2
 80040b4:	4b38      	ldr	r3, [pc, #224]	@ (8004198 <UART_SetConfig+0x4e4>)
 80040b6:	fba3 2301 	umull	r2, r3, r3, r1
 80040ba:	095b      	lsrs	r3, r3, #5
 80040bc:	2264      	movs	r2, #100	@ 0x64
 80040be:	fb02 f303 	mul.w	r3, r2, r3
 80040c2:	1acb      	subs	r3, r1, r3
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	3332      	adds	r3, #50	@ 0x32
 80040c8:	4a33      	ldr	r2, [pc, #204]	@ (8004198 <UART_SetConfig+0x4e4>)
 80040ca:	fba2 2303 	umull	r2, r3, r2, r3
 80040ce:	095b      	lsrs	r3, r3, #5
 80040d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040d4:	441c      	add	r4, r3
 80040d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040da:	2200      	movs	r2, #0
 80040dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80040de:	677a      	str	r2, [r7, #116]	@ 0x74
 80040e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80040e4:	4642      	mov	r2, r8
 80040e6:	464b      	mov	r3, r9
 80040e8:	1891      	adds	r1, r2, r2
 80040ea:	60b9      	str	r1, [r7, #8]
 80040ec:	415b      	adcs	r3, r3
 80040ee:	60fb      	str	r3, [r7, #12]
 80040f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040f4:	4641      	mov	r1, r8
 80040f6:	1851      	adds	r1, r2, r1
 80040f8:	6039      	str	r1, [r7, #0]
 80040fa:	4649      	mov	r1, r9
 80040fc:	414b      	adcs	r3, r1
 80040fe:	607b      	str	r3, [r7, #4]
 8004100:	f04f 0200 	mov.w	r2, #0
 8004104:	f04f 0300 	mov.w	r3, #0
 8004108:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800410c:	4659      	mov	r1, fp
 800410e:	00cb      	lsls	r3, r1, #3
 8004110:	4651      	mov	r1, sl
 8004112:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004116:	4651      	mov	r1, sl
 8004118:	00ca      	lsls	r2, r1, #3
 800411a:	4610      	mov	r0, r2
 800411c:	4619      	mov	r1, r3
 800411e:	4603      	mov	r3, r0
 8004120:	4642      	mov	r2, r8
 8004122:	189b      	adds	r3, r3, r2
 8004124:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004126:	464b      	mov	r3, r9
 8004128:	460a      	mov	r2, r1
 800412a:	eb42 0303 	adc.w	r3, r2, r3
 800412e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	663b      	str	r3, [r7, #96]	@ 0x60
 800413a:	667a      	str	r2, [r7, #100]	@ 0x64
 800413c:	f04f 0200 	mov.w	r2, #0
 8004140:	f04f 0300 	mov.w	r3, #0
 8004144:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004148:	4649      	mov	r1, r9
 800414a:	008b      	lsls	r3, r1, #2
 800414c:	4641      	mov	r1, r8
 800414e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004152:	4641      	mov	r1, r8
 8004154:	008a      	lsls	r2, r1, #2
 8004156:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800415a:	f7fc f889 	bl	8000270 <__aeabi_uldivmod>
 800415e:	4602      	mov	r2, r0
 8004160:	460b      	mov	r3, r1
 8004162:	4b0d      	ldr	r3, [pc, #52]	@ (8004198 <UART_SetConfig+0x4e4>)
 8004164:	fba3 1302 	umull	r1, r3, r3, r2
 8004168:	095b      	lsrs	r3, r3, #5
 800416a:	2164      	movs	r1, #100	@ 0x64
 800416c:	fb01 f303 	mul.w	r3, r1, r3
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	011b      	lsls	r3, r3, #4
 8004174:	3332      	adds	r3, #50	@ 0x32
 8004176:	4a08      	ldr	r2, [pc, #32]	@ (8004198 <UART_SetConfig+0x4e4>)
 8004178:	fba2 2303 	umull	r2, r3, r2, r3
 800417c:	095b      	lsrs	r3, r3, #5
 800417e:	f003 020f 	and.w	r2, r3, #15
 8004182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4422      	add	r2, r4
 800418a:	609a      	str	r2, [r3, #8]
}
 800418c:	bf00      	nop
 800418e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004192:	46bd      	mov	sp, r7
 8004194:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004198:	51eb851f 	.word	0x51eb851f

0800419c <__NVIC_SetPriority>:
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	4603      	mov	r3, r0
 80041a4:	6039      	str	r1, [r7, #0]
 80041a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	db0a      	blt.n	80041c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	b2da      	uxtb	r2, r3
 80041b4:	490c      	ldr	r1, [pc, #48]	@ (80041e8 <__NVIC_SetPriority+0x4c>)
 80041b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ba:	0112      	lsls	r2, r2, #4
 80041bc:	b2d2      	uxtb	r2, r2
 80041be:	440b      	add	r3, r1
 80041c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80041c4:	e00a      	b.n	80041dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	b2da      	uxtb	r2, r3
 80041ca:	4908      	ldr	r1, [pc, #32]	@ (80041ec <__NVIC_SetPriority+0x50>)
 80041cc:	79fb      	ldrb	r3, [r7, #7]
 80041ce:	f003 030f 	and.w	r3, r3, #15
 80041d2:	3b04      	subs	r3, #4
 80041d4:	0112      	lsls	r2, r2, #4
 80041d6:	b2d2      	uxtb	r2, r2
 80041d8:	440b      	add	r3, r1
 80041da:	761a      	strb	r2, [r3, #24]
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	e000e100 	.word	0xe000e100
 80041ec:	e000ed00 	.word	0xe000ed00

080041f0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80041f0:	b580      	push	{r7, lr}
 80041f2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80041f4:	4b05      	ldr	r3, [pc, #20]	@ (800420c <SysTick_Handler+0x1c>)
 80041f6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80041f8:	f001 fed4 	bl	8005fa4 <xTaskGetSchedulerState>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d001      	beq.n	8004206 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004202:	f002 fcc9 	bl	8006b98 <xPortSysTickHandler>
  }
}
 8004206:	bf00      	nop
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	e000e010 	.word	0xe000e010

08004210 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004210:	b580      	push	{r7, lr}
 8004212:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004214:	2100      	movs	r1, #0
 8004216:	f06f 0004 	mvn.w	r0, #4
 800421a:	f7ff ffbf 	bl	800419c <__NVIC_SetPriority>
#endif
}
 800421e:	bf00      	nop
 8004220:	bd80      	pop	{r7, pc}
	...

08004224 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800422a:	f3ef 8305 	mrs	r3, IPSR
 800422e:	603b      	str	r3, [r7, #0]
  return(result);
 8004230:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004236:	f06f 0305 	mvn.w	r3, #5
 800423a:	607b      	str	r3, [r7, #4]
 800423c:	e00c      	b.n	8004258 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800423e:	4b0a      	ldr	r3, [pc, #40]	@ (8004268 <osKernelInitialize+0x44>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d105      	bne.n	8004252 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004246:	4b08      	ldr	r3, [pc, #32]	@ (8004268 <osKernelInitialize+0x44>)
 8004248:	2201      	movs	r2, #1
 800424a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800424c:	2300      	movs	r3, #0
 800424e:	607b      	str	r3, [r7, #4]
 8004250:	e002      	b.n	8004258 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004252:	f04f 33ff 	mov.w	r3, #4294967295
 8004256:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004258:	687b      	ldr	r3, [r7, #4]
}
 800425a:	4618      	mov	r0, r3
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	2000019c 	.word	0x2000019c

0800426c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004272:	f3ef 8305 	mrs	r3, IPSR
 8004276:	603b      	str	r3, [r7, #0]
  return(result);
 8004278:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <osKernelStart+0x1a>
    stat = osErrorISR;
 800427e:	f06f 0305 	mvn.w	r3, #5
 8004282:	607b      	str	r3, [r7, #4]
 8004284:	e010      	b.n	80042a8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004286:	4b0b      	ldr	r3, [pc, #44]	@ (80042b4 <osKernelStart+0x48>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d109      	bne.n	80042a2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800428e:	f7ff ffbf 	bl	8004210 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004292:	4b08      	ldr	r3, [pc, #32]	@ (80042b4 <osKernelStart+0x48>)
 8004294:	2202      	movs	r2, #2
 8004296:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004298:	f001 fa20 	bl	80056dc <vTaskStartScheduler>
      stat = osOK;
 800429c:	2300      	movs	r3, #0
 800429e:	607b      	str	r3, [r7, #4]
 80042a0:	e002      	b.n	80042a8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80042a2:	f04f 33ff 	mov.w	r3, #4294967295
 80042a6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042a8:	687b      	ldr	r3, [r7, #4]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3708      	adds	r7, #8
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	2000019c 	.word	0x2000019c

080042b8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b08e      	sub	sp, #56	@ 0x38
 80042bc:	af04      	add	r7, sp, #16
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80042c4:	2300      	movs	r3, #0
 80042c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042c8:	f3ef 8305 	mrs	r3, IPSR
 80042cc:	617b      	str	r3, [r7, #20]
  return(result);
 80042ce:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d17e      	bne.n	80043d2 <osThreadNew+0x11a>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d07b      	beq.n	80043d2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80042da:	2380      	movs	r3, #128	@ 0x80
 80042dc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80042de:	2318      	movs	r3, #24
 80042e0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80042e2:	2300      	movs	r3, #0
 80042e4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80042e6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ea:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d045      	beq.n	800437e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d002      	beq.n	8004300 <osThreadNew+0x48>
        name = attr->name;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d002      	beq.n	800430e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d008      	beq.n	8004326 <osThreadNew+0x6e>
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	2b38      	cmp	r3, #56	@ 0x38
 8004318:	d805      	bhi.n	8004326 <osThreadNew+0x6e>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <osThreadNew+0x72>
        return (NULL);
 8004326:	2300      	movs	r3, #0
 8004328:	e054      	b.n	80043d4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	089b      	lsrs	r3, r3, #2
 8004338:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00e      	beq.n	8004360 <osThreadNew+0xa8>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	2ba7      	cmp	r3, #167	@ 0xa7
 8004348:	d90a      	bls.n	8004360 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800434e:	2b00      	cmp	r3, #0
 8004350:	d006      	beq.n	8004360 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d002      	beq.n	8004360 <osThreadNew+0xa8>
        mem = 1;
 800435a:	2301      	movs	r3, #1
 800435c:	61bb      	str	r3, [r7, #24]
 800435e:	e010      	b.n	8004382 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10c      	bne.n	8004382 <osThreadNew+0xca>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d108      	bne.n	8004382 <osThreadNew+0xca>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d104      	bne.n	8004382 <osThreadNew+0xca>
          mem = 0;
 8004378:	2300      	movs	r3, #0
 800437a:	61bb      	str	r3, [r7, #24]
 800437c:	e001      	b.n	8004382 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800437e:	2300      	movs	r3, #0
 8004380:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	2b01      	cmp	r3, #1
 8004386:	d110      	bne.n	80043aa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004390:	9202      	str	r2, [sp, #8]
 8004392:	9301      	str	r3, [sp, #4]
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	6a3a      	ldr	r2, [r7, #32]
 800439c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800439e:	68f8      	ldr	r0, [r7, #12]
 80043a0:	f000 ffa8 	bl	80052f4 <xTaskCreateStatic>
 80043a4:	4603      	mov	r3, r0
 80043a6:	613b      	str	r3, [r7, #16]
 80043a8:	e013      	b.n	80043d2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d110      	bne.n	80043d2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80043b0:	6a3b      	ldr	r3, [r7, #32]
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	f107 0310 	add.w	r3, r7, #16
 80043b8:	9301      	str	r3, [sp, #4]
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043c2:	68f8      	ldr	r0, [r7, #12]
 80043c4:	f000 fff6 	bl	80053b4 <xTaskCreate>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d001      	beq.n	80043d2 <osThreadNew+0x11a>
            hTask = NULL;
 80043ce:	2300      	movs	r3, #0
 80043d0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80043d2:	693b      	ldr	r3, [r7, #16]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3728      	adds	r7, #40	@ 0x28
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043e4:	f3ef 8305 	mrs	r3, IPSR
 80043e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80043ea:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d003      	beq.n	80043f8 <osDelay+0x1c>
    stat = osErrorISR;
 80043f0:	f06f 0305 	mvn.w	r3, #5
 80043f4:	60fb      	str	r3, [r7, #12]
 80043f6:	e007      	b.n	8004408 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80043f8:	2300      	movs	r3, #0
 80043fa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d002      	beq.n	8004408 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f001 f934 	bl	8005670 <vTaskDelay>
    }
  }

  return (stat);
 8004408:	68fb      	ldr	r3, [r7, #12]
}
 800440a:	4618      	mov	r0, r3
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004412:	b580      	push	{r7, lr}
 8004414:	b08a      	sub	sp, #40	@ 0x28
 8004416:	af02      	add	r7, sp, #8
 8004418:	60f8      	str	r0, [r7, #12]
 800441a:	60b9      	str	r1, [r7, #8]
 800441c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800441e:	2300      	movs	r3, #0
 8004420:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004422:	f3ef 8305 	mrs	r3, IPSR
 8004426:	613b      	str	r3, [r7, #16]
  return(result);
 8004428:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800442a:	2b00      	cmp	r3, #0
 800442c:	d15f      	bne.n	80044ee <osMessageQueueNew+0xdc>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d05c      	beq.n	80044ee <osMessageQueueNew+0xdc>
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d059      	beq.n	80044ee <osMessageQueueNew+0xdc>
    mem = -1;
 800443a:	f04f 33ff 	mov.w	r3, #4294967295
 800443e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d029      	beq.n	800449a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d012      	beq.n	8004474 <osMessageQueueNew+0x62>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	2b4f      	cmp	r3, #79	@ 0x4f
 8004454:	d90e      	bls.n	8004474 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00a      	beq.n	8004474 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	695a      	ldr	r2, [r3, #20]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	68b9      	ldr	r1, [r7, #8]
 8004466:	fb01 f303 	mul.w	r3, r1, r3
 800446a:	429a      	cmp	r2, r3
 800446c:	d302      	bcc.n	8004474 <osMessageQueueNew+0x62>
        mem = 1;
 800446e:	2301      	movs	r3, #1
 8004470:	61bb      	str	r3, [r7, #24]
 8004472:	e014      	b.n	800449e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d110      	bne.n	800449e <osMessageQueueNew+0x8c>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d10c      	bne.n	800449e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004488:	2b00      	cmp	r3, #0
 800448a:	d108      	bne.n	800449e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d104      	bne.n	800449e <osMessageQueueNew+0x8c>
          mem = 0;
 8004494:	2300      	movs	r3, #0
 8004496:	61bb      	str	r3, [r7, #24]
 8004498:	e001      	b.n	800449e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800449a:	2300      	movs	r3, #0
 800449c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d10b      	bne.n	80044bc <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	691a      	ldr	r2, [r3, #16]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	2100      	movs	r1, #0
 80044ae:	9100      	str	r1, [sp, #0]
 80044b0:	68b9      	ldr	r1, [r7, #8]
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 f9d0 	bl	8004858 <xQueueGenericCreateStatic>
 80044b8:	61f8      	str	r0, [r7, #28]
 80044ba:	e008      	b.n	80044ce <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80044bc:	69bb      	ldr	r3, [r7, #24]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d105      	bne.n	80044ce <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80044c2:	2200      	movs	r2, #0
 80044c4:	68b9      	ldr	r1, [r7, #8]
 80044c6:	68f8      	ldr	r0, [r7, #12]
 80044c8:	f000 fa43 	bl	8004952 <xQueueGenericCreate>
 80044cc:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00c      	beq.n	80044ee <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d003      	beq.n	80044e2 <osMessageQueueNew+0xd0>
        name = attr->name;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	617b      	str	r3, [r7, #20]
 80044e0:	e001      	b.n	80044e6 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80044e2:	2300      	movs	r3, #0
 80044e4:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80044e6:	6979      	ldr	r1, [r7, #20]
 80044e8:	69f8      	ldr	r0, [r7, #28]
 80044ea:	f000 fea5 	bl	8005238 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80044ee:	69fb      	ldr	r3, [r7, #28]
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3720      	adds	r7, #32
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <osMessageQueueGet>:
  }

  return (stat);
}

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b088      	sub	sp, #32
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
 8004504:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800450a:	2300      	movs	r3, #0
 800450c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800450e:	f3ef 8305 	mrs	r3, IPSR
 8004512:	617b      	str	r3, [r7, #20]
  return(result);
 8004514:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004516:	2b00      	cmp	r3, #0
 8004518:	d028      	beq.n	800456c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d005      	beq.n	800452c <osMessageQueueGet+0x34>
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d002      	beq.n	800452c <osMessageQueueGet+0x34>
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d003      	beq.n	8004534 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800452c:	f06f 0303 	mvn.w	r3, #3
 8004530:	61fb      	str	r3, [r7, #28]
 8004532:	e037      	b.n	80045a4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004534:	2300      	movs	r3, #0
 8004536:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004538:	f107 0310 	add.w	r3, r7, #16
 800453c:	461a      	mov	r2, r3
 800453e:	68b9      	ldr	r1, [r7, #8]
 8004540:	69b8      	ldr	r0, [r7, #24]
 8004542:	f000 fce7 	bl	8004f14 <xQueueReceiveFromISR>
 8004546:	4603      	mov	r3, r0
 8004548:	2b01      	cmp	r3, #1
 800454a:	d003      	beq.n	8004554 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800454c:	f06f 0302 	mvn.w	r3, #2
 8004550:	61fb      	str	r3, [r7, #28]
 8004552:	e027      	b.n	80045a4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d024      	beq.n	80045a4 <osMessageQueueGet+0xac>
 800455a:	4b15      	ldr	r3, [pc, #84]	@ (80045b0 <osMessageQueueGet+0xb8>)
 800455c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	f3bf 8f4f 	dsb	sy
 8004566:	f3bf 8f6f 	isb	sy
 800456a:	e01b      	b.n	80045a4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d002      	beq.n	8004578 <osMessageQueueGet+0x80>
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d103      	bne.n	8004580 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8004578:	f06f 0303 	mvn.w	r3, #3
 800457c:	61fb      	str	r3, [r7, #28]
 800457e:	e011      	b.n	80045a4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	68b9      	ldr	r1, [r7, #8]
 8004584:	69b8      	ldr	r0, [r7, #24]
 8004586:	f000 fbe3 	bl	8004d50 <xQueueReceive>
 800458a:	4603      	mov	r3, r0
 800458c:	2b01      	cmp	r3, #1
 800458e:	d009      	beq.n	80045a4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004596:	f06f 0301 	mvn.w	r3, #1
 800459a:	61fb      	str	r3, [r7, #28]
 800459c:	e002      	b.n	80045a4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800459e:	f06f 0302 	mvn.w	r3, #2
 80045a2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80045a4:	69fb      	ldr	r3, [r7, #28]
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3720      	adds	r7, #32
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	e000ed04 	.word	0xe000ed04

080045b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	60b9      	str	r1, [r7, #8]
 80045be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	4a07      	ldr	r2, [pc, #28]	@ (80045e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80045c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	4a06      	ldr	r2, [pc, #24]	@ (80045e4 <vApplicationGetIdleTaskMemory+0x30>)
 80045ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2280      	movs	r2, #128	@ 0x80
 80045d0:	601a      	str	r2, [r3, #0]
}
 80045d2:	bf00      	nop
 80045d4:	3714      	adds	r7, #20
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	200001a0 	.word	0x200001a0
 80045e4:	20000248 	.word	0x20000248

080045e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	4a07      	ldr	r2, [pc, #28]	@ (8004614 <vApplicationGetTimerTaskMemory+0x2c>)
 80045f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	4a06      	ldr	r2, [pc, #24]	@ (8004618 <vApplicationGetTimerTaskMemory+0x30>)
 80045fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004606:	601a      	str	r2, [r3, #0]
}
 8004608:	bf00      	nop
 800460a:	3714      	adds	r7, #20
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr
 8004614:	20000448 	.word	0x20000448
 8004618:	200004f0 	.word	0x200004f0

0800461c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f103 0208 	add.w	r2, r3, #8
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f04f 32ff 	mov.w	r2, #4294967295
 8004634:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f103 0208 	add.w	r2, r3, #8
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f103 0208 	add.w	r2, r3, #8
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800466a:	bf00      	nop
 800466c:	370c      	adds	r7, #12
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr

08004676 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004676:	b480      	push	{r7}
 8004678:	b085      	sub	sp, #20
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
 800467e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689a      	ldr	r2, [r3, #8]
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	683a      	ldr	r2, [r7, #0]
 80046a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	1c5a      	adds	r2, r3, #1
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	601a      	str	r2, [r3, #0]
}
 80046b2:	bf00      	nop
 80046b4:	3714      	adds	r7, #20
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr

080046be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046be:	b480      	push	{r7}
 80046c0:	b085      	sub	sp, #20
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
 80046c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d4:	d103      	bne.n	80046de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	60fb      	str	r3, [r7, #12]
 80046dc:	e00c      	b.n	80046f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	3308      	adds	r3, #8
 80046e2:	60fb      	str	r3, [r7, #12]
 80046e4:	e002      	b.n	80046ec <vListInsert+0x2e>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	60fb      	str	r3, [r7, #12]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d2f6      	bcs.n	80046e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	685a      	ldr	r2, [r3, #4]
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	1c5a      	adds	r2, r3, #1
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	601a      	str	r2, [r3, #0]
}
 8004724:	bf00      	nop
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	6892      	ldr	r2, [r2, #8]
 8004746:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6852      	ldr	r2, [r2, #4]
 8004750:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	429a      	cmp	r2, r3
 800475a:	d103      	bne.n	8004764 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	689a      	ldr	r2, [r3, #8]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	1e5a      	subs	r2, r3, #1
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
}
 8004778:	4618      	mov	r0, r3
 800477a:	3714      	adds	r7, #20
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr

08004784 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10b      	bne.n	80047b0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479c:	f383 8811 	msr	BASEPRI, r3
 80047a0:	f3bf 8f6f 	isb	sy
 80047a4:	f3bf 8f4f 	dsb	sy
 80047a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80047aa:	bf00      	nop
 80047ac:	bf00      	nop
 80047ae:	e7fd      	b.n	80047ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80047b0:	f002 f962 	bl	8006a78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047bc:	68f9      	ldr	r1, [r7, #12]
 80047be:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80047c0:	fb01 f303 	mul.w	r3, r1, r3
 80047c4:	441a      	add	r2, r3
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e0:	3b01      	subs	r3, #1
 80047e2:	68f9      	ldr	r1, [r7, #12]
 80047e4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80047e6:	fb01 f303 	mul.w	r3, r1, r3
 80047ea:	441a      	add	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	22ff      	movs	r2, #255	@ 0xff
 80047f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	22ff      	movs	r2, #255	@ 0xff
 80047fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d114      	bne.n	8004830 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d01a      	beq.n	8004844 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	3310      	adds	r3, #16
 8004812:	4618      	mov	r0, r3
 8004814:	f001 fa00 	bl	8005c18 <xTaskRemoveFromEventList>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d012      	beq.n	8004844 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800481e:	4b0d      	ldr	r3, [pc, #52]	@ (8004854 <xQueueGenericReset+0xd0>)
 8004820:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004824:	601a      	str	r2, [r3, #0]
 8004826:	f3bf 8f4f 	dsb	sy
 800482a:	f3bf 8f6f 	isb	sy
 800482e:	e009      	b.n	8004844 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	3310      	adds	r3, #16
 8004834:	4618      	mov	r0, r3
 8004836:	f7ff fef1 	bl	800461c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	3324      	adds	r3, #36	@ 0x24
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff feec 	bl	800461c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004844:	f002 f94a 	bl	8006adc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004848:	2301      	movs	r3, #1
}
 800484a:	4618      	mov	r0, r3
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	e000ed04 	.word	0xe000ed04

08004858 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004858:	b580      	push	{r7, lr}
 800485a:	b08e      	sub	sp, #56	@ 0x38
 800485c:	af02      	add	r7, sp, #8
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
 8004864:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d10b      	bne.n	8004884 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800486c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004870:	f383 8811 	msr	BASEPRI, r3
 8004874:	f3bf 8f6f 	isb	sy
 8004878:	f3bf 8f4f 	dsb	sy
 800487c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800487e:	bf00      	nop
 8004880:	bf00      	nop
 8004882:	e7fd      	b.n	8004880 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10b      	bne.n	80048a2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800488a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800488e:	f383 8811 	msr	BASEPRI, r3
 8004892:	f3bf 8f6f 	isb	sy
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800489c:	bf00      	nop
 800489e:	bf00      	nop
 80048a0:	e7fd      	b.n	800489e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d002      	beq.n	80048ae <xQueueGenericCreateStatic+0x56>
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <xQueueGenericCreateStatic+0x5a>
 80048ae:	2301      	movs	r3, #1
 80048b0:	e000      	b.n	80048b4 <xQueueGenericCreateStatic+0x5c>
 80048b2:	2300      	movs	r3, #0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d10b      	bne.n	80048d0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80048b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048bc:	f383 8811 	msr	BASEPRI, r3
 80048c0:	f3bf 8f6f 	isb	sy
 80048c4:	f3bf 8f4f 	dsb	sy
 80048c8:	623b      	str	r3, [r7, #32]
}
 80048ca:	bf00      	nop
 80048cc:	bf00      	nop
 80048ce:	e7fd      	b.n	80048cc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d102      	bne.n	80048dc <xQueueGenericCreateStatic+0x84>
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d101      	bne.n	80048e0 <xQueueGenericCreateStatic+0x88>
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <xQueueGenericCreateStatic+0x8a>
 80048e0:	2300      	movs	r3, #0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10b      	bne.n	80048fe <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80048e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ea:	f383 8811 	msr	BASEPRI, r3
 80048ee:	f3bf 8f6f 	isb	sy
 80048f2:	f3bf 8f4f 	dsb	sy
 80048f6:	61fb      	str	r3, [r7, #28]
}
 80048f8:	bf00      	nop
 80048fa:	bf00      	nop
 80048fc:	e7fd      	b.n	80048fa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80048fe:	2350      	movs	r3, #80	@ 0x50
 8004900:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2b50      	cmp	r3, #80	@ 0x50
 8004906:	d00b      	beq.n	8004920 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800490c:	f383 8811 	msr	BASEPRI, r3
 8004910:	f3bf 8f6f 	isb	sy
 8004914:	f3bf 8f4f 	dsb	sy
 8004918:	61bb      	str	r3, [r7, #24]
}
 800491a:	bf00      	nop
 800491c:	bf00      	nop
 800491e:	e7fd      	b.n	800491c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004920:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00d      	beq.n	8004948 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800492c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004934:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800493a:	9300      	str	r3, [sp, #0]
 800493c:	4613      	mov	r3, r2
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	68b9      	ldr	r1, [r7, #8]
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f000 f840 	bl	80049c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800494a:	4618      	mov	r0, r3
 800494c:	3730      	adds	r7, #48	@ 0x30
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004952:	b580      	push	{r7, lr}
 8004954:	b08a      	sub	sp, #40	@ 0x28
 8004956:	af02      	add	r7, sp, #8
 8004958:	60f8      	str	r0, [r7, #12]
 800495a:	60b9      	str	r1, [r7, #8]
 800495c:	4613      	mov	r3, r2
 800495e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10b      	bne.n	800497e <xQueueGenericCreate+0x2c>
	__asm volatile
 8004966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800496a:	f383 8811 	msr	BASEPRI, r3
 800496e:	f3bf 8f6f 	isb	sy
 8004972:	f3bf 8f4f 	dsb	sy
 8004976:	613b      	str	r3, [r7, #16]
}
 8004978:	bf00      	nop
 800497a:	bf00      	nop
 800497c:	e7fd      	b.n	800497a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	fb02 f303 	mul.w	r3, r2, r3
 8004986:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	3350      	adds	r3, #80	@ 0x50
 800498c:	4618      	mov	r0, r3
 800498e:	f002 f995 	bl	8006cbc <pvPortMalloc>
 8004992:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d011      	beq.n	80049be <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	3350      	adds	r3, #80	@ 0x50
 80049a2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80049ac:	79fa      	ldrb	r2, [r7, #7]
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	9300      	str	r3, [sp, #0]
 80049b2:	4613      	mov	r3, r2
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	68b9      	ldr	r1, [r7, #8]
 80049b8:	68f8      	ldr	r0, [r7, #12]
 80049ba:	f000 f805 	bl	80049c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80049be:	69bb      	ldr	r3, [r7, #24]
	}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3720      	adds	r7, #32
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]
 80049d4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d103      	bne.n	80049e4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	e002      	b.n	80049ea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	68ba      	ldr	r2, [r7, #8]
 80049f4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80049f6:	2101      	movs	r1, #1
 80049f8:	69b8      	ldr	r0, [r7, #24]
 80049fa:	f7ff fec3 	bl	8004784 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80049fe:	69bb      	ldr	r3, [r7, #24]
 8004a00:	78fa      	ldrb	r2, [r7, #3]
 8004a02:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004a06:	bf00      	nop
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
	...

08004a10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b08e      	sub	sp, #56	@ 0x38
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	607a      	str	r2, [r7, #4]
 8004a1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10b      	bne.n	8004a44 <xQueueGenericSend+0x34>
	__asm volatile
 8004a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a30:	f383 8811 	msr	BASEPRI, r3
 8004a34:	f3bf 8f6f 	isb	sy
 8004a38:	f3bf 8f4f 	dsb	sy
 8004a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004a3e:	bf00      	nop
 8004a40:	bf00      	nop
 8004a42:	e7fd      	b.n	8004a40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d103      	bne.n	8004a52 <xQueueGenericSend+0x42>
 8004a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <xQueueGenericSend+0x46>
 8004a52:	2301      	movs	r3, #1
 8004a54:	e000      	b.n	8004a58 <xQueueGenericSend+0x48>
 8004a56:	2300      	movs	r3, #0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d10b      	bne.n	8004a74 <xQueueGenericSend+0x64>
	__asm volatile
 8004a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a60:	f383 8811 	msr	BASEPRI, r3
 8004a64:	f3bf 8f6f 	isb	sy
 8004a68:	f3bf 8f4f 	dsb	sy
 8004a6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004a6e:	bf00      	nop
 8004a70:	bf00      	nop
 8004a72:	e7fd      	b.n	8004a70 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d103      	bne.n	8004a82 <xQueueGenericSend+0x72>
 8004a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d101      	bne.n	8004a86 <xQueueGenericSend+0x76>
 8004a82:	2301      	movs	r3, #1
 8004a84:	e000      	b.n	8004a88 <xQueueGenericSend+0x78>
 8004a86:	2300      	movs	r3, #0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d10b      	bne.n	8004aa4 <xQueueGenericSend+0x94>
	__asm volatile
 8004a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a90:	f383 8811 	msr	BASEPRI, r3
 8004a94:	f3bf 8f6f 	isb	sy
 8004a98:	f3bf 8f4f 	dsb	sy
 8004a9c:	623b      	str	r3, [r7, #32]
}
 8004a9e:	bf00      	nop
 8004aa0:	bf00      	nop
 8004aa2:	e7fd      	b.n	8004aa0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004aa4:	f001 fa7e 	bl	8005fa4 <xTaskGetSchedulerState>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d102      	bne.n	8004ab4 <xQueueGenericSend+0xa4>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <xQueueGenericSend+0xa8>
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e000      	b.n	8004aba <xQueueGenericSend+0xaa>
 8004ab8:	2300      	movs	r3, #0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10b      	bne.n	8004ad6 <xQueueGenericSend+0xc6>
	__asm volatile
 8004abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac2:	f383 8811 	msr	BASEPRI, r3
 8004ac6:	f3bf 8f6f 	isb	sy
 8004aca:	f3bf 8f4f 	dsb	sy
 8004ace:	61fb      	str	r3, [r7, #28]
}
 8004ad0:	bf00      	nop
 8004ad2:	bf00      	nop
 8004ad4:	e7fd      	b.n	8004ad2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ad6:	f001 ffcf 	bl	8006a78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004adc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d302      	bcc.n	8004aec <xQueueGenericSend+0xdc>
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d129      	bne.n	8004b40 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	68b9      	ldr	r1, [r7, #8]
 8004af0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004af2:	f000 fa91 	bl	8005018 <prvCopyDataToQueue>
 8004af6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d010      	beq.n	8004b22 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b02:	3324      	adds	r3, #36	@ 0x24
 8004b04:	4618      	mov	r0, r3
 8004b06:	f001 f887 	bl	8005c18 <xTaskRemoveFromEventList>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d013      	beq.n	8004b38 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004b10:	4b3f      	ldr	r3, [pc, #252]	@ (8004c10 <xQueueGenericSend+0x200>)
 8004b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b16:	601a      	str	r2, [r3, #0]
 8004b18:	f3bf 8f4f 	dsb	sy
 8004b1c:	f3bf 8f6f 	isb	sy
 8004b20:	e00a      	b.n	8004b38 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d007      	beq.n	8004b38 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004b28:	4b39      	ldr	r3, [pc, #228]	@ (8004c10 <xQueueGenericSend+0x200>)
 8004b2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b2e:	601a      	str	r2, [r3, #0]
 8004b30:	f3bf 8f4f 	dsb	sy
 8004b34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004b38:	f001 ffd0 	bl	8006adc <vPortExitCritical>
				return pdPASS;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e063      	b.n	8004c08 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d103      	bne.n	8004b4e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b46:	f001 ffc9 	bl	8006adc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	e05c      	b.n	8004c08 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d106      	bne.n	8004b62 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b54:	f107 0314 	add.w	r3, r7, #20
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f001 f8c1 	bl	8005ce0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b62:	f001 ffbb 	bl	8006adc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b66:	f000 fe29 	bl	80057bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b6a:	f001 ff85 	bl	8006a78 <vPortEnterCritical>
 8004b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b74:	b25b      	sxtb	r3, r3
 8004b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7a:	d103      	bne.n	8004b84 <xQueueGenericSend+0x174>
 8004b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b8a:	b25b      	sxtb	r3, r3
 8004b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b90:	d103      	bne.n	8004b9a <xQueueGenericSend+0x18a>
 8004b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b9a:	f001 ff9f 	bl	8006adc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b9e:	1d3a      	adds	r2, r7, #4
 8004ba0:	f107 0314 	add.w	r3, r7, #20
 8004ba4:	4611      	mov	r1, r2
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f001 f8b0 	bl	8005d0c <xTaskCheckForTimeOut>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d124      	bne.n	8004bfc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004bb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bb4:	f000 fb28 	bl	8005208 <prvIsQueueFull>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d018      	beq.n	8004bf0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc0:	3310      	adds	r3, #16
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	4611      	mov	r1, r2
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f000 ffd4 	bl	8005b74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004bcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bce:	f000 fab3 	bl	8005138 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004bd2:	f000 fe01 	bl	80057d8 <xTaskResumeAll>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	f47f af7c 	bne.w	8004ad6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004bde:	4b0c      	ldr	r3, [pc, #48]	@ (8004c10 <xQueueGenericSend+0x200>)
 8004be0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004be4:	601a      	str	r2, [r3, #0]
 8004be6:	f3bf 8f4f 	dsb	sy
 8004bea:	f3bf 8f6f 	isb	sy
 8004bee:	e772      	b.n	8004ad6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004bf0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bf2:	f000 faa1 	bl	8005138 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bf6:	f000 fdef 	bl	80057d8 <xTaskResumeAll>
 8004bfa:	e76c      	b.n	8004ad6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004bfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bfe:	f000 fa9b 	bl	8005138 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c02:	f000 fde9 	bl	80057d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004c06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3738      	adds	r7, #56	@ 0x38
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	e000ed04 	.word	0xe000ed04

08004c14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b090      	sub	sp, #64	@ 0x40
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
 8004c20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d10b      	bne.n	8004c44 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c30:	f383 8811 	msr	BASEPRI, r3
 8004c34:	f3bf 8f6f 	isb	sy
 8004c38:	f3bf 8f4f 	dsb	sy
 8004c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c3e:	bf00      	nop
 8004c40:	bf00      	nop
 8004c42:	e7fd      	b.n	8004c40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d103      	bne.n	8004c52 <xQueueGenericSendFromISR+0x3e>
 8004c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <xQueueGenericSendFromISR+0x42>
 8004c52:	2301      	movs	r3, #1
 8004c54:	e000      	b.n	8004c58 <xQueueGenericSendFromISR+0x44>
 8004c56:	2300      	movs	r3, #0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10b      	bne.n	8004c74 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c6e:	bf00      	nop
 8004c70:	bf00      	nop
 8004c72:	e7fd      	b.n	8004c70 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d103      	bne.n	8004c82 <xQueueGenericSendFromISR+0x6e>
 8004c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d101      	bne.n	8004c86 <xQueueGenericSendFromISR+0x72>
 8004c82:	2301      	movs	r3, #1
 8004c84:	e000      	b.n	8004c88 <xQueueGenericSendFromISR+0x74>
 8004c86:	2300      	movs	r3, #0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d10b      	bne.n	8004ca4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c90:	f383 8811 	msr	BASEPRI, r3
 8004c94:	f3bf 8f6f 	isb	sy
 8004c98:	f3bf 8f4f 	dsb	sy
 8004c9c:	623b      	str	r3, [r7, #32]
}
 8004c9e:	bf00      	nop
 8004ca0:	bf00      	nop
 8004ca2:	e7fd      	b.n	8004ca0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ca4:	f001 ffc8 	bl	8006c38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004ca8:	f3ef 8211 	mrs	r2, BASEPRI
 8004cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb0:	f383 8811 	msr	BASEPRI, r3
 8004cb4:	f3bf 8f6f 	isb	sy
 8004cb8:	f3bf 8f4f 	dsb	sy
 8004cbc:	61fa      	str	r2, [r7, #28]
 8004cbe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004cc0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004cc2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d302      	bcc.n	8004cd6 <xQueueGenericSendFromISR+0xc2>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d12f      	bne.n	8004d36 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ce6:	683a      	ldr	r2, [r7, #0]
 8004ce8:	68b9      	ldr	r1, [r7, #8]
 8004cea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004cec:	f000 f994 	bl	8005018 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004cf0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf8:	d112      	bne.n	8004d20 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d016      	beq.n	8004d30 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d04:	3324      	adds	r3, #36	@ 0x24
 8004d06:	4618      	mov	r0, r3
 8004d08:	f000 ff86 	bl	8005c18 <xTaskRemoveFromEventList>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00e      	beq.n	8004d30 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00b      	beq.n	8004d30 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	601a      	str	r2, [r3, #0]
 8004d1e:	e007      	b.n	8004d30 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004d20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004d24:	3301      	adds	r3, #1
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	b25a      	sxtb	r2, r3
 8004d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004d30:	2301      	movs	r3, #1
 8004d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004d34:	e001      	b.n	8004d3a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004d36:	2300      	movs	r3, #0
 8004d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d3c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004d44:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3740      	adds	r7, #64	@ 0x40
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b08c      	sub	sp, #48	@ 0x30
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10b      	bne.n	8004d82 <xQueueReceive+0x32>
	__asm volatile
 8004d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6e:	f383 8811 	msr	BASEPRI, r3
 8004d72:	f3bf 8f6f 	isb	sy
 8004d76:	f3bf 8f4f 	dsb	sy
 8004d7a:	623b      	str	r3, [r7, #32]
}
 8004d7c:	bf00      	nop
 8004d7e:	bf00      	nop
 8004d80:	e7fd      	b.n	8004d7e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d103      	bne.n	8004d90 <xQueueReceive+0x40>
 8004d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d101      	bne.n	8004d94 <xQueueReceive+0x44>
 8004d90:	2301      	movs	r3, #1
 8004d92:	e000      	b.n	8004d96 <xQueueReceive+0x46>
 8004d94:	2300      	movs	r3, #0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d10b      	bne.n	8004db2 <xQueueReceive+0x62>
	__asm volatile
 8004d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d9e:	f383 8811 	msr	BASEPRI, r3
 8004da2:	f3bf 8f6f 	isb	sy
 8004da6:	f3bf 8f4f 	dsb	sy
 8004daa:	61fb      	str	r3, [r7, #28]
}
 8004dac:	bf00      	nop
 8004dae:	bf00      	nop
 8004db0:	e7fd      	b.n	8004dae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004db2:	f001 f8f7 	bl	8005fa4 <xTaskGetSchedulerState>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d102      	bne.n	8004dc2 <xQueueReceive+0x72>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <xQueueReceive+0x76>
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e000      	b.n	8004dc8 <xQueueReceive+0x78>
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d10b      	bne.n	8004de4 <xQueueReceive+0x94>
	__asm volatile
 8004dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd0:	f383 8811 	msr	BASEPRI, r3
 8004dd4:	f3bf 8f6f 	isb	sy
 8004dd8:	f3bf 8f4f 	dsb	sy
 8004ddc:	61bb      	str	r3, [r7, #24]
}
 8004dde:	bf00      	nop
 8004de0:	bf00      	nop
 8004de2:	e7fd      	b.n	8004de0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004de4:	f001 fe48 	bl	8006a78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d01f      	beq.n	8004e34 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004df4:	68b9      	ldr	r1, [r7, #8]
 8004df6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004df8:	f000 f978 	bl	80050ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dfe:	1e5a      	subs	r2, r3, #1
 8004e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e02:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00f      	beq.n	8004e2c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e0e:	3310      	adds	r3, #16
 8004e10:	4618      	mov	r0, r3
 8004e12:	f000 ff01 	bl	8005c18 <xTaskRemoveFromEventList>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d007      	beq.n	8004e2c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004e1c:	4b3c      	ldr	r3, [pc, #240]	@ (8004f10 <xQueueReceive+0x1c0>)
 8004e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e22:	601a      	str	r2, [r3, #0]
 8004e24:	f3bf 8f4f 	dsb	sy
 8004e28:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004e2c:	f001 fe56 	bl	8006adc <vPortExitCritical>
				return pdPASS;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e069      	b.n	8004f08 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d103      	bne.n	8004e42 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e3a:	f001 fe4f 	bl	8006adc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	e062      	b.n	8004f08 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d106      	bne.n	8004e56 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e48:	f107 0310 	add.w	r3, r7, #16
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f000 ff47 	bl	8005ce0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e52:	2301      	movs	r3, #1
 8004e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e56:	f001 fe41 	bl	8006adc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e5a:	f000 fcaf 	bl	80057bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e5e:	f001 fe0b 	bl	8006a78 <vPortEnterCritical>
 8004e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e68:	b25b      	sxtb	r3, r3
 8004e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e6e:	d103      	bne.n	8004e78 <xQueueReceive+0x128>
 8004e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e7a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e7e:	b25b      	sxtb	r3, r3
 8004e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e84:	d103      	bne.n	8004e8e <xQueueReceive+0x13e>
 8004e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e8e:	f001 fe25 	bl	8006adc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e92:	1d3a      	adds	r2, r7, #4
 8004e94:	f107 0310 	add.w	r3, r7, #16
 8004e98:	4611      	mov	r1, r2
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f000 ff36 	bl	8005d0c <xTaskCheckForTimeOut>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d123      	bne.n	8004eee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ea6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ea8:	f000 f998 	bl	80051dc <prvIsQueueEmpty>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d017      	beq.n	8004ee2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eb4:	3324      	adds	r3, #36	@ 0x24
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	4611      	mov	r1, r2
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f000 fe5a 	bl	8005b74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ec0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ec2:	f000 f939 	bl	8005138 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ec6:	f000 fc87 	bl	80057d8 <xTaskResumeAll>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d189      	bne.n	8004de4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8004f10 <xQueueReceive+0x1c0>)
 8004ed2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ed6:	601a      	str	r2, [r3, #0]
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	f3bf 8f6f 	isb	sy
 8004ee0:	e780      	b.n	8004de4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004ee2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ee4:	f000 f928 	bl	8005138 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ee8:	f000 fc76 	bl	80057d8 <xTaskResumeAll>
 8004eec:	e77a      	b.n	8004de4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004eee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ef0:	f000 f922 	bl	8005138 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ef4:	f000 fc70 	bl	80057d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ef8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004efa:	f000 f96f 	bl	80051dc <prvIsQueueEmpty>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f43f af6f 	beq.w	8004de4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004f06:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3730      	adds	r7, #48	@ 0x30
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	e000ed04 	.word	0xe000ed04

08004f14 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b08e      	sub	sp, #56	@ 0x38
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10b      	bne.n	8004f42 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2e:	f383 8811 	msr	BASEPRI, r3
 8004f32:	f3bf 8f6f 	isb	sy
 8004f36:	f3bf 8f4f 	dsb	sy
 8004f3a:	623b      	str	r3, [r7, #32]
}
 8004f3c:	bf00      	nop
 8004f3e:	bf00      	nop
 8004f40:	e7fd      	b.n	8004f3e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d103      	bne.n	8004f50 <xQueueReceiveFromISR+0x3c>
 8004f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d101      	bne.n	8004f54 <xQueueReceiveFromISR+0x40>
 8004f50:	2301      	movs	r3, #1
 8004f52:	e000      	b.n	8004f56 <xQueueReceiveFromISR+0x42>
 8004f54:	2300      	movs	r3, #0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10b      	bne.n	8004f72 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f5e:	f383 8811 	msr	BASEPRI, r3
 8004f62:	f3bf 8f6f 	isb	sy
 8004f66:	f3bf 8f4f 	dsb	sy
 8004f6a:	61fb      	str	r3, [r7, #28]
}
 8004f6c:	bf00      	nop
 8004f6e:	bf00      	nop
 8004f70:	e7fd      	b.n	8004f6e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f72:	f001 fe61 	bl	8006c38 <vPortValidateInterruptPriority>
	__asm volatile
 8004f76:	f3ef 8211 	mrs	r2, BASEPRI
 8004f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f7e:	f383 8811 	msr	BASEPRI, r3
 8004f82:	f3bf 8f6f 	isb	sy
 8004f86:	f3bf 8f4f 	dsb	sy
 8004f8a:	61ba      	str	r2, [r7, #24]
 8004f8c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004f8e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f96:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d02f      	beq.n	8004ffe <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004fa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004fa8:	68b9      	ldr	r1, [r7, #8]
 8004faa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fac:	f000 f89e 	bl	80050ec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb2:	1e5a      	subs	r2, r3, #1
 8004fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004fb8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc0:	d112      	bne.n	8004fe8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d016      	beq.n	8004ff8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fcc:	3310      	adds	r3, #16
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f000 fe22 	bl	8005c18 <xTaskRemoveFromEventList>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00e      	beq.n	8004ff8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00b      	beq.n	8004ff8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	601a      	str	r2, [r3, #0]
 8004fe6:	e007      	b.n	8004ff8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004fe8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fec:	3301      	adds	r3, #1
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	b25a      	sxtb	r2, r3
 8004ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ffc:	e001      	b.n	8005002 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004ffe:	2300      	movs	r3, #0
 8005000:	637b      	str	r3, [r7, #52]	@ 0x34
 8005002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005004:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	f383 8811 	msr	BASEPRI, r3
}
 800500c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800500e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005010:	4618      	mov	r0, r3
 8005012:	3738      	adds	r7, #56	@ 0x38
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b086      	sub	sp, #24
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005024:	2300      	movs	r3, #0
 8005026:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10d      	bne.n	8005052 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d14d      	bne.n	80050da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	4618      	mov	r0, r3
 8005044:	f000 ffcc 	bl	8005fe0 <xTaskPriorityDisinherit>
 8005048:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	609a      	str	r2, [r3, #8]
 8005050:	e043      	b.n	80050da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d119      	bne.n	800508c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6858      	ldr	r0, [r3, #4]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005060:	461a      	mov	r2, r3
 8005062:	68b9      	ldr	r1, [r7, #8]
 8005064:	f002 fb0b 	bl	800767e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005070:	441a      	add	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	429a      	cmp	r2, r3
 8005080:	d32b      	bcc.n	80050da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	605a      	str	r2, [r3, #4]
 800508a:	e026      	b.n	80050da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	68d8      	ldr	r0, [r3, #12]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005094:	461a      	mov	r2, r3
 8005096:	68b9      	ldr	r1, [r7, #8]
 8005098:	f002 faf1 	bl	800767e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	68da      	ldr	r2, [r3, #12]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a4:	425b      	negs	r3, r3
 80050a6:	441a      	add	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	68da      	ldr	r2, [r3, #12]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d207      	bcs.n	80050c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c0:	425b      	negs	r3, r3
 80050c2:	441a      	add	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d105      	bne.n	80050da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d002      	beq.n	80050da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	3b01      	subs	r3, #1
 80050d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	1c5a      	adds	r2, r3, #1
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80050e2:	697b      	ldr	r3, [r7, #20]
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3718      	adds	r7, #24
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d018      	beq.n	8005130 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	68da      	ldr	r2, [r3, #12]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005106:	441a      	add	r2, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	68da      	ldr	r2, [r3, #12]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	429a      	cmp	r2, r3
 8005116:	d303      	bcc.n	8005120 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68d9      	ldr	r1, [r3, #12]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005128:	461a      	mov	r2, r3
 800512a:	6838      	ldr	r0, [r7, #0]
 800512c:	f002 faa7 	bl	800767e <memcpy>
	}
}
 8005130:	bf00      	nop
 8005132:	3708      	adds	r7, #8
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005140:	f001 fc9a 	bl	8006a78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800514a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800514c:	e011      	b.n	8005172 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005152:	2b00      	cmp	r3, #0
 8005154:	d012      	beq.n	800517c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	3324      	adds	r3, #36	@ 0x24
 800515a:	4618      	mov	r0, r3
 800515c:	f000 fd5c 	bl	8005c18 <xTaskRemoveFromEventList>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d001      	beq.n	800516a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005166:	f000 fe35 	bl	8005dd4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800516a:	7bfb      	ldrb	r3, [r7, #15]
 800516c:	3b01      	subs	r3, #1
 800516e:	b2db      	uxtb	r3, r3
 8005170:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005176:	2b00      	cmp	r3, #0
 8005178:	dce9      	bgt.n	800514e <prvUnlockQueue+0x16>
 800517a:	e000      	b.n	800517e <prvUnlockQueue+0x46>
					break;
 800517c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	22ff      	movs	r2, #255	@ 0xff
 8005182:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005186:	f001 fca9 	bl	8006adc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800518a:	f001 fc75 	bl	8006a78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005194:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005196:	e011      	b.n	80051bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d012      	beq.n	80051c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	3310      	adds	r3, #16
 80051a4:	4618      	mov	r0, r3
 80051a6:	f000 fd37 	bl	8005c18 <xTaskRemoveFromEventList>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d001      	beq.n	80051b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80051b0:	f000 fe10 	bl	8005dd4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80051b4:	7bbb      	ldrb	r3, [r7, #14]
 80051b6:	3b01      	subs	r3, #1
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80051bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	dce9      	bgt.n	8005198 <prvUnlockQueue+0x60>
 80051c4:	e000      	b.n	80051c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80051c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	22ff      	movs	r2, #255	@ 0xff
 80051cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80051d0:	f001 fc84 	bl	8006adc <vPortExitCritical>
}
 80051d4:	bf00      	nop
 80051d6:	3710      	adds	r7, #16
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}

080051dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b084      	sub	sp, #16
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051e4:	f001 fc48 	bl	8006a78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d102      	bne.n	80051f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80051f0:	2301      	movs	r3, #1
 80051f2:	60fb      	str	r3, [r7, #12]
 80051f4:	e001      	b.n	80051fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80051f6:	2300      	movs	r3, #0
 80051f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80051fa:	f001 fc6f 	bl	8006adc <vPortExitCritical>

	return xReturn;
 80051fe:	68fb      	ldr	r3, [r7, #12]
}
 8005200:	4618      	mov	r0, r3
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005210:	f001 fc32 	bl	8006a78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800521c:	429a      	cmp	r2, r3
 800521e:	d102      	bne.n	8005226 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005220:	2301      	movs	r3, #1
 8005222:	60fb      	str	r3, [r7, #12]
 8005224:	e001      	b.n	800522a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005226:	2300      	movs	r3, #0
 8005228:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800522a:	f001 fc57 	bl	8006adc <vPortExitCritical>

	return xReturn;
 800522e:	68fb      	ldr	r3, [r7, #12]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3710      	adds	r7, #16
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}

08005238 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005242:	2300      	movs	r3, #0
 8005244:	60fb      	str	r3, [r7, #12]
 8005246:	e014      	b.n	8005272 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005248:	4a0f      	ldr	r2, [pc, #60]	@ (8005288 <vQueueAddToRegistry+0x50>)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10b      	bne.n	800526c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005254:	490c      	ldr	r1, [pc, #48]	@ (8005288 <vQueueAddToRegistry+0x50>)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	683a      	ldr	r2, [r7, #0]
 800525a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800525e:	4a0a      	ldr	r2, [pc, #40]	@ (8005288 <vQueueAddToRegistry+0x50>)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	00db      	lsls	r3, r3, #3
 8005264:	4413      	add	r3, r2
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800526a:	e006      	b.n	800527a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	3301      	adds	r3, #1
 8005270:	60fb      	str	r3, [r7, #12]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2b07      	cmp	r3, #7
 8005276:	d9e7      	bls.n	8005248 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005278:	bf00      	nop
 800527a:	bf00      	nop
 800527c:	3714      	adds	r7, #20
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	200008f0 	.word	0x200008f0

0800528c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800529c:	f001 fbec 	bl	8006a78 <vPortEnterCritical>
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052a6:	b25b      	sxtb	r3, r3
 80052a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ac:	d103      	bne.n	80052b6 <vQueueWaitForMessageRestricted+0x2a>
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052bc:	b25b      	sxtb	r3, r3
 80052be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c2:	d103      	bne.n	80052cc <vQueueWaitForMessageRestricted+0x40>
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052cc:	f001 fc06 	bl	8006adc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d106      	bne.n	80052e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	3324      	adds	r3, #36	@ 0x24
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	68b9      	ldr	r1, [r7, #8]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f000 fc6d 	bl	8005bc0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80052e6:	6978      	ldr	r0, [r7, #20]
 80052e8:	f7ff ff26 	bl	8005138 <prvUnlockQueue>
	}
 80052ec:	bf00      	nop
 80052ee:	3718      	adds	r7, #24
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b08e      	sub	sp, #56	@ 0x38
 80052f8:	af04      	add	r7, sp, #16
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
 8005300:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10b      	bne.n	8005320 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530c:	f383 8811 	msr	BASEPRI, r3
 8005310:	f3bf 8f6f 	isb	sy
 8005314:	f3bf 8f4f 	dsb	sy
 8005318:	623b      	str	r3, [r7, #32]
}
 800531a:	bf00      	nop
 800531c:	bf00      	nop
 800531e:	e7fd      	b.n	800531c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005322:	2b00      	cmp	r3, #0
 8005324:	d10b      	bne.n	800533e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532a:	f383 8811 	msr	BASEPRI, r3
 800532e:	f3bf 8f6f 	isb	sy
 8005332:	f3bf 8f4f 	dsb	sy
 8005336:	61fb      	str	r3, [r7, #28]
}
 8005338:	bf00      	nop
 800533a:	bf00      	nop
 800533c:	e7fd      	b.n	800533a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800533e:	23a8      	movs	r3, #168	@ 0xa8
 8005340:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	2ba8      	cmp	r3, #168	@ 0xa8
 8005346:	d00b      	beq.n	8005360 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800534c:	f383 8811 	msr	BASEPRI, r3
 8005350:	f3bf 8f6f 	isb	sy
 8005354:	f3bf 8f4f 	dsb	sy
 8005358:	61bb      	str	r3, [r7, #24]
}
 800535a:	bf00      	nop
 800535c:	bf00      	nop
 800535e:	e7fd      	b.n	800535c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005360:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005364:	2b00      	cmp	r3, #0
 8005366:	d01e      	beq.n	80053a6 <xTaskCreateStatic+0xb2>
 8005368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800536a:	2b00      	cmp	r3, #0
 800536c:	d01b      	beq.n	80053a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800536e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005370:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005374:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005376:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537a:	2202      	movs	r2, #2
 800537c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005380:	2300      	movs	r3, #0
 8005382:	9303      	str	r3, [sp, #12]
 8005384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005386:	9302      	str	r3, [sp, #8]
 8005388:	f107 0314 	add.w	r3, r7, #20
 800538c:	9301      	str	r3, [sp, #4]
 800538e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005390:	9300      	str	r3, [sp, #0]
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	68b9      	ldr	r1, [r7, #8]
 8005398:	68f8      	ldr	r0, [r7, #12]
 800539a:	f000 f851 	bl	8005440 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800539e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80053a0:	f000 f8f6 	bl	8005590 <prvAddNewTaskToReadyList>
 80053a4:	e001      	b.n	80053aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80053a6:	2300      	movs	r3, #0
 80053a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80053aa:	697b      	ldr	r3, [r7, #20]
	}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3728      	adds	r7, #40	@ 0x28
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b08c      	sub	sp, #48	@ 0x30
 80053b8:	af04      	add	r7, sp, #16
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	60b9      	str	r1, [r7, #8]
 80053be:	603b      	str	r3, [r7, #0]
 80053c0:	4613      	mov	r3, r2
 80053c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80053c4:	88fb      	ldrh	r3, [r7, #6]
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	4618      	mov	r0, r3
 80053ca:	f001 fc77 	bl	8006cbc <pvPortMalloc>
 80053ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00e      	beq.n	80053f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80053d6:	20a8      	movs	r0, #168	@ 0xa8
 80053d8:	f001 fc70 	bl	8006cbc <pvPortMalloc>
 80053dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d003      	beq.n	80053ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80053ea:	e005      	b.n	80053f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80053ec:	6978      	ldr	r0, [r7, #20]
 80053ee:	f001 fd33 	bl	8006e58 <vPortFree>
 80053f2:	e001      	b.n	80053f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80053f4:	2300      	movs	r3, #0
 80053f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d017      	beq.n	800542e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80053fe:	69fb      	ldr	r3, [r7, #28]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005406:	88fa      	ldrh	r2, [r7, #6]
 8005408:	2300      	movs	r3, #0
 800540a:	9303      	str	r3, [sp, #12]
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	9302      	str	r3, [sp, #8]
 8005410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005412:	9301      	str	r3, [sp, #4]
 8005414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005416:	9300      	str	r3, [sp, #0]
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	68b9      	ldr	r1, [r7, #8]
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f000 f80f 	bl	8005440 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005422:	69f8      	ldr	r0, [r7, #28]
 8005424:	f000 f8b4 	bl	8005590 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005428:	2301      	movs	r3, #1
 800542a:	61bb      	str	r3, [r7, #24]
 800542c:	e002      	b.n	8005434 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800542e:	f04f 33ff 	mov.w	r3, #4294967295
 8005432:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005434:	69bb      	ldr	r3, [r7, #24]
	}
 8005436:	4618      	mov	r0, r3
 8005438:	3720      	adds	r7, #32
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
	...

08005440 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b088      	sub	sp, #32
 8005444:	af00      	add	r7, sp, #0
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	60b9      	str	r1, [r7, #8]
 800544a:	607a      	str	r2, [r7, #4]
 800544c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800544e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005450:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	461a      	mov	r2, r3
 8005458:	21a5      	movs	r1, #165	@ 0xa5
 800545a:	f002 f837 	bl	80074cc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800545e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005460:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005468:	3b01      	subs	r3, #1
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4413      	add	r3, r2
 800546e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	f023 0307 	bic.w	r3, r3, #7
 8005476:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	f003 0307 	and.w	r3, r3, #7
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00b      	beq.n	800549a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005486:	f383 8811 	msr	BASEPRI, r3
 800548a:	f3bf 8f6f 	isb	sy
 800548e:	f3bf 8f4f 	dsb	sy
 8005492:	617b      	str	r3, [r7, #20]
}
 8005494:	bf00      	nop
 8005496:	bf00      	nop
 8005498:	e7fd      	b.n	8005496 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d01f      	beq.n	80054e0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80054a0:	2300      	movs	r3, #0
 80054a2:	61fb      	str	r3, [r7, #28]
 80054a4:	e012      	b.n	80054cc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054a6:	68ba      	ldr	r2, [r7, #8]
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	4413      	add	r3, r2
 80054ac:	7819      	ldrb	r1, [r3, #0]
 80054ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	4413      	add	r3, r2
 80054b4:	3334      	adds	r3, #52	@ 0x34
 80054b6:	460a      	mov	r2, r1
 80054b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80054ba:	68ba      	ldr	r2, [r7, #8]
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	4413      	add	r3, r2
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d006      	beq.n	80054d4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	3301      	adds	r3, #1
 80054ca:	61fb      	str	r3, [r7, #28]
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	2b0f      	cmp	r3, #15
 80054d0:	d9e9      	bls.n	80054a6 <prvInitialiseNewTask+0x66>
 80054d2:	e000      	b.n	80054d6 <prvInitialiseNewTask+0x96>
			{
				break;
 80054d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80054d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054de:	e003      	b.n	80054e8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80054e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80054e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ea:	2b37      	cmp	r3, #55	@ 0x37
 80054ec:	d901      	bls.n	80054f2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80054ee:	2337      	movs	r3, #55	@ 0x37
 80054f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80054f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80054f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80054fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005500:	2200      	movs	r2, #0
 8005502:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005506:	3304      	adds	r3, #4
 8005508:	4618      	mov	r0, r3
 800550a:	f7ff f8a7 	bl	800465c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800550e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005510:	3318      	adds	r3, #24
 8005512:	4618      	mov	r0, r3
 8005514:	f7ff f8a2 	bl	800465c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800551c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800551e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005520:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005526:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800552c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800552e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005530:	2200      	movs	r2, #0
 8005532:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005538:	2200      	movs	r2, #0
 800553a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800553e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005540:	3354      	adds	r3, #84	@ 0x54
 8005542:	224c      	movs	r2, #76	@ 0x4c
 8005544:	2100      	movs	r1, #0
 8005546:	4618      	mov	r0, r3
 8005548:	f001 ffc0 	bl	80074cc <memset>
 800554c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554e:	4a0d      	ldr	r2, [pc, #52]	@ (8005584 <prvInitialiseNewTask+0x144>)
 8005550:	659a      	str	r2, [r3, #88]	@ 0x58
 8005552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005554:	4a0c      	ldr	r2, [pc, #48]	@ (8005588 <prvInitialiseNewTask+0x148>)
 8005556:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555a:	4a0c      	ldr	r2, [pc, #48]	@ (800558c <prvInitialiseNewTask+0x14c>)
 800555c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	68f9      	ldr	r1, [r7, #12]
 8005562:	69b8      	ldr	r0, [r7, #24]
 8005564:	f001 f95a 	bl	800681c <pxPortInitialiseStack>
 8005568:	4602      	mov	r2, r0
 800556a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800556e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005570:	2b00      	cmp	r3, #0
 8005572:	d002      	beq.n	800557a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005576:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005578:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800557a:	bf00      	nop
 800557c:	3720      	adds	r7, #32
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	20004b84 	.word	0x20004b84
 8005588:	20004bec 	.word	0x20004bec
 800558c:	20004c54 	.word	0x20004c54

08005590 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005598:	f001 fa6e 	bl	8006a78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800559c:	4b2d      	ldr	r3, [pc, #180]	@ (8005654 <prvAddNewTaskToReadyList+0xc4>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	3301      	adds	r3, #1
 80055a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005654 <prvAddNewTaskToReadyList+0xc4>)
 80055a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80055a6:	4b2c      	ldr	r3, [pc, #176]	@ (8005658 <prvAddNewTaskToReadyList+0xc8>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d109      	bne.n	80055c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80055ae:	4a2a      	ldr	r2, [pc, #168]	@ (8005658 <prvAddNewTaskToReadyList+0xc8>)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80055b4:	4b27      	ldr	r3, [pc, #156]	@ (8005654 <prvAddNewTaskToReadyList+0xc4>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d110      	bne.n	80055de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80055bc:	f000 fc2e 	bl	8005e1c <prvInitialiseTaskLists>
 80055c0:	e00d      	b.n	80055de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80055c2:	4b26      	ldr	r3, [pc, #152]	@ (800565c <prvAddNewTaskToReadyList+0xcc>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d109      	bne.n	80055de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80055ca:	4b23      	ldr	r3, [pc, #140]	@ (8005658 <prvAddNewTaskToReadyList+0xc8>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d802      	bhi.n	80055de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80055d8:	4a1f      	ldr	r2, [pc, #124]	@ (8005658 <prvAddNewTaskToReadyList+0xc8>)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80055de:	4b20      	ldr	r3, [pc, #128]	@ (8005660 <prvAddNewTaskToReadyList+0xd0>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	3301      	adds	r3, #1
 80055e4:	4a1e      	ldr	r2, [pc, #120]	@ (8005660 <prvAddNewTaskToReadyList+0xd0>)
 80055e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80055e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005660 <prvAddNewTaskToReadyList+0xd0>)
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055f4:	4b1b      	ldr	r3, [pc, #108]	@ (8005664 <prvAddNewTaskToReadyList+0xd4>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d903      	bls.n	8005604 <prvAddNewTaskToReadyList+0x74>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005600:	4a18      	ldr	r2, [pc, #96]	@ (8005664 <prvAddNewTaskToReadyList+0xd4>)
 8005602:	6013      	str	r3, [r2, #0]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005608:	4613      	mov	r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	4413      	add	r3, r2
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	4a15      	ldr	r2, [pc, #84]	@ (8005668 <prvAddNewTaskToReadyList+0xd8>)
 8005612:	441a      	add	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	3304      	adds	r3, #4
 8005618:	4619      	mov	r1, r3
 800561a:	4610      	mov	r0, r2
 800561c:	f7ff f82b 	bl	8004676 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005620:	f001 fa5c 	bl	8006adc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005624:	4b0d      	ldr	r3, [pc, #52]	@ (800565c <prvAddNewTaskToReadyList+0xcc>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00e      	beq.n	800564a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800562c:	4b0a      	ldr	r3, [pc, #40]	@ (8005658 <prvAddNewTaskToReadyList+0xc8>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005636:	429a      	cmp	r2, r3
 8005638:	d207      	bcs.n	800564a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800563a:	4b0c      	ldr	r3, [pc, #48]	@ (800566c <prvAddNewTaskToReadyList+0xdc>)
 800563c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005640:	601a      	str	r2, [r3, #0]
 8005642:	f3bf 8f4f 	dsb	sy
 8005646:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800564a:	bf00      	nop
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	20000e04 	.word	0x20000e04
 8005658:	20000930 	.word	0x20000930
 800565c:	20000e10 	.word	0x20000e10
 8005660:	20000e20 	.word	0x20000e20
 8005664:	20000e0c 	.word	0x20000e0c
 8005668:	20000934 	.word	0x20000934
 800566c:	e000ed04 	.word	0xe000ed04

08005670 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005678:	2300      	movs	r3, #0
 800567a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d018      	beq.n	80056b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005682:	4b14      	ldr	r3, [pc, #80]	@ (80056d4 <vTaskDelay+0x64>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00b      	beq.n	80056a2 <vTaskDelay+0x32>
	__asm volatile
 800568a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800568e:	f383 8811 	msr	BASEPRI, r3
 8005692:	f3bf 8f6f 	isb	sy
 8005696:	f3bf 8f4f 	dsb	sy
 800569a:	60bb      	str	r3, [r7, #8]
}
 800569c:	bf00      	nop
 800569e:	bf00      	nop
 80056a0:	e7fd      	b.n	800569e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80056a2:	f000 f88b 	bl	80057bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80056a6:	2100      	movs	r1, #0
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f000 fd09 	bl	80060c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80056ae:	f000 f893 	bl	80057d8 <xTaskResumeAll>
 80056b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d107      	bne.n	80056ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80056ba:	4b07      	ldr	r3, [pc, #28]	@ (80056d8 <vTaskDelay+0x68>)
 80056bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056c0:	601a      	str	r2, [r3, #0]
 80056c2:	f3bf 8f4f 	dsb	sy
 80056c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80056ca:	bf00      	nop
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	20000e2c 	.word	0x20000e2c
 80056d8:	e000ed04 	.word	0xe000ed04

080056dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b08a      	sub	sp, #40	@ 0x28
 80056e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80056e2:	2300      	movs	r3, #0
 80056e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80056e6:	2300      	movs	r3, #0
 80056e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80056ea:	463a      	mov	r2, r7
 80056ec:	1d39      	adds	r1, r7, #4
 80056ee:	f107 0308 	add.w	r3, r7, #8
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7fe ff5e 	bl	80045b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80056f8:	6839      	ldr	r1, [r7, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	68ba      	ldr	r2, [r7, #8]
 80056fe:	9202      	str	r2, [sp, #8]
 8005700:	9301      	str	r3, [sp, #4]
 8005702:	2300      	movs	r3, #0
 8005704:	9300      	str	r3, [sp, #0]
 8005706:	2300      	movs	r3, #0
 8005708:	460a      	mov	r2, r1
 800570a:	4924      	ldr	r1, [pc, #144]	@ (800579c <vTaskStartScheduler+0xc0>)
 800570c:	4824      	ldr	r0, [pc, #144]	@ (80057a0 <vTaskStartScheduler+0xc4>)
 800570e:	f7ff fdf1 	bl	80052f4 <xTaskCreateStatic>
 8005712:	4603      	mov	r3, r0
 8005714:	4a23      	ldr	r2, [pc, #140]	@ (80057a4 <vTaskStartScheduler+0xc8>)
 8005716:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005718:	4b22      	ldr	r3, [pc, #136]	@ (80057a4 <vTaskStartScheduler+0xc8>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d002      	beq.n	8005726 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005720:	2301      	movs	r3, #1
 8005722:	617b      	str	r3, [r7, #20]
 8005724:	e001      	b.n	800572a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005726:	2300      	movs	r3, #0
 8005728:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	2b01      	cmp	r3, #1
 800572e:	d102      	bne.n	8005736 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005730:	f000 fd1a 	bl	8006168 <xTimerCreateTimerTask>
 8005734:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d11b      	bne.n	8005774 <vTaskStartScheduler+0x98>
	__asm volatile
 800573c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005740:	f383 8811 	msr	BASEPRI, r3
 8005744:	f3bf 8f6f 	isb	sy
 8005748:	f3bf 8f4f 	dsb	sy
 800574c:	613b      	str	r3, [r7, #16]
}
 800574e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005750:	4b15      	ldr	r3, [pc, #84]	@ (80057a8 <vTaskStartScheduler+0xcc>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	3354      	adds	r3, #84	@ 0x54
 8005756:	4a15      	ldr	r2, [pc, #84]	@ (80057ac <vTaskStartScheduler+0xd0>)
 8005758:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800575a:	4b15      	ldr	r3, [pc, #84]	@ (80057b0 <vTaskStartScheduler+0xd4>)
 800575c:	f04f 32ff 	mov.w	r2, #4294967295
 8005760:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005762:	4b14      	ldr	r3, [pc, #80]	@ (80057b4 <vTaskStartScheduler+0xd8>)
 8005764:	2201      	movs	r2, #1
 8005766:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005768:	4b13      	ldr	r3, [pc, #76]	@ (80057b8 <vTaskStartScheduler+0xdc>)
 800576a:	2200      	movs	r2, #0
 800576c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800576e:	f001 f8df 	bl	8006930 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005772:	e00f      	b.n	8005794 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800577a:	d10b      	bne.n	8005794 <vTaskStartScheduler+0xb8>
	__asm volatile
 800577c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005780:	f383 8811 	msr	BASEPRI, r3
 8005784:	f3bf 8f6f 	isb	sy
 8005788:	f3bf 8f4f 	dsb	sy
 800578c:	60fb      	str	r3, [r7, #12]
}
 800578e:	bf00      	nop
 8005790:	bf00      	nop
 8005792:	e7fd      	b.n	8005790 <vTaskStartScheduler+0xb4>
}
 8005794:	bf00      	nop
 8005796:	3718      	adds	r7, #24
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	080087fc 	.word	0x080087fc
 80057a0:	08005ded 	.word	0x08005ded
 80057a4:	20000e28 	.word	0x20000e28
 80057a8:	20000930 	.word	0x20000930
 80057ac:	2000001c 	.word	0x2000001c
 80057b0:	20000e24 	.word	0x20000e24
 80057b4:	20000e10 	.word	0x20000e10
 80057b8:	20000e08 	.word	0x20000e08

080057bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80057bc:	b480      	push	{r7}
 80057be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80057c0:	4b04      	ldr	r3, [pc, #16]	@ (80057d4 <vTaskSuspendAll+0x18>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	3301      	adds	r3, #1
 80057c6:	4a03      	ldr	r2, [pc, #12]	@ (80057d4 <vTaskSuspendAll+0x18>)
 80057c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80057ca:	bf00      	nop
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr
 80057d4:	20000e2c 	.word	0x20000e2c

080057d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80057de:	2300      	movs	r3, #0
 80057e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80057e2:	2300      	movs	r3, #0
 80057e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80057e6:	4b42      	ldr	r3, [pc, #264]	@ (80058f0 <xTaskResumeAll+0x118>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d10b      	bne.n	8005806 <xTaskResumeAll+0x2e>
	__asm volatile
 80057ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f2:	f383 8811 	msr	BASEPRI, r3
 80057f6:	f3bf 8f6f 	isb	sy
 80057fa:	f3bf 8f4f 	dsb	sy
 80057fe:	603b      	str	r3, [r7, #0]
}
 8005800:	bf00      	nop
 8005802:	bf00      	nop
 8005804:	e7fd      	b.n	8005802 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005806:	f001 f937 	bl	8006a78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800580a:	4b39      	ldr	r3, [pc, #228]	@ (80058f0 <xTaskResumeAll+0x118>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	3b01      	subs	r3, #1
 8005810:	4a37      	ldr	r2, [pc, #220]	@ (80058f0 <xTaskResumeAll+0x118>)
 8005812:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005814:	4b36      	ldr	r3, [pc, #216]	@ (80058f0 <xTaskResumeAll+0x118>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d162      	bne.n	80058e2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800581c:	4b35      	ldr	r3, [pc, #212]	@ (80058f4 <xTaskResumeAll+0x11c>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d05e      	beq.n	80058e2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005824:	e02f      	b.n	8005886 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005826:	4b34      	ldr	r3, [pc, #208]	@ (80058f8 <xTaskResumeAll+0x120>)
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	3318      	adds	r3, #24
 8005832:	4618      	mov	r0, r3
 8005834:	f7fe ff7c 	bl	8004730 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	3304      	adds	r3, #4
 800583c:	4618      	mov	r0, r3
 800583e:	f7fe ff77 	bl	8004730 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005846:	4b2d      	ldr	r3, [pc, #180]	@ (80058fc <xTaskResumeAll+0x124>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	429a      	cmp	r2, r3
 800584c:	d903      	bls.n	8005856 <xTaskResumeAll+0x7e>
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005852:	4a2a      	ldr	r2, [pc, #168]	@ (80058fc <xTaskResumeAll+0x124>)
 8005854:	6013      	str	r3, [r2, #0]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800585a:	4613      	mov	r3, r2
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	4a27      	ldr	r2, [pc, #156]	@ (8005900 <xTaskResumeAll+0x128>)
 8005864:	441a      	add	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	3304      	adds	r3, #4
 800586a:	4619      	mov	r1, r3
 800586c:	4610      	mov	r0, r2
 800586e:	f7fe ff02 	bl	8004676 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005876:	4b23      	ldr	r3, [pc, #140]	@ (8005904 <xTaskResumeAll+0x12c>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800587c:	429a      	cmp	r2, r3
 800587e:	d302      	bcc.n	8005886 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005880:	4b21      	ldr	r3, [pc, #132]	@ (8005908 <xTaskResumeAll+0x130>)
 8005882:	2201      	movs	r2, #1
 8005884:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005886:	4b1c      	ldr	r3, [pc, #112]	@ (80058f8 <xTaskResumeAll+0x120>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1cb      	bne.n	8005826 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d001      	beq.n	8005898 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005894:	f000 fb66 	bl	8005f64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005898:	4b1c      	ldr	r3, [pc, #112]	@ (800590c <xTaskResumeAll+0x134>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d010      	beq.n	80058c6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80058a4:	f000 f846 	bl	8005934 <xTaskIncrementTick>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d002      	beq.n	80058b4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80058ae:	4b16      	ldr	r3, [pc, #88]	@ (8005908 <xTaskResumeAll+0x130>)
 80058b0:	2201      	movs	r2, #1
 80058b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	3b01      	subs	r3, #1
 80058b8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d1f1      	bne.n	80058a4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80058c0:	4b12      	ldr	r3, [pc, #72]	@ (800590c <xTaskResumeAll+0x134>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80058c6:	4b10      	ldr	r3, [pc, #64]	@ (8005908 <xTaskResumeAll+0x130>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d009      	beq.n	80058e2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80058ce:	2301      	movs	r3, #1
 80058d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80058d2:	4b0f      	ldr	r3, [pc, #60]	@ (8005910 <xTaskResumeAll+0x138>)
 80058d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058d8:	601a      	str	r2, [r3, #0]
 80058da:	f3bf 8f4f 	dsb	sy
 80058de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80058e2:	f001 f8fb 	bl	8006adc <vPortExitCritical>

	return xAlreadyYielded;
 80058e6:	68bb      	ldr	r3, [r7, #8]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	20000e2c 	.word	0x20000e2c
 80058f4:	20000e04 	.word	0x20000e04
 80058f8:	20000dc4 	.word	0x20000dc4
 80058fc:	20000e0c 	.word	0x20000e0c
 8005900:	20000934 	.word	0x20000934
 8005904:	20000930 	.word	0x20000930
 8005908:	20000e18 	.word	0x20000e18
 800590c:	20000e14 	.word	0x20000e14
 8005910:	e000ed04 	.word	0xe000ed04

08005914 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800591a:	4b05      	ldr	r3, [pc, #20]	@ (8005930 <xTaskGetTickCount+0x1c>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005920:	687b      	ldr	r3, [r7, #4]
}
 8005922:	4618      	mov	r0, r3
 8005924:	370c      	adds	r7, #12
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	20000e08 	.word	0x20000e08

08005934 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800593a:	2300      	movs	r3, #0
 800593c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800593e:	4b4f      	ldr	r3, [pc, #316]	@ (8005a7c <xTaskIncrementTick+0x148>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	f040 8090 	bne.w	8005a68 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005948:	4b4d      	ldr	r3, [pc, #308]	@ (8005a80 <xTaskIncrementTick+0x14c>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	3301      	adds	r3, #1
 800594e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005950:	4a4b      	ldr	r2, [pc, #300]	@ (8005a80 <xTaskIncrementTick+0x14c>)
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d121      	bne.n	80059a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800595c:	4b49      	ldr	r3, [pc, #292]	@ (8005a84 <xTaskIncrementTick+0x150>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00b      	beq.n	800597e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800596a:	f383 8811 	msr	BASEPRI, r3
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	f3bf 8f4f 	dsb	sy
 8005976:	603b      	str	r3, [r7, #0]
}
 8005978:	bf00      	nop
 800597a:	bf00      	nop
 800597c:	e7fd      	b.n	800597a <xTaskIncrementTick+0x46>
 800597e:	4b41      	ldr	r3, [pc, #260]	@ (8005a84 <xTaskIncrementTick+0x150>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	60fb      	str	r3, [r7, #12]
 8005984:	4b40      	ldr	r3, [pc, #256]	@ (8005a88 <xTaskIncrementTick+0x154>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a3e      	ldr	r2, [pc, #248]	@ (8005a84 <xTaskIncrementTick+0x150>)
 800598a:	6013      	str	r3, [r2, #0]
 800598c:	4a3e      	ldr	r2, [pc, #248]	@ (8005a88 <xTaskIncrementTick+0x154>)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6013      	str	r3, [r2, #0]
 8005992:	4b3e      	ldr	r3, [pc, #248]	@ (8005a8c <xTaskIncrementTick+0x158>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	3301      	adds	r3, #1
 8005998:	4a3c      	ldr	r2, [pc, #240]	@ (8005a8c <xTaskIncrementTick+0x158>)
 800599a:	6013      	str	r3, [r2, #0]
 800599c:	f000 fae2 	bl	8005f64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80059a0:	4b3b      	ldr	r3, [pc, #236]	@ (8005a90 <xTaskIncrementTick+0x15c>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d349      	bcc.n	8005a3e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059aa:	4b36      	ldr	r3, [pc, #216]	@ (8005a84 <xTaskIncrementTick+0x150>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d104      	bne.n	80059be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059b4:	4b36      	ldr	r3, [pc, #216]	@ (8005a90 <xTaskIncrementTick+0x15c>)
 80059b6:	f04f 32ff 	mov.w	r2, #4294967295
 80059ba:	601a      	str	r2, [r3, #0]
					break;
 80059bc:	e03f      	b.n	8005a3e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059be:	4b31      	ldr	r3, [pc, #196]	@ (8005a84 <xTaskIncrementTick+0x150>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d203      	bcs.n	80059de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80059d6:	4a2e      	ldr	r2, [pc, #184]	@ (8005a90 <xTaskIncrementTick+0x15c>)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80059dc:	e02f      	b.n	8005a3e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	3304      	adds	r3, #4
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7fe fea4 	bl	8004730 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d004      	beq.n	80059fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	3318      	adds	r3, #24
 80059f4:	4618      	mov	r0, r3
 80059f6:	f7fe fe9b 	bl	8004730 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059fe:	4b25      	ldr	r3, [pc, #148]	@ (8005a94 <xTaskIncrementTick+0x160>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d903      	bls.n	8005a0e <xTaskIncrementTick+0xda>
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0a:	4a22      	ldr	r2, [pc, #136]	@ (8005a94 <xTaskIncrementTick+0x160>)
 8005a0c:	6013      	str	r3, [r2, #0]
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a12:	4613      	mov	r3, r2
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	4413      	add	r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	4a1f      	ldr	r2, [pc, #124]	@ (8005a98 <xTaskIncrementTick+0x164>)
 8005a1c:	441a      	add	r2, r3
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	3304      	adds	r3, #4
 8005a22:	4619      	mov	r1, r3
 8005a24:	4610      	mov	r0, r2
 8005a26:	f7fe fe26 	bl	8004676 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a2e:	4b1b      	ldr	r3, [pc, #108]	@ (8005a9c <xTaskIncrementTick+0x168>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d3b8      	bcc.n	80059aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a3c:	e7b5      	b.n	80059aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005a3e:	4b17      	ldr	r3, [pc, #92]	@ (8005a9c <xTaskIncrementTick+0x168>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a44:	4914      	ldr	r1, [pc, #80]	@ (8005a98 <xTaskIncrementTick+0x164>)
 8005a46:	4613      	mov	r3, r2
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	4413      	add	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	440b      	add	r3, r1
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d901      	bls.n	8005a5a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005a56:	2301      	movs	r3, #1
 8005a58:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005a5a:	4b11      	ldr	r3, [pc, #68]	@ (8005aa0 <xTaskIncrementTick+0x16c>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d007      	beq.n	8005a72 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005a62:	2301      	movs	r3, #1
 8005a64:	617b      	str	r3, [r7, #20]
 8005a66:	e004      	b.n	8005a72 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005a68:	4b0e      	ldr	r3, [pc, #56]	@ (8005aa4 <xTaskIncrementTick+0x170>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	4a0d      	ldr	r2, [pc, #52]	@ (8005aa4 <xTaskIncrementTick+0x170>)
 8005a70:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005a72:	697b      	ldr	r3, [r7, #20]
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3718      	adds	r7, #24
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	20000e2c 	.word	0x20000e2c
 8005a80:	20000e08 	.word	0x20000e08
 8005a84:	20000dbc 	.word	0x20000dbc
 8005a88:	20000dc0 	.word	0x20000dc0
 8005a8c:	20000e1c 	.word	0x20000e1c
 8005a90:	20000e24 	.word	0x20000e24
 8005a94:	20000e0c 	.word	0x20000e0c
 8005a98:	20000934 	.word	0x20000934
 8005a9c:	20000930 	.word	0x20000930
 8005aa0:	20000e18 	.word	0x20000e18
 8005aa4:	20000e14 	.word	0x20000e14

08005aa8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005aae:	4b2b      	ldr	r3, [pc, #172]	@ (8005b5c <vTaskSwitchContext+0xb4>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d003      	beq.n	8005abe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005ab6:	4b2a      	ldr	r3, [pc, #168]	@ (8005b60 <vTaskSwitchContext+0xb8>)
 8005ab8:	2201      	movs	r2, #1
 8005aba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005abc:	e047      	b.n	8005b4e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005abe:	4b28      	ldr	r3, [pc, #160]	@ (8005b60 <vTaskSwitchContext+0xb8>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ac4:	4b27      	ldr	r3, [pc, #156]	@ (8005b64 <vTaskSwitchContext+0xbc>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	60fb      	str	r3, [r7, #12]
 8005aca:	e011      	b.n	8005af0 <vTaskSwitchContext+0x48>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10b      	bne.n	8005aea <vTaskSwitchContext+0x42>
	__asm volatile
 8005ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad6:	f383 8811 	msr	BASEPRI, r3
 8005ada:	f3bf 8f6f 	isb	sy
 8005ade:	f3bf 8f4f 	dsb	sy
 8005ae2:	607b      	str	r3, [r7, #4]
}
 8005ae4:	bf00      	nop
 8005ae6:	bf00      	nop
 8005ae8:	e7fd      	b.n	8005ae6 <vTaskSwitchContext+0x3e>
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	3b01      	subs	r3, #1
 8005aee:	60fb      	str	r3, [r7, #12]
 8005af0:	491d      	ldr	r1, [pc, #116]	@ (8005b68 <vTaskSwitchContext+0xc0>)
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	4613      	mov	r3, r2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	4413      	add	r3, r2
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	440b      	add	r3, r1
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d0e3      	beq.n	8005acc <vTaskSwitchContext+0x24>
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	4613      	mov	r3, r2
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	4413      	add	r3, r2
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	4a16      	ldr	r2, [pc, #88]	@ (8005b68 <vTaskSwitchContext+0xc0>)
 8005b10:	4413      	add	r3, r2
 8005b12:	60bb      	str	r3, [r7, #8]
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	685a      	ldr	r2, [r3, #4]
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	605a      	str	r2, [r3, #4]
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	3308      	adds	r3, #8
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d104      	bne.n	8005b34 <vTaskSwitchContext+0x8c>
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	685a      	ldr	r2, [r3, #4]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	605a      	str	r2, [r3, #4]
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	4a0c      	ldr	r2, [pc, #48]	@ (8005b6c <vTaskSwitchContext+0xc4>)
 8005b3c:	6013      	str	r3, [r2, #0]
 8005b3e:	4a09      	ldr	r2, [pc, #36]	@ (8005b64 <vTaskSwitchContext+0xbc>)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005b44:	4b09      	ldr	r3, [pc, #36]	@ (8005b6c <vTaskSwitchContext+0xc4>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	3354      	adds	r3, #84	@ 0x54
 8005b4a:	4a09      	ldr	r2, [pc, #36]	@ (8005b70 <vTaskSwitchContext+0xc8>)
 8005b4c:	6013      	str	r3, [r2, #0]
}
 8005b4e:	bf00      	nop
 8005b50:	3714      	adds	r7, #20
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	20000e2c 	.word	0x20000e2c
 8005b60:	20000e18 	.word	0x20000e18
 8005b64:	20000e0c 	.word	0x20000e0c
 8005b68:	20000934 	.word	0x20000934
 8005b6c:	20000930 	.word	0x20000930
 8005b70:	2000001c 	.word	0x2000001c

08005b74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b084      	sub	sp, #16
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d10b      	bne.n	8005b9c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b88:	f383 8811 	msr	BASEPRI, r3
 8005b8c:	f3bf 8f6f 	isb	sy
 8005b90:	f3bf 8f4f 	dsb	sy
 8005b94:	60fb      	str	r3, [r7, #12]
}
 8005b96:	bf00      	nop
 8005b98:	bf00      	nop
 8005b9a:	e7fd      	b.n	8005b98 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b9c:	4b07      	ldr	r3, [pc, #28]	@ (8005bbc <vTaskPlaceOnEventList+0x48>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	3318      	adds	r3, #24
 8005ba2:	4619      	mov	r1, r3
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f7fe fd8a 	bl	80046be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005baa:	2101      	movs	r1, #1
 8005bac:	6838      	ldr	r0, [r7, #0]
 8005bae:	f000 fa87 	bl	80060c0 <prvAddCurrentTaskToDelayedList>
}
 8005bb2:	bf00      	nop
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	20000930 	.word	0x20000930

08005bc0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b086      	sub	sp, #24
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	60f8      	str	r0, [r7, #12]
 8005bc8:	60b9      	str	r1, [r7, #8]
 8005bca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10b      	bne.n	8005bea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd6:	f383 8811 	msr	BASEPRI, r3
 8005bda:	f3bf 8f6f 	isb	sy
 8005bde:	f3bf 8f4f 	dsb	sy
 8005be2:	617b      	str	r3, [r7, #20]
}
 8005be4:	bf00      	nop
 8005be6:	bf00      	nop
 8005be8:	e7fd      	b.n	8005be6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005bea:	4b0a      	ldr	r3, [pc, #40]	@ (8005c14 <vTaskPlaceOnEventListRestricted+0x54>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	3318      	adds	r3, #24
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f7fe fd3f 	bl	8004676 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d002      	beq.n	8005c04 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8005c02:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005c04:	6879      	ldr	r1, [r7, #4]
 8005c06:	68b8      	ldr	r0, [r7, #8]
 8005c08:	f000 fa5a 	bl	80060c0 <prvAddCurrentTaskToDelayedList>
	}
 8005c0c:	bf00      	nop
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	20000930 	.word	0x20000930

08005c18 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b086      	sub	sp, #24
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d10b      	bne.n	8005c46 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c32:	f383 8811 	msr	BASEPRI, r3
 8005c36:	f3bf 8f6f 	isb	sy
 8005c3a:	f3bf 8f4f 	dsb	sy
 8005c3e:	60fb      	str	r3, [r7, #12]
}
 8005c40:	bf00      	nop
 8005c42:	bf00      	nop
 8005c44:	e7fd      	b.n	8005c42 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	3318      	adds	r3, #24
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7fe fd70 	bl	8004730 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c50:	4b1d      	ldr	r3, [pc, #116]	@ (8005cc8 <xTaskRemoveFromEventList+0xb0>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d11d      	bne.n	8005c94 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	3304      	adds	r3, #4
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f7fe fd67 	bl	8004730 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c66:	4b19      	ldr	r3, [pc, #100]	@ (8005ccc <xTaskRemoveFromEventList+0xb4>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d903      	bls.n	8005c76 <xTaskRemoveFromEventList+0x5e>
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c72:	4a16      	ldr	r2, [pc, #88]	@ (8005ccc <xTaskRemoveFromEventList+0xb4>)
 8005c74:	6013      	str	r3, [r2, #0]
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	4413      	add	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	4a13      	ldr	r2, [pc, #76]	@ (8005cd0 <xTaskRemoveFromEventList+0xb8>)
 8005c84:	441a      	add	r2, r3
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	3304      	adds	r3, #4
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	4610      	mov	r0, r2
 8005c8e:	f7fe fcf2 	bl	8004676 <vListInsertEnd>
 8005c92:	e005      	b.n	8005ca0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	3318      	adds	r3, #24
 8005c98:	4619      	mov	r1, r3
 8005c9a:	480e      	ldr	r0, [pc, #56]	@ (8005cd4 <xTaskRemoveFromEventList+0xbc>)
 8005c9c:	f7fe fceb 	bl	8004676 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8005cd8 <xTaskRemoveFromEventList+0xc0>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d905      	bls.n	8005cba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8005cdc <xTaskRemoveFromEventList+0xc4>)
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	601a      	str	r2, [r3, #0]
 8005cb8:	e001      	b.n	8005cbe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005cbe:	697b      	ldr	r3, [r7, #20]
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3718      	adds	r7, #24
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	20000e2c 	.word	0x20000e2c
 8005ccc:	20000e0c 	.word	0x20000e0c
 8005cd0:	20000934 	.word	0x20000934
 8005cd4:	20000dc4 	.word	0x20000dc4
 8005cd8:	20000930 	.word	0x20000930
 8005cdc:	20000e18 	.word	0x20000e18

08005ce0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ce8:	4b06      	ldr	r3, [pc, #24]	@ (8005d04 <vTaskInternalSetTimeOutState+0x24>)
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005cf0:	4b05      	ldr	r3, [pc, #20]	@ (8005d08 <vTaskInternalSetTimeOutState+0x28>)
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	605a      	str	r2, [r3, #4]
}
 8005cf8:	bf00      	nop
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr
 8005d04:	20000e1c 	.word	0x20000e1c
 8005d08:	20000e08 	.word	0x20000e08

08005d0c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b088      	sub	sp, #32
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10b      	bne.n	8005d34 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d20:	f383 8811 	msr	BASEPRI, r3
 8005d24:	f3bf 8f6f 	isb	sy
 8005d28:	f3bf 8f4f 	dsb	sy
 8005d2c:	613b      	str	r3, [r7, #16]
}
 8005d2e:	bf00      	nop
 8005d30:	bf00      	nop
 8005d32:	e7fd      	b.n	8005d30 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d10b      	bne.n	8005d52 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d3e:	f383 8811 	msr	BASEPRI, r3
 8005d42:	f3bf 8f6f 	isb	sy
 8005d46:	f3bf 8f4f 	dsb	sy
 8005d4a:	60fb      	str	r3, [r7, #12]
}
 8005d4c:	bf00      	nop
 8005d4e:	bf00      	nop
 8005d50:	e7fd      	b.n	8005d4e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005d52:	f000 fe91 	bl	8006a78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005d56:	4b1d      	ldr	r3, [pc, #116]	@ (8005dcc <xTaskCheckForTimeOut+0xc0>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	69ba      	ldr	r2, [r7, #24]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d6e:	d102      	bne.n	8005d76 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005d70:	2300      	movs	r3, #0
 8005d72:	61fb      	str	r3, [r7, #28]
 8005d74:	e023      	b.n	8005dbe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	4b15      	ldr	r3, [pc, #84]	@ (8005dd0 <xTaskCheckForTimeOut+0xc4>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d007      	beq.n	8005d92 <xTaskCheckForTimeOut+0x86>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	69ba      	ldr	r2, [r7, #24]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d302      	bcc.n	8005d92 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	61fb      	str	r3, [r7, #28]
 8005d90:	e015      	b.n	8005dbe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	697a      	ldr	r2, [r7, #20]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d20b      	bcs.n	8005db4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	1ad2      	subs	r2, r2, r3
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f7ff ff99 	bl	8005ce0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005dae:	2300      	movs	r3, #0
 8005db0:	61fb      	str	r3, [r7, #28]
 8005db2:	e004      	b.n	8005dbe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	2200      	movs	r2, #0
 8005db8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005dbe:	f000 fe8d 	bl	8006adc <vPortExitCritical>

	return xReturn;
 8005dc2:	69fb      	ldr	r3, [r7, #28]
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3720      	adds	r7, #32
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	20000e08 	.word	0x20000e08
 8005dd0:	20000e1c 	.word	0x20000e1c

08005dd4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005dd8:	4b03      	ldr	r3, [pc, #12]	@ (8005de8 <vTaskMissedYield+0x14>)
 8005dda:	2201      	movs	r2, #1
 8005ddc:	601a      	str	r2, [r3, #0]
}
 8005dde:	bf00      	nop
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr
 8005de8:	20000e18 	.word	0x20000e18

08005dec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b082      	sub	sp, #8
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005df4:	f000 f852 	bl	8005e9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005df8:	4b06      	ldr	r3, [pc, #24]	@ (8005e14 <prvIdleTask+0x28>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d9f9      	bls.n	8005df4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005e00:	4b05      	ldr	r3, [pc, #20]	@ (8005e18 <prvIdleTask+0x2c>)
 8005e02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e06:	601a      	str	r2, [r3, #0]
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005e10:	e7f0      	b.n	8005df4 <prvIdleTask+0x8>
 8005e12:	bf00      	nop
 8005e14:	20000934 	.word	0x20000934
 8005e18:	e000ed04 	.word	0xe000ed04

08005e1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005e22:	2300      	movs	r3, #0
 8005e24:	607b      	str	r3, [r7, #4]
 8005e26:	e00c      	b.n	8005e42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	4413      	add	r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	4a12      	ldr	r2, [pc, #72]	@ (8005e7c <prvInitialiseTaskLists+0x60>)
 8005e34:	4413      	add	r3, r2
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7fe fbf0 	bl	800461c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	3301      	adds	r3, #1
 8005e40:	607b      	str	r3, [r7, #4]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2b37      	cmp	r3, #55	@ 0x37
 8005e46:	d9ef      	bls.n	8005e28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005e48:	480d      	ldr	r0, [pc, #52]	@ (8005e80 <prvInitialiseTaskLists+0x64>)
 8005e4a:	f7fe fbe7 	bl	800461c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005e4e:	480d      	ldr	r0, [pc, #52]	@ (8005e84 <prvInitialiseTaskLists+0x68>)
 8005e50:	f7fe fbe4 	bl	800461c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005e54:	480c      	ldr	r0, [pc, #48]	@ (8005e88 <prvInitialiseTaskLists+0x6c>)
 8005e56:	f7fe fbe1 	bl	800461c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005e5a:	480c      	ldr	r0, [pc, #48]	@ (8005e8c <prvInitialiseTaskLists+0x70>)
 8005e5c:	f7fe fbde 	bl	800461c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005e60:	480b      	ldr	r0, [pc, #44]	@ (8005e90 <prvInitialiseTaskLists+0x74>)
 8005e62:	f7fe fbdb 	bl	800461c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005e66:	4b0b      	ldr	r3, [pc, #44]	@ (8005e94 <prvInitialiseTaskLists+0x78>)
 8005e68:	4a05      	ldr	r2, [pc, #20]	@ (8005e80 <prvInitialiseTaskLists+0x64>)
 8005e6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e98 <prvInitialiseTaskLists+0x7c>)
 8005e6e:	4a05      	ldr	r2, [pc, #20]	@ (8005e84 <prvInitialiseTaskLists+0x68>)
 8005e70:	601a      	str	r2, [r3, #0]
}
 8005e72:	bf00      	nop
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	20000934 	.word	0x20000934
 8005e80:	20000d94 	.word	0x20000d94
 8005e84:	20000da8 	.word	0x20000da8
 8005e88:	20000dc4 	.word	0x20000dc4
 8005e8c:	20000dd8 	.word	0x20000dd8
 8005e90:	20000df0 	.word	0x20000df0
 8005e94:	20000dbc 	.word	0x20000dbc
 8005e98:	20000dc0 	.word	0x20000dc0

08005e9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ea2:	e019      	b.n	8005ed8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ea4:	f000 fde8 	bl	8006a78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ea8:	4b10      	ldr	r3, [pc, #64]	@ (8005eec <prvCheckTasksWaitingTermination+0x50>)
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	68db      	ldr	r3, [r3, #12]
 8005eae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	3304      	adds	r3, #4
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f7fe fc3b 	bl	8004730 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005eba:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef0 <prvCheckTasksWaitingTermination+0x54>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	4a0b      	ldr	r2, [pc, #44]	@ (8005ef0 <prvCheckTasksWaitingTermination+0x54>)
 8005ec2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef4 <prvCheckTasksWaitingTermination+0x58>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	4a0a      	ldr	r2, [pc, #40]	@ (8005ef4 <prvCheckTasksWaitingTermination+0x58>)
 8005ecc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005ece:	f000 fe05 	bl	8006adc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f810 	bl	8005ef8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ed8:	4b06      	ldr	r3, [pc, #24]	@ (8005ef4 <prvCheckTasksWaitingTermination+0x58>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d1e1      	bne.n	8005ea4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005ee0:	bf00      	nop
 8005ee2:	bf00      	nop
 8005ee4:	3708      	adds	r7, #8
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	20000dd8 	.word	0x20000dd8
 8005ef0:	20000e04 	.word	0x20000e04
 8005ef4:	20000dec 	.word	0x20000dec

08005ef8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	3354      	adds	r3, #84	@ 0x54
 8005f04:	4618      	mov	r0, r3
 8005f06:	f001 faf9 	bl	80074fc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d108      	bne.n	8005f26 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f000 ff9d 	bl	8006e58 <vPortFree>
				vPortFree( pxTCB );
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 ff9a 	bl	8006e58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005f24:	e019      	b.n	8005f5a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d103      	bne.n	8005f38 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f000 ff91 	bl	8006e58 <vPortFree>
	}
 8005f36:	e010      	b.n	8005f5a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d00b      	beq.n	8005f5a <prvDeleteTCB+0x62>
	__asm volatile
 8005f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f46:	f383 8811 	msr	BASEPRI, r3
 8005f4a:	f3bf 8f6f 	isb	sy
 8005f4e:	f3bf 8f4f 	dsb	sy
 8005f52:	60fb      	str	r3, [r7, #12]
}
 8005f54:	bf00      	nop
 8005f56:	bf00      	nop
 8005f58:	e7fd      	b.n	8005f56 <prvDeleteTCB+0x5e>
	}
 8005f5a:	bf00      	nop
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
	...

08005f64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8005f9c <prvResetNextTaskUnblockTime+0x38>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d104      	bne.n	8005f7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005f74:	4b0a      	ldr	r3, [pc, #40]	@ (8005fa0 <prvResetNextTaskUnblockTime+0x3c>)
 8005f76:	f04f 32ff 	mov.w	r2, #4294967295
 8005f7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005f7c:	e008      	b.n	8005f90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f7e:	4b07      	ldr	r3, [pc, #28]	@ (8005f9c <prvResetNextTaskUnblockTime+0x38>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	4a04      	ldr	r2, [pc, #16]	@ (8005fa0 <prvResetNextTaskUnblockTime+0x3c>)
 8005f8e:	6013      	str	r3, [r2, #0]
}
 8005f90:	bf00      	nop
 8005f92:	370c      	adds	r7, #12
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr
 8005f9c:	20000dbc 	.word	0x20000dbc
 8005fa0:	20000e24 	.word	0x20000e24

08005fa4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005faa:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd8 <xTaskGetSchedulerState+0x34>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d102      	bne.n	8005fb8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	607b      	str	r3, [r7, #4]
 8005fb6:	e008      	b.n	8005fca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005fb8:	4b08      	ldr	r3, [pc, #32]	@ (8005fdc <xTaskGetSchedulerState+0x38>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d102      	bne.n	8005fc6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	607b      	str	r3, [r7, #4]
 8005fc4:	e001      	b.n	8005fca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005fca:	687b      	ldr	r3, [r7, #4]
	}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr
 8005fd8:	20000e10 	.word	0x20000e10
 8005fdc:	20000e2c 	.word	0x20000e2c

08005fe0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b086      	sub	sp, #24
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005fec:	2300      	movs	r3, #0
 8005fee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d058      	beq.n	80060a8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005ff6:	4b2f      	ldr	r3, [pc, #188]	@ (80060b4 <xTaskPriorityDisinherit+0xd4>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	693a      	ldr	r2, [r7, #16]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d00b      	beq.n	8006018 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006004:	f383 8811 	msr	BASEPRI, r3
 8006008:	f3bf 8f6f 	isb	sy
 800600c:	f3bf 8f4f 	dsb	sy
 8006010:	60fb      	str	r3, [r7, #12]
}
 8006012:	bf00      	nop
 8006014:	bf00      	nop
 8006016:	e7fd      	b.n	8006014 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800601c:	2b00      	cmp	r3, #0
 800601e:	d10b      	bne.n	8006038 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006024:	f383 8811 	msr	BASEPRI, r3
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	60bb      	str	r3, [r7, #8]
}
 8006032:	bf00      	nop
 8006034:	bf00      	nop
 8006036:	e7fd      	b.n	8006034 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800603c:	1e5a      	subs	r2, r3, #1
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800604a:	429a      	cmp	r2, r3
 800604c:	d02c      	beq.n	80060a8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006052:	2b00      	cmp	r3, #0
 8006054:	d128      	bne.n	80060a8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	3304      	adds	r3, #4
 800605a:	4618      	mov	r0, r3
 800605c:	f7fe fb68 	bl	8004730 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800606c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006078:	4b0f      	ldr	r3, [pc, #60]	@ (80060b8 <xTaskPriorityDisinherit+0xd8>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	429a      	cmp	r2, r3
 800607e:	d903      	bls.n	8006088 <xTaskPriorityDisinherit+0xa8>
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006084:	4a0c      	ldr	r2, [pc, #48]	@ (80060b8 <xTaskPriorityDisinherit+0xd8>)
 8006086:	6013      	str	r3, [r2, #0]
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800608c:	4613      	mov	r3, r2
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	4413      	add	r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	4a09      	ldr	r2, [pc, #36]	@ (80060bc <xTaskPriorityDisinherit+0xdc>)
 8006096:	441a      	add	r2, r3
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	3304      	adds	r3, #4
 800609c:	4619      	mov	r1, r3
 800609e:	4610      	mov	r0, r2
 80060a0:	f7fe fae9 	bl	8004676 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80060a4:	2301      	movs	r3, #1
 80060a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80060a8:	697b      	ldr	r3, [r7, #20]
	}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3718      	adds	r7, #24
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	20000930 	.word	0x20000930
 80060b8:	20000e0c 	.word	0x20000e0c
 80060bc:	20000934 	.word	0x20000934

080060c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80060ca:	4b21      	ldr	r3, [pc, #132]	@ (8006150 <prvAddCurrentTaskToDelayedList+0x90>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060d0:	4b20      	ldr	r3, [pc, #128]	@ (8006154 <prvAddCurrentTaskToDelayedList+0x94>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	3304      	adds	r3, #4
 80060d6:	4618      	mov	r0, r3
 80060d8:	f7fe fb2a 	bl	8004730 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060e2:	d10a      	bne.n	80060fa <prvAddCurrentTaskToDelayedList+0x3a>
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d007      	beq.n	80060fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006154 <prvAddCurrentTaskToDelayedList+0x94>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	3304      	adds	r3, #4
 80060f0:	4619      	mov	r1, r3
 80060f2:	4819      	ldr	r0, [pc, #100]	@ (8006158 <prvAddCurrentTaskToDelayedList+0x98>)
 80060f4:	f7fe fabf 	bl	8004676 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80060f8:	e026      	b.n	8006148 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4413      	add	r3, r2
 8006100:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006102:	4b14      	ldr	r3, [pc, #80]	@ (8006154 <prvAddCurrentTaskToDelayedList+0x94>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68ba      	ldr	r2, [r7, #8]
 8006108:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	429a      	cmp	r2, r3
 8006110:	d209      	bcs.n	8006126 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006112:	4b12      	ldr	r3, [pc, #72]	@ (800615c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	4b0f      	ldr	r3, [pc, #60]	@ (8006154 <prvAddCurrentTaskToDelayedList+0x94>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	3304      	adds	r3, #4
 800611c:	4619      	mov	r1, r3
 800611e:	4610      	mov	r0, r2
 8006120:	f7fe facd 	bl	80046be <vListInsert>
}
 8006124:	e010      	b.n	8006148 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006126:	4b0e      	ldr	r3, [pc, #56]	@ (8006160 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	4b0a      	ldr	r3, [pc, #40]	@ (8006154 <prvAddCurrentTaskToDelayedList+0x94>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3304      	adds	r3, #4
 8006130:	4619      	mov	r1, r3
 8006132:	4610      	mov	r0, r2
 8006134:	f7fe fac3 	bl	80046be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006138:	4b0a      	ldr	r3, [pc, #40]	@ (8006164 <prvAddCurrentTaskToDelayedList+0xa4>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68ba      	ldr	r2, [r7, #8]
 800613e:	429a      	cmp	r2, r3
 8006140:	d202      	bcs.n	8006148 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006142:	4a08      	ldr	r2, [pc, #32]	@ (8006164 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	6013      	str	r3, [r2, #0]
}
 8006148:	bf00      	nop
 800614a:	3710      	adds	r7, #16
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}
 8006150:	20000e08 	.word	0x20000e08
 8006154:	20000930 	.word	0x20000930
 8006158:	20000df0 	.word	0x20000df0
 800615c:	20000dc0 	.word	0x20000dc0
 8006160:	20000dbc 	.word	0x20000dbc
 8006164:	20000e24 	.word	0x20000e24

08006168 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b08a      	sub	sp, #40	@ 0x28
 800616c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800616e:	2300      	movs	r3, #0
 8006170:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006172:	f000 fb13 	bl	800679c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006176:	4b1d      	ldr	r3, [pc, #116]	@ (80061ec <xTimerCreateTimerTask+0x84>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d021      	beq.n	80061c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800617e:	2300      	movs	r3, #0
 8006180:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006182:	2300      	movs	r3, #0
 8006184:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006186:	1d3a      	adds	r2, r7, #4
 8006188:	f107 0108 	add.w	r1, r7, #8
 800618c:	f107 030c 	add.w	r3, r7, #12
 8006190:	4618      	mov	r0, r3
 8006192:	f7fe fa29 	bl	80045e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006196:	6879      	ldr	r1, [r7, #4]
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	9202      	str	r2, [sp, #8]
 800619e:	9301      	str	r3, [sp, #4]
 80061a0:	2302      	movs	r3, #2
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	2300      	movs	r3, #0
 80061a6:	460a      	mov	r2, r1
 80061a8:	4911      	ldr	r1, [pc, #68]	@ (80061f0 <xTimerCreateTimerTask+0x88>)
 80061aa:	4812      	ldr	r0, [pc, #72]	@ (80061f4 <xTimerCreateTimerTask+0x8c>)
 80061ac:	f7ff f8a2 	bl	80052f4 <xTaskCreateStatic>
 80061b0:	4603      	mov	r3, r0
 80061b2:	4a11      	ldr	r2, [pc, #68]	@ (80061f8 <xTimerCreateTimerTask+0x90>)
 80061b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80061b6:	4b10      	ldr	r3, [pc, #64]	@ (80061f8 <xTimerCreateTimerTask+0x90>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d001      	beq.n	80061c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80061be:	2301      	movs	r3, #1
 80061c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10b      	bne.n	80061e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80061c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061cc:	f383 8811 	msr	BASEPRI, r3
 80061d0:	f3bf 8f6f 	isb	sy
 80061d4:	f3bf 8f4f 	dsb	sy
 80061d8:	613b      	str	r3, [r7, #16]
}
 80061da:	bf00      	nop
 80061dc:	bf00      	nop
 80061de:	e7fd      	b.n	80061dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80061e0:	697b      	ldr	r3, [r7, #20]
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3718      	adds	r7, #24
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop
 80061ec:	20000e60 	.word	0x20000e60
 80061f0:	08008804 	.word	0x08008804
 80061f4:	08006335 	.word	0x08006335
 80061f8:	20000e64 	.word	0x20000e64

080061fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b08a      	sub	sp, #40	@ 0x28
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]
 8006208:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800620a:	2300      	movs	r3, #0
 800620c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d10b      	bne.n	800622c <xTimerGenericCommand+0x30>
	__asm volatile
 8006214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006218:	f383 8811 	msr	BASEPRI, r3
 800621c:	f3bf 8f6f 	isb	sy
 8006220:	f3bf 8f4f 	dsb	sy
 8006224:	623b      	str	r3, [r7, #32]
}
 8006226:	bf00      	nop
 8006228:	bf00      	nop
 800622a:	e7fd      	b.n	8006228 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800622c:	4b19      	ldr	r3, [pc, #100]	@ (8006294 <xTimerGenericCommand+0x98>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d02a      	beq.n	800628a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	2b05      	cmp	r3, #5
 8006244:	dc18      	bgt.n	8006278 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006246:	f7ff fead 	bl	8005fa4 <xTaskGetSchedulerState>
 800624a:	4603      	mov	r3, r0
 800624c:	2b02      	cmp	r3, #2
 800624e:	d109      	bne.n	8006264 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006250:	4b10      	ldr	r3, [pc, #64]	@ (8006294 <xTimerGenericCommand+0x98>)
 8006252:	6818      	ldr	r0, [r3, #0]
 8006254:	f107 0110 	add.w	r1, r7, #16
 8006258:	2300      	movs	r3, #0
 800625a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800625c:	f7fe fbd8 	bl	8004a10 <xQueueGenericSend>
 8006260:	6278      	str	r0, [r7, #36]	@ 0x24
 8006262:	e012      	b.n	800628a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006264:	4b0b      	ldr	r3, [pc, #44]	@ (8006294 <xTimerGenericCommand+0x98>)
 8006266:	6818      	ldr	r0, [r3, #0]
 8006268:	f107 0110 	add.w	r1, r7, #16
 800626c:	2300      	movs	r3, #0
 800626e:	2200      	movs	r2, #0
 8006270:	f7fe fbce 	bl	8004a10 <xQueueGenericSend>
 8006274:	6278      	str	r0, [r7, #36]	@ 0x24
 8006276:	e008      	b.n	800628a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006278:	4b06      	ldr	r3, [pc, #24]	@ (8006294 <xTimerGenericCommand+0x98>)
 800627a:	6818      	ldr	r0, [r3, #0]
 800627c:	f107 0110 	add.w	r1, r7, #16
 8006280:	2300      	movs	r3, #0
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	f7fe fcc6 	bl	8004c14 <xQueueGenericSendFromISR>
 8006288:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800628a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800628c:	4618      	mov	r0, r3
 800628e:	3728      	adds	r7, #40	@ 0x28
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	20000e60 	.word	0x20000e60

08006298 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b088      	sub	sp, #32
 800629c:	af02      	add	r7, sp, #8
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062a2:	4b23      	ldr	r3, [pc, #140]	@ (8006330 <prvProcessExpiredTimer+0x98>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	3304      	adds	r3, #4
 80062b0:	4618      	mov	r0, r3
 80062b2:	f7fe fa3d 	bl	8004730 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062bc:	f003 0304 	and.w	r3, r3, #4
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d023      	beq.n	800630c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	699a      	ldr	r2, [r3, #24]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	18d1      	adds	r1, r2, r3
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	683a      	ldr	r2, [r7, #0]
 80062d0:	6978      	ldr	r0, [r7, #20]
 80062d2:	f000 f8d5 	bl	8006480 <prvInsertTimerInActiveList>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d020      	beq.n	800631e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80062dc:	2300      	movs	r3, #0
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	2300      	movs	r3, #0
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	2100      	movs	r1, #0
 80062e6:	6978      	ldr	r0, [r7, #20]
 80062e8:	f7ff ff88 	bl	80061fc <xTimerGenericCommand>
 80062ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d114      	bne.n	800631e <prvProcessExpiredTimer+0x86>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	60fb      	str	r3, [r7, #12]
}
 8006306:	bf00      	nop
 8006308:	bf00      	nop
 800630a:	e7fd      	b.n	8006308 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006312:	f023 0301 	bic.w	r3, r3, #1
 8006316:	b2da      	uxtb	r2, r3
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	6a1b      	ldr	r3, [r3, #32]
 8006322:	6978      	ldr	r0, [r7, #20]
 8006324:	4798      	blx	r3
}
 8006326:	bf00      	nop
 8006328:	3718      	adds	r7, #24
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	20000e58 	.word	0x20000e58

08006334 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800633c:	f107 0308 	add.w	r3, r7, #8
 8006340:	4618      	mov	r0, r3
 8006342:	f000 f859 	bl	80063f8 <prvGetNextExpireTime>
 8006346:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	4619      	mov	r1, r3
 800634c:	68f8      	ldr	r0, [r7, #12]
 800634e:	f000 f805 	bl	800635c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006352:	f000 f8d7 	bl	8006504 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006356:	bf00      	nop
 8006358:	e7f0      	b.n	800633c <prvTimerTask+0x8>
	...

0800635c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006366:	f7ff fa29 	bl	80057bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800636a:	f107 0308 	add.w	r3, r7, #8
 800636e:	4618      	mov	r0, r3
 8006370:	f000 f866 	bl	8006440 <prvSampleTimeNow>
 8006374:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d130      	bne.n	80063de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10a      	bne.n	8006398 <prvProcessTimerOrBlockTask+0x3c>
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	429a      	cmp	r2, r3
 8006388:	d806      	bhi.n	8006398 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800638a:	f7ff fa25 	bl	80057d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800638e:	68f9      	ldr	r1, [r7, #12]
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f7ff ff81 	bl	8006298 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006396:	e024      	b.n	80063e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d008      	beq.n	80063b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800639e:	4b13      	ldr	r3, [pc, #76]	@ (80063ec <prvProcessTimerOrBlockTask+0x90>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d101      	bne.n	80063ac <prvProcessTimerOrBlockTask+0x50>
 80063a8:	2301      	movs	r3, #1
 80063aa:	e000      	b.n	80063ae <prvProcessTimerOrBlockTask+0x52>
 80063ac:	2300      	movs	r3, #0
 80063ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80063b0:	4b0f      	ldr	r3, [pc, #60]	@ (80063f0 <prvProcessTimerOrBlockTask+0x94>)
 80063b2:	6818      	ldr	r0, [r3, #0]
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	683a      	ldr	r2, [r7, #0]
 80063bc:	4619      	mov	r1, r3
 80063be:	f7fe ff65 	bl	800528c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80063c2:	f7ff fa09 	bl	80057d8 <xTaskResumeAll>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d10a      	bne.n	80063e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80063cc:	4b09      	ldr	r3, [pc, #36]	@ (80063f4 <prvProcessTimerOrBlockTask+0x98>)
 80063ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063d2:	601a      	str	r2, [r3, #0]
 80063d4:	f3bf 8f4f 	dsb	sy
 80063d8:	f3bf 8f6f 	isb	sy
}
 80063dc:	e001      	b.n	80063e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80063de:	f7ff f9fb 	bl	80057d8 <xTaskResumeAll>
}
 80063e2:	bf00      	nop
 80063e4:	3710      	adds	r7, #16
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	20000e5c 	.word	0x20000e5c
 80063f0:	20000e60 	.word	0x20000e60
 80063f4:	e000ed04 	.word	0xe000ed04

080063f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80063f8:	b480      	push	{r7}
 80063fa:	b085      	sub	sp, #20
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006400:	4b0e      	ldr	r3, [pc, #56]	@ (800643c <prvGetNextExpireTime+0x44>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <prvGetNextExpireTime+0x16>
 800640a:	2201      	movs	r2, #1
 800640c:	e000      	b.n	8006410 <prvGetNextExpireTime+0x18>
 800640e:	2200      	movs	r2, #0
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d105      	bne.n	8006428 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800641c:	4b07      	ldr	r3, [pc, #28]	@ (800643c <prvGetNextExpireTime+0x44>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	60fb      	str	r3, [r7, #12]
 8006426:	e001      	b.n	800642c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800642c:	68fb      	ldr	r3, [r7, #12]
}
 800642e:	4618      	mov	r0, r3
 8006430:	3714      	adds	r7, #20
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	20000e58 	.word	0x20000e58

08006440 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006448:	f7ff fa64 	bl	8005914 <xTaskGetTickCount>
 800644c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800644e:	4b0b      	ldr	r3, [pc, #44]	@ (800647c <prvSampleTimeNow+0x3c>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68fa      	ldr	r2, [r7, #12]
 8006454:	429a      	cmp	r2, r3
 8006456:	d205      	bcs.n	8006464 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006458:	f000 f93a 	bl	80066d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	601a      	str	r2, [r3, #0]
 8006462:	e002      	b.n	800646a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800646a:	4a04      	ldr	r2, [pc, #16]	@ (800647c <prvSampleTimeNow+0x3c>)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006470:	68fb      	ldr	r3, [r7, #12]
}
 8006472:	4618      	mov	r0, r3
 8006474:	3710      	adds	r7, #16
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
 800647a:	bf00      	nop
 800647c:	20000e68 	.word	0x20000e68

08006480 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b086      	sub	sp, #24
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
 800648c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800648e:	2300      	movs	r3, #0
 8006490:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800649e:	68ba      	ldr	r2, [r7, #8]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d812      	bhi.n	80064cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	1ad2      	subs	r2, r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	699b      	ldr	r3, [r3, #24]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d302      	bcc.n	80064ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80064b4:	2301      	movs	r3, #1
 80064b6:	617b      	str	r3, [r7, #20]
 80064b8:	e01b      	b.n	80064f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80064ba:	4b10      	ldr	r3, [pc, #64]	@ (80064fc <prvInsertTimerInActiveList+0x7c>)
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	3304      	adds	r3, #4
 80064c2:	4619      	mov	r1, r3
 80064c4:	4610      	mov	r0, r2
 80064c6:	f7fe f8fa 	bl	80046be <vListInsert>
 80064ca:	e012      	b.n	80064f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d206      	bcs.n	80064e2 <prvInsertTimerInActiveList+0x62>
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	429a      	cmp	r2, r3
 80064da:	d302      	bcc.n	80064e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80064dc:	2301      	movs	r3, #1
 80064de:	617b      	str	r3, [r7, #20]
 80064e0:	e007      	b.n	80064f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80064e2:	4b07      	ldr	r3, [pc, #28]	@ (8006500 <prvInsertTimerInActiveList+0x80>)
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	3304      	adds	r3, #4
 80064ea:	4619      	mov	r1, r3
 80064ec:	4610      	mov	r0, r2
 80064ee:	f7fe f8e6 	bl	80046be <vListInsert>
		}
	}

	return xProcessTimerNow;
 80064f2:	697b      	ldr	r3, [r7, #20]
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3718      	adds	r7, #24
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	20000e5c 	.word	0x20000e5c
 8006500:	20000e58 	.word	0x20000e58

08006504 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b08e      	sub	sp, #56	@ 0x38
 8006508:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800650a:	e0ce      	b.n	80066aa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2b00      	cmp	r3, #0
 8006510:	da19      	bge.n	8006546 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006512:	1d3b      	adds	r3, r7, #4
 8006514:	3304      	adds	r3, #4
 8006516:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651a:	2b00      	cmp	r3, #0
 800651c:	d10b      	bne.n	8006536 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800651e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	61fb      	str	r3, [r7, #28]
}
 8006530:	bf00      	nop
 8006532:	bf00      	nop
 8006534:	e7fd      	b.n	8006532 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800653c:	6850      	ldr	r0, [r2, #4]
 800653e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006540:	6892      	ldr	r2, [r2, #8]
 8006542:	4611      	mov	r1, r2
 8006544:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2b00      	cmp	r3, #0
 800654a:	f2c0 80ae 	blt.w	80066aa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006554:	695b      	ldr	r3, [r3, #20]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d004      	beq.n	8006564 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800655a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800655c:	3304      	adds	r3, #4
 800655e:	4618      	mov	r0, r3
 8006560:	f7fe f8e6 	bl	8004730 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006564:	463b      	mov	r3, r7
 8006566:	4618      	mov	r0, r3
 8006568:	f7ff ff6a 	bl	8006440 <prvSampleTimeNow>
 800656c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2b09      	cmp	r3, #9
 8006572:	f200 8097 	bhi.w	80066a4 <prvProcessReceivedCommands+0x1a0>
 8006576:	a201      	add	r2, pc, #4	@ (adr r2, 800657c <prvProcessReceivedCommands+0x78>)
 8006578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800657c:	080065a5 	.word	0x080065a5
 8006580:	080065a5 	.word	0x080065a5
 8006584:	080065a5 	.word	0x080065a5
 8006588:	0800661b 	.word	0x0800661b
 800658c:	0800662f 	.word	0x0800662f
 8006590:	0800667b 	.word	0x0800667b
 8006594:	080065a5 	.word	0x080065a5
 8006598:	080065a5 	.word	0x080065a5
 800659c:	0800661b 	.word	0x0800661b
 80065a0:	0800662f 	.word	0x0800662f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80065a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065aa:	f043 0301 	orr.w	r3, r3, #1
 80065ae:	b2da      	uxtb	r2, r3
 80065b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80065b6:	68ba      	ldr	r2, [r7, #8]
 80065b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ba:	699b      	ldr	r3, [r3, #24]
 80065bc:	18d1      	adds	r1, r2, r3
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065c4:	f7ff ff5c 	bl	8006480 <prvInsertTimerInActiveList>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d06c      	beq.n	80066a8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80065ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d0:	6a1b      	ldr	r3, [r3, #32]
 80065d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80065d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065dc:	f003 0304 	and.w	r3, r3, #4
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d061      	beq.n	80066a8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80065e4:	68ba      	ldr	r2, [r7, #8]
 80065e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	441a      	add	r2, r3
 80065ec:	2300      	movs	r3, #0
 80065ee:	9300      	str	r3, [sp, #0]
 80065f0:	2300      	movs	r3, #0
 80065f2:	2100      	movs	r1, #0
 80065f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065f6:	f7ff fe01 	bl	80061fc <xTimerGenericCommand>
 80065fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80065fc:	6a3b      	ldr	r3, [r7, #32]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d152      	bne.n	80066a8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006606:	f383 8811 	msr	BASEPRI, r3
 800660a:	f3bf 8f6f 	isb	sy
 800660e:	f3bf 8f4f 	dsb	sy
 8006612:	61bb      	str	r3, [r7, #24]
}
 8006614:	bf00      	nop
 8006616:	bf00      	nop
 8006618:	e7fd      	b.n	8006616 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800661a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800661c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006620:	f023 0301 	bic.w	r3, r3, #1
 8006624:	b2da      	uxtb	r2, r3
 8006626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006628:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800662c:	e03d      	b.n	80066aa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800662e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006630:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006634:	f043 0301 	orr.w	r3, r3, #1
 8006638:	b2da      	uxtb	r2, r3
 800663a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006640:	68ba      	ldr	r2, [r7, #8]
 8006642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006644:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006648:	699b      	ldr	r3, [r3, #24]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d10b      	bne.n	8006666 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800664e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006652:	f383 8811 	msr	BASEPRI, r3
 8006656:	f3bf 8f6f 	isb	sy
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	617b      	str	r3, [r7, #20]
}
 8006660:	bf00      	nop
 8006662:	bf00      	nop
 8006664:	e7fd      	b.n	8006662 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006668:	699a      	ldr	r2, [r3, #24]
 800666a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666c:	18d1      	adds	r1, r2, r3
 800666e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006674:	f7ff ff04 	bl	8006480 <prvInsertTimerInActiveList>
					break;
 8006678:	e017      	b.n	80066aa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800667a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800667c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b00      	cmp	r3, #0
 8006686:	d103      	bne.n	8006690 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006688:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800668a:	f000 fbe5 	bl	8006e58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800668e:	e00c      	b.n	80066aa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006692:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006696:	f023 0301 	bic.w	r3, r3, #1
 800669a:	b2da      	uxtb	r2, r3
 800669c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800669e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80066a2:	e002      	b.n	80066aa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80066a4:	bf00      	nop
 80066a6:	e000      	b.n	80066aa <prvProcessReceivedCommands+0x1a6>
					break;
 80066a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80066aa:	4b08      	ldr	r3, [pc, #32]	@ (80066cc <prvProcessReceivedCommands+0x1c8>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	1d39      	adds	r1, r7, #4
 80066b0:	2200      	movs	r2, #0
 80066b2:	4618      	mov	r0, r3
 80066b4:	f7fe fb4c 	bl	8004d50 <xQueueReceive>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f47f af26 	bne.w	800650c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80066c0:	bf00      	nop
 80066c2:	bf00      	nop
 80066c4:	3730      	adds	r7, #48	@ 0x30
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	20000e60 	.word	0x20000e60

080066d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b088      	sub	sp, #32
 80066d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80066d6:	e049      	b.n	800676c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80066d8:	4b2e      	ldr	r3, [pc, #184]	@ (8006794 <prvSwitchTimerLists+0xc4>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066e2:	4b2c      	ldr	r3, [pc, #176]	@ (8006794 <prvSwitchTimerLists+0xc4>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	68db      	ldr	r3, [r3, #12]
 80066ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	3304      	adds	r3, #4
 80066f0:	4618      	mov	r0, r3
 80066f2:	f7fe f81d 	bl	8004730 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6a1b      	ldr	r3, [r3, #32]
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006704:	f003 0304 	and.w	r3, r3, #4
 8006708:	2b00      	cmp	r3, #0
 800670a:	d02f      	beq.n	800676c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	699b      	ldr	r3, [r3, #24]
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	4413      	add	r3, r2
 8006714:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006716:	68ba      	ldr	r2, [r7, #8]
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	429a      	cmp	r2, r3
 800671c:	d90e      	bls.n	800673c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	68ba      	ldr	r2, [r7, #8]
 8006722:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800672a:	4b1a      	ldr	r3, [pc, #104]	@ (8006794 <prvSwitchTimerLists+0xc4>)
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	3304      	adds	r3, #4
 8006732:	4619      	mov	r1, r3
 8006734:	4610      	mov	r0, r2
 8006736:	f7fd ffc2 	bl	80046be <vListInsert>
 800673a:	e017      	b.n	800676c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800673c:	2300      	movs	r3, #0
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	2300      	movs	r3, #0
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	2100      	movs	r1, #0
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f7ff fd58 	bl	80061fc <xTimerGenericCommand>
 800674c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d10b      	bne.n	800676c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006758:	f383 8811 	msr	BASEPRI, r3
 800675c:	f3bf 8f6f 	isb	sy
 8006760:	f3bf 8f4f 	dsb	sy
 8006764:	603b      	str	r3, [r7, #0]
}
 8006766:	bf00      	nop
 8006768:	bf00      	nop
 800676a:	e7fd      	b.n	8006768 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800676c:	4b09      	ldr	r3, [pc, #36]	@ (8006794 <prvSwitchTimerLists+0xc4>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d1b0      	bne.n	80066d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006776:	4b07      	ldr	r3, [pc, #28]	@ (8006794 <prvSwitchTimerLists+0xc4>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800677c:	4b06      	ldr	r3, [pc, #24]	@ (8006798 <prvSwitchTimerLists+0xc8>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a04      	ldr	r2, [pc, #16]	@ (8006794 <prvSwitchTimerLists+0xc4>)
 8006782:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006784:	4a04      	ldr	r2, [pc, #16]	@ (8006798 <prvSwitchTimerLists+0xc8>)
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	6013      	str	r3, [r2, #0]
}
 800678a:	bf00      	nop
 800678c:	3718      	adds	r7, #24
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	20000e58 	.word	0x20000e58
 8006798:	20000e5c 	.word	0x20000e5c

0800679c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b082      	sub	sp, #8
 80067a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80067a2:	f000 f969 	bl	8006a78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80067a6:	4b15      	ldr	r3, [pc, #84]	@ (80067fc <prvCheckForValidListAndQueue+0x60>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d120      	bne.n	80067f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80067ae:	4814      	ldr	r0, [pc, #80]	@ (8006800 <prvCheckForValidListAndQueue+0x64>)
 80067b0:	f7fd ff34 	bl	800461c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80067b4:	4813      	ldr	r0, [pc, #76]	@ (8006804 <prvCheckForValidListAndQueue+0x68>)
 80067b6:	f7fd ff31 	bl	800461c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80067ba:	4b13      	ldr	r3, [pc, #76]	@ (8006808 <prvCheckForValidListAndQueue+0x6c>)
 80067bc:	4a10      	ldr	r2, [pc, #64]	@ (8006800 <prvCheckForValidListAndQueue+0x64>)
 80067be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80067c0:	4b12      	ldr	r3, [pc, #72]	@ (800680c <prvCheckForValidListAndQueue+0x70>)
 80067c2:	4a10      	ldr	r2, [pc, #64]	@ (8006804 <prvCheckForValidListAndQueue+0x68>)
 80067c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80067c6:	2300      	movs	r3, #0
 80067c8:	9300      	str	r3, [sp, #0]
 80067ca:	4b11      	ldr	r3, [pc, #68]	@ (8006810 <prvCheckForValidListAndQueue+0x74>)
 80067cc:	4a11      	ldr	r2, [pc, #68]	@ (8006814 <prvCheckForValidListAndQueue+0x78>)
 80067ce:	2110      	movs	r1, #16
 80067d0:	200a      	movs	r0, #10
 80067d2:	f7fe f841 	bl	8004858 <xQueueGenericCreateStatic>
 80067d6:	4603      	mov	r3, r0
 80067d8:	4a08      	ldr	r2, [pc, #32]	@ (80067fc <prvCheckForValidListAndQueue+0x60>)
 80067da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80067dc:	4b07      	ldr	r3, [pc, #28]	@ (80067fc <prvCheckForValidListAndQueue+0x60>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d005      	beq.n	80067f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80067e4:	4b05      	ldr	r3, [pc, #20]	@ (80067fc <prvCheckForValidListAndQueue+0x60>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	490b      	ldr	r1, [pc, #44]	@ (8006818 <prvCheckForValidListAndQueue+0x7c>)
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7fe fd24 	bl	8005238 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80067f0:	f000 f974 	bl	8006adc <vPortExitCritical>
}
 80067f4:	bf00      	nop
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	20000e60 	.word	0x20000e60
 8006800:	20000e30 	.word	0x20000e30
 8006804:	20000e44 	.word	0x20000e44
 8006808:	20000e58 	.word	0x20000e58
 800680c:	20000e5c 	.word	0x20000e5c
 8006810:	20000f0c 	.word	0x20000f0c
 8006814:	20000e6c 	.word	0x20000e6c
 8006818:	0800880c 	.word	0x0800880c

0800681c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	60b9      	str	r1, [r7, #8]
 8006826:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	3b04      	subs	r3, #4
 800682c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006834:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	3b04      	subs	r3, #4
 800683a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	f023 0201 	bic.w	r2, r3, #1
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	3b04      	subs	r3, #4
 800684a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800684c:	4a0c      	ldr	r2, [pc, #48]	@ (8006880 <pxPortInitialiseStack+0x64>)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	3b14      	subs	r3, #20
 8006856:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	3b04      	subs	r3, #4
 8006862:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f06f 0202 	mvn.w	r2, #2
 800686a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	3b20      	subs	r3, #32
 8006870:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006872:	68fb      	ldr	r3, [r7, #12]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3714      	adds	r7, #20
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr
 8006880:	08006885 	.word	0x08006885

08006884 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800688a:	2300      	movs	r3, #0
 800688c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800688e:	4b13      	ldr	r3, [pc, #76]	@ (80068dc <prvTaskExitError+0x58>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006896:	d00b      	beq.n	80068b0 <prvTaskExitError+0x2c>
	__asm volatile
 8006898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800689c:	f383 8811 	msr	BASEPRI, r3
 80068a0:	f3bf 8f6f 	isb	sy
 80068a4:	f3bf 8f4f 	dsb	sy
 80068a8:	60fb      	str	r3, [r7, #12]
}
 80068aa:	bf00      	nop
 80068ac:	bf00      	nop
 80068ae:	e7fd      	b.n	80068ac <prvTaskExitError+0x28>
	__asm volatile
 80068b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b4:	f383 8811 	msr	BASEPRI, r3
 80068b8:	f3bf 8f6f 	isb	sy
 80068bc:	f3bf 8f4f 	dsb	sy
 80068c0:	60bb      	str	r3, [r7, #8]
}
 80068c2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80068c4:	bf00      	nop
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d0fc      	beq.n	80068c6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80068cc:	bf00      	nop
 80068ce:	bf00      	nop
 80068d0:	3714      	adds	r7, #20
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr
 80068da:	bf00      	nop
 80068dc:	2000000c 	.word	0x2000000c

080068e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80068e0:	4b07      	ldr	r3, [pc, #28]	@ (8006900 <pxCurrentTCBConst2>)
 80068e2:	6819      	ldr	r1, [r3, #0]
 80068e4:	6808      	ldr	r0, [r1, #0]
 80068e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ea:	f380 8809 	msr	PSP, r0
 80068ee:	f3bf 8f6f 	isb	sy
 80068f2:	f04f 0000 	mov.w	r0, #0
 80068f6:	f380 8811 	msr	BASEPRI, r0
 80068fa:	4770      	bx	lr
 80068fc:	f3af 8000 	nop.w

08006900 <pxCurrentTCBConst2>:
 8006900:	20000930 	.word	0x20000930
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006904:	bf00      	nop
 8006906:	bf00      	nop

08006908 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006908:	4808      	ldr	r0, [pc, #32]	@ (800692c <prvPortStartFirstTask+0x24>)
 800690a:	6800      	ldr	r0, [r0, #0]
 800690c:	6800      	ldr	r0, [r0, #0]
 800690e:	f380 8808 	msr	MSP, r0
 8006912:	f04f 0000 	mov.w	r0, #0
 8006916:	f380 8814 	msr	CONTROL, r0
 800691a:	b662      	cpsie	i
 800691c:	b661      	cpsie	f
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	f3bf 8f6f 	isb	sy
 8006926:	df00      	svc	0
 8006928:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800692a:	bf00      	nop
 800692c:	e000ed08 	.word	0xe000ed08

08006930 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b086      	sub	sp, #24
 8006934:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006936:	4b47      	ldr	r3, [pc, #284]	@ (8006a54 <xPortStartScheduler+0x124>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a47      	ldr	r2, [pc, #284]	@ (8006a58 <xPortStartScheduler+0x128>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d10b      	bne.n	8006958 <xPortStartScheduler+0x28>
	__asm volatile
 8006940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006944:	f383 8811 	msr	BASEPRI, r3
 8006948:	f3bf 8f6f 	isb	sy
 800694c:	f3bf 8f4f 	dsb	sy
 8006950:	60fb      	str	r3, [r7, #12]
}
 8006952:	bf00      	nop
 8006954:	bf00      	nop
 8006956:	e7fd      	b.n	8006954 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006958:	4b3e      	ldr	r3, [pc, #248]	@ (8006a54 <xPortStartScheduler+0x124>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a3f      	ldr	r2, [pc, #252]	@ (8006a5c <xPortStartScheduler+0x12c>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d10b      	bne.n	800697a <xPortStartScheduler+0x4a>
	__asm volatile
 8006962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006966:	f383 8811 	msr	BASEPRI, r3
 800696a:	f3bf 8f6f 	isb	sy
 800696e:	f3bf 8f4f 	dsb	sy
 8006972:	613b      	str	r3, [r7, #16]
}
 8006974:	bf00      	nop
 8006976:	bf00      	nop
 8006978:	e7fd      	b.n	8006976 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800697a:	4b39      	ldr	r3, [pc, #228]	@ (8006a60 <xPortStartScheduler+0x130>)
 800697c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	781b      	ldrb	r3, [r3, #0]
 8006982:	b2db      	uxtb	r3, r3
 8006984:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	22ff      	movs	r2, #255	@ 0xff
 800698a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	b2db      	uxtb	r3, r3
 8006992:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006994:	78fb      	ldrb	r3, [r7, #3]
 8006996:	b2db      	uxtb	r3, r3
 8006998:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800699c:	b2da      	uxtb	r2, r3
 800699e:	4b31      	ldr	r3, [pc, #196]	@ (8006a64 <xPortStartScheduler+0x134>)
 80069a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80069a2:	4b31      	ldr	r3, [pc, #196]	@ (8006a68 <xPortStartScheduler+0x138>)
 80069a4:	2207      	movs	r2, #7
 80069a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069a8:	e009      	b.n	80069be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80069aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006a68 <xPortStartScheduler+0x138>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	3b01      	subs	r3, #1
 80069b0:	4a2d      	ldr	r2, [pc, #180]	@ (8006a68 <xPortStartScheduler+0x138>)
 80069b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80069b4:	78fb      	ldrb	r3, [r7, #3]
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	005b      	lsls	r3, r3, #1
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069be:	78fb      	ldrb	r3, [r7, #3]
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069c6:	2b80      	cmp	r3, #128	@ 0x80
 80069c8:	d0ef      	beq.n	80069aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80069ca:	4b27      	ldr	r3, [pc, #156]	@ (8006a68 <xPortStartScheduler+0x138>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f1c3 0307 	rsb	r3, r3, #7
 80069d2:	2b04      	cmp	r3, #4
 80069d4:	d00b      	beq.n	80069ee <xPortStartScheduler+0xbe>
	__asm volatile
 80069d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069da:	f383 8811 	msr	BASEPRI, r3
 80069de:	f3bf 8f6f 	isb	sy
 80069e2:	f3bf 8f4f 	dsb	sy
 80069e6:	60bb      	str	r3, [r7, #8]
}
 80069e8:	bf00      	nop
 80069ea:	bf00      	nop
 80069ec:	e7fd      	b.n	80069ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80069ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006a68 <xPortStartScheduler+0x138>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	021b      	lsls	r3, r3, #8
 80069f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006a68 <xPortStartScheduler+0x138>)
 80069f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80069f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006a68 <xPortStartScheduler+0x138>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a00:	4a19      	ldr	r2, [pc, #100]	@ (8006a68 <xPortStartScheduler+0x138>)
 8006a02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	b2da      	uxtb	r2, r3
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a0c:	4b17      	ldr	r3, [pc, #92]	@ (8006a6c <xPortStartScheduler+0x13c>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a16      	ldr	r2, [pc, #88]	@ (8006a6c <xPortStartScheduler+0x13c>)
 8006a12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a18:	4b14      	ldr	r3, [pc, #80]	@ (8006a6c <xPortStartScheduler+0x13c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a13      	ldr	r2, [pc, #76]	@ (8006a6c <xPortStartScheduler+0x13c>)
 8006a1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006a22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006a24:	f000 f8da 	bl	8006bdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006a28:	4b11      	ldr	r3, [pc, #68]	@ (8006a70 <xPortStartScheduler+0x140>)
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006a2e:	f000 f8f9 	bl	8006c24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006a32:	4b10      	ldr	r3, [pc, #64]	@ (8006a74 <xPortStartScheduler+0x144>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a0f      	ldr	r2, [pc, #60]	@ (8006a74 <xPortStartScheduler+0x144>)
 8006a38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006a3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006a3e:	f7ff ff63 	bl	8006908 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006a42:	f7ff f831 	bl	8005aa8 <vTaskSwitchContext>
	prvTaskExitError();
 8006a46:	f7ff ff1d 	bl	8006884 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3718      	adds	r7, #24
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}
 8006a54:	e000ed00 	.word	0xe000ed00
 8006a58:	410fc271 	.word	0x410fc271
 8006a5c:	410fc270 	.word	0x410fc270
 8006a60:	e000e400 	.word	0xe000e400
 8006a64:	20000f5c 	.word	0x20000f5c
 8006a68:	20000f60 	.word	0x20000f60
 8006a6c:	e000ed20 	.word	0xe000ed20
 8006a70:	2000000c 	.word	0x2000000c
 8006a74:	e000ef34 	.word	0xe000ef34

08006a78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b083      	sub	sp, #12
 8006a7c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a82:	f383 8811 	msr	BASEPRI, r3
 8006a86:	f3bf 8f6f 	isb	sy
 8006a8a:	f3bf 8f4f 	dsb	sy
 8006a8e:	607b      	str	r3, [r7, #4]
}
 8006a90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006a92:	4b10      	ldr	r3, [pc, #64]	@ (8006ad4 <vPortEnterCritical+0x5c>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	3301      	adds	r3, #1
 8006a98:	4a0e      	ldr	r2, [pc, #56]	@ (8006ad4 <vPortEnterCritical+0x5c>)
 8006a9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8006ad4 <vPortEnterCritical+0x5c>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d110      	bne.n	8006ac6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8006ad8 <vPortEnterCritical+0x60>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d00b      	beq.n	8006ac6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab2:	f383 8811 	msr	BASEPRI, r3
 8006ab6:	f3bf 8f6f 	isb	sy
 8006aba:	f3bf 8f4f 	dsb	sy
 8006abe:	603b      	str	r3, [r7, #0]
}
 8006ac0:	bf00      	nop
 8006ac2:	bf00      	nop
 8006ac4:	e7fd      	b.n	8006ac2 <vPortEnterCritical+0x4a>
	}
}
 8006ac6:	bf00      	nop
 8006ac8:	370c      	adds	r7, #12
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr
 8006ad2:	bf00      	nop
 8006ad4:	2000000c 	.word	0x2000000c
 8006ad8:	e000ed04 	.word	0xe000ed04

08006adc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006ae2:	4b12      	ldr	r3, [pc, #72]	@ (8006b2c <vPortExitCritical+0x50>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d10b      	bne.n	8006b02 <vPortExitCritical+0x26>
	__asm volatile
 8006aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aee:	f383 8811 	msr	BASEPRI, r3
 8006af2:	f3bf 8f6f 	isb	sy
 8006af6:	f3bf 8f4f 	dsb	sy
 8006afa:	607b      	str	r3, [r7, #4]
}
 8006afc:	bf00      	nop
 8006afe:	bf00      	nop
 8006b00:	e7fd      	b.n	8006afe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b02:	4b0a      	ldr	r3, [pc, #40]	@ (8006b2c <vPortExitCritical+0x50>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	3b01      	subs	r3, #1
 8006b08:	4a08      	ldr	r2, [pc, #32]	@ (8006b2c <vPortExitCritical+0x50>)
 8006b0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b0c:	4b07      	ldr	r3, [pc, #28]	@ (8006b2c <vPortExitCritical+0x50>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d105      	bne.n	8006b20 <vPortExitCritical+0x44>
 8006b14:	2300      	movs	r3, #0
 8006b16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	f383 8811 	msr	BASEPRI, r3
}
 8006b1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006b20:	bf00      	nop
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr
 8006b2c:	2000000c 	.word	0x2000000c

08006b30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b30:	f3ef 8009 	mrs	r0, PSP
 8006b34:	f3bf 8f6f 	isb	sy
 8006b38:	4b15      	ldr	r3, [pc, #84]	@ (8006b90 <pxCurrentTCBConst>)
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	f01e 0f10 	tst.w	lr, #16
 8006b40:	bf08      	it	eq
 8006b42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006b46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4a:	6010      	str	r0, [r2, #0]
 8006b4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006b50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006b54:	f380 8811 	msr	BASEPRI, r0
 8006b58:	f3bf 8f4f 	dsb	sy
 8006b5c:	f3bf 8f6f 	isb	sy
 8006b60:	f7fe ffa2 	bl	8005aa8 <vTaskSwitchContext>
 8006b64:	f04f 0000 	mov.w	r0, #0
 8006b68:	f380 8811 	msr	BASEPRI, r0
 8006b6c:	bc09      	pop	{r0, r3}
 8006b6e:	6819      	ldr	r1, [r3, #0]
 8006b70:	6808      	ldr	r0, [r1, #0]
 8006b72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b76:	f01e 0f10 	tst.w	lr, #16
 8006b7a:	bf08      	it	eq
 8006b7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006b80:	f380 8809 	msr	PSP, r0
 8006b84:	f3bf 8f6f 	isb	sy
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	f3af 8000 	nop.w

08006b90 <pxCurrentTCBConst>:
 8006b90:	20000930 	.word	0x20000930
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006b94:	bf00      	nop
 8006b96:	bf00      	nop

08006b98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b082      	sub	sp, #8
 8006b9c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba2:	f383 8811 	msr	BASEPRI, r3
 8006ba6:	f3bf 8f6f 	isb	sy
 8006baa:	f3bf 8f4f 	dsb	sy
 8006bae:	607b      	str	r3, [r7, #4]
}
 8006bb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006bb2:	f7fe febf 	bl	8005934 <xTaskIncrementTick>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d003      	beq.n	8006bc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006bbc:	4b06      	ldr	r3, [pc, #24]	@ (8006bd8 <xPortSysTickHandler+0x40>)
 8006bbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bc2:	601a      	str	r2, [r3, #0]
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	f383 8811 	msr	BASEPRI, r3
}
 8006bce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006bd0:	bf00      	nop
 8006bd2:	3708      	adds	r7, #8
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}
 8006bd8:	e000ed04 	.word	0xe000ed04

08006bdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006bdc:	b480      	push	{r7}
 8006bde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006be0:	4b0b      	ldr	r3, [pc, #44]	@ (8006c10 <vPortSetupTimerInterrupt+0x34>)
 8006be2:	2200      	movs	r2, #0
 8006be4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006be6:	4b0b      	ldr	r3, [pc, #44]	@ (8006c14 <vPortSetupTimerInterrupt+0x38>)
 8006be8:	2200      	movs	r2, #0
 8006bea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006bec:	4b0a      	ldr	r3, [pc, #40]	@ (8006c18 <vPortSetupTimerInterrupt+0x3c>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8006c1c <vPortSetupTimerInterrupt+0x40>)
 8006bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8006bf6:	099b      	lsrs	r3, r3, #6
 8006bf8:	4a09      	ldr	r2, [pc, #36]	@ (8006c20 <vPortSetupTimerInterrupt+0x44>)
 8006bfa:	3b01      	subs	r3, #1
 8006bfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006bfe:	4b04      	ldr	r3, [pc, #16]	@ (8006c10 <vPortSetupTimerInterrupt+0x34>)
 8006c00:	2207      	movs	r2, #7
 8006c02:	601a      	str	r2, [r3, #0]
}
 8006c04:	bf00      	nop
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	e000e010 	.word	0xe000e010
 8006c14:	e000e018 	.word	0xe000e018
 8006c18:	20000000 	.word	0x20000000
 8006c1c:	10624dd3 	.word	0x10624dd3
 8006c20:	e000e014 	.word	0xe000e014

08006c24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006c24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006c34 <vPortEnableVFP+0x10>
 8006c28:	6801      	ldr	r1, [r0, #0]
 8006c2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006c2e:	6001      	str	r1, [r0, #0]
 8006c30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006c32:	bf00      	nop
 8006c34:	e000ed88 	.word	0xe000ed88

08006c38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006c38:	b480      	push	{r7}
 8006c3a:	b085      	sub	sp, #20
 8006c3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006c3e:	f3ef 8305 	mrs	r3, IPSR
 8006c42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2b0f      	cmp	r3, #15
 8006c48:	d915      	bls.n	8006c76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006c4a:	4a18      	ldr	r2, [pc, #96]	@ (8006cac <vPortValidateInterruptPriority+0x74>)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	4413      	add	r3, r2
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006c54:	4b16      	ldr	r3, [pc, #88]	@ (8006cb0 <vPortValidateInterruptPriority+0x78>)
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	7afa      	ldrb	r2, [r7, #11]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d20b      	bcs.n	8006c76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c62:	f383 8811 	msr	BASEPRI, r3
 8006c66:	f3bf 8f6f 	isb	sy
 8006c6a:	f3bf 8f4f 	dsb	sy
 8006c6e:	607b      	str	r3, [r7, #4]
}
 8006c70:	bf00      	nop
 8006c72:	bf00      	nop
 8006c74:	e7fd      	b.n	8006c72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006c76:	4b0f      	ldr	r3, [pc, #60]	@ (8006cb4 <vPortValidateInterruptPriority+0x7c>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8006cb8 <vPortValidateInterruptPriority+0x80>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d90b      	bls.n	8006c9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8a:	f383 8811 	msr	BASEPRI, r3
 8006c8e:	f3bf 8f6f 	isb	sy
 8006c92:	f3bf 8f4f 	dsb	sy
 8006c96:	603b      	str	r3, [r7, #0]
}
 8006c98:	bf00      	nop
 8006c9a:	bf00      	nop
 8006c9c:	e7fd      	b.n	8006c9a <vPortValidateInterruptPriority+0x62>
	}
 8006c9e:	bf00      	nop
 8006ca0:	3714      	adds	r7, #20
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	e000e3f0 	.word	0xe000e3f0
 8006cb0:	20000f5c 	.word	0x20000f5c
 8006cb4:	e000ed0c 	.word	0xe000ed0c
 8006cb8:	20000f60 	.word	0x20000f60

08006cbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b08a      	sub	sp, #40	@ 0x28
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006cc8:	f7fe fd78 	bl	80057bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006ccc:	4b5c      	ldr	r3, [pc, #368]	@ (8006e40 <pvPortMalloc+0x184>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d101      	bne.n	8006cd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006cd4:	f000 f924 	bl	8006f20 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006cd8:	4b5a      	ldr	r3, [pc, #360]	@ (8006e44 <pvPortMalloc+0x188>)
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4013      	ands	r3, r2
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f040 8095 	bne.w	8006e10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d01e      	beq.n	8006d2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006cec:	2208      	movs	r2, #8
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4413      	add	r3, r2
 8006cf2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f003 0307 	and.w	r3, r3, #7
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d015      	beq.n	8006d2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f023 0307 	bic.w	r3, r3, #7
 8006d04:	3308      	adds	r3, #8
 8006d06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f003 0307 	and.w	r3, r3, #7
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00b      	beq.n	8006d2a <pvPortMalloc+0x6e>
	__asm volatile
 8006d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d16:	f383 8811 	msr	BASEPRI, r3
 8006d1a:	f3bf 8f6f 	isb	sy
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	617b      	str	r3, [r7, #20]
}
 8006d24:	bf00      	nop
 8006d26:	bf00      	nop
 8006d28:	e7fd      	b.n	8006d26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d06f      	beq.n	8006e10 <pvPortMalloc+0x154>
 8006d30:	4b45      	ldr	r3, [pc, #276]	@ (8006e48 <pvPortMalloc+0x18c>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d86a      	bhi.n	8006e10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d3a:	4b44      	ldr	r3, [pc, #272]	@ (8006e4c <pvPortMalloc+0x190>)
 8006d3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d3e:	4b43      	ldr	r3, [pc, #268]	@ (8006e4c <pvPortMalloc+0x190>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d44:	e004      	b.n	8006d50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d903      	bls.n	8006d62 <pvPortMalloc+0xa6>
 8006d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1f1      	bne.n	8006d46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006d62:	4b37      	ldr	r3, [pc, #220]	@ (8006e40 <pvPortMalloc+0x184>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d051      	beq.n	8006e10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006d6c:	6a3b      	ldr	r3, [r7, #32]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2208      	movs	r2, #8
 8006d72:	4413      	add	r3, r2
 8006d74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	6a3b      	ldr	r3, [r7, #32]
 8006d7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d80:	685a      	ldr	r2, [r3, #4]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	1ad2      	subs	r2, r2, r3
 8006d86:	2308      	movs	r3, #8
 8006d88:	005b      	lsls	r3, r3, #1
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d920      	bls.n	8006dd0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4413      	add	r3, r2
 8006d94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d96:	69bb      	ldr	r3, [r7, #24]
 8006d98:	f003 0307 	and.w	r3, r3, #7
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d00b      	beq.n	8006db8 <pvPortMalloc+0xfc>
	__asm volatile
 8006da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da4:	f383 8811 	msr	BASEPRI, r3
 8006da8:	f3bf 8f6f 	isb	sy
 8006dac:	f3bf 8f4f 	dsb	sy
 8006db0:	613b      	str	r3, [r7, #16]
}
 8006db2:	bf00      	nop
 8006db4:	bf00      	nop
 8006db6:	e7fd      	b.n	8006db4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	1ad2      	subs	r2, r2, r3
 8006dc0:	69bb      	ldr	r3, [r7, #24]
 8006dc2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006dca:	69b8      	ldr	r0, [r7, #24]
 8006dcc:	f000 f90a 	bl	8006fe4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8006e48 <pvPortMalloc+0x18c>)
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	1ad3      	subs	r3, r2, r3
 8006dda:	4a1b      	ldr	r2, [pc, #108]	@ (8006e48 <pvPortMalloc+0x18c>)
 8006ddc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006dde:	4b1a      	ldr	r3, [pc, #104]	@ (8006e48 <pvPortMalloc+0x18c>)
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	4b1b      	ldr	r3, [pc, #108]	@ (8006e50 <pvPortMalloc+0x194>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d203      	bcs.n	8006df2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006dea:	4b17      	ldr	r3, [pc, #92]	@ (8006e48 <pvPortMalloc+0x18c>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a18      	ldr	r2, [pc, #96]	@ (8006e50 <pvPortMalloc+0x194>)
 8006df0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df4:	685a      	ldr	r2, [r3, #4]
 8006df6:	4b13      	ldr	r3, [pc, #76]	@ (8006e44 <pvPortMalloc+0x188>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	431a      	orrs	r2, r3
 8006dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e02:	2200      	movs	r2, #0
 8006e04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e06:	4b13      	ldr	r3, [pc, #76]	@ (8006e54 <pvPortMalloc+0x198>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	4a11      	ldr	r2, [pc, #68]	@ (8006e54 <pvPortMalloc+0x198>)
 8006e0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e10:	f7fe fce2 	bl	80057d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	f003 0307 	and.w	r3, r3, #7
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d00b      	beq.n	8006e36 <pvPortMalloc+0x17a>
	__asm volatile
 8006e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e22:	f383 8811 	msr	BASEPRI, r3
 8006e26:	f3bf 8f6f 	isb	sy
 8006e2a:	f3bf 8f4f 	dsb	sy
 8006e2e:	60fb      	str	r3, [r7, #12]
}
 8006e30:	bf00      	nop
 8006e32:	bf00      	nop
 8006e34:	e7fd      	b.n	8006e32 <pvPortMalloc+0x176>
	return pvReturn;
 8006e36:	69fb      	ldr	r3, [r7, #28]
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3728      	adds	r7, #40	@ 0x28
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}
 8006e40:	20004b6c 	.word	0x20004b6c
 8006e44:	20004b80 	.word	0x20004b80
 8006e48:	20004b70 	.word	0x20004b70
 8006e4c:	20004b64 	.word	0x20004b64
 8006e50:	20004b74 	.word	0x20004b74
 8006e54:	20004b78 	.word	0x20004b78

08006e58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b086      	sub	sp, #24
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d04f      	beq.n	8006f0a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006e6a:	2308      	movs	r3, #8
 8006e6c:	425b      	negs	r3, r3
 8006e6e:	697a      	ldr	r2, [r7, #20]
 8006e70:	4413      	add	r3, r2
 8006e72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	685a      	ldr	r2, [r3, #4]
 8006e7c:	4b25      	ldr	r3, [pc, #148]	@ (8006f14 <vPortFree+0xbc>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4013      	ands	r3, r2
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d10b      	bne.n	8006e9e <vPortFree+0x46>
	__asm volatile
 8006e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e8a:	f383 8811 	msr	BASEPRI, r3
 8006e8e:	f3bf 8f6f 	isb	sy
 8006e92:	f3bf 8f4f 	dsb	sy
 8006e96:	60fb      	str	r3, [r7, #12]
}
 8006e98:	bf00      	nop
 8006e9a:	bf00      	nop
 8006e9c:	e7fd      	b.n	8006e9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00b      	beq.n	8006ebe <vPortFree+0x66>
	__asm volatile
 8006ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eaa:	f383 8811 	msr	BASEPRI, r3
 8006eae:	f3bf 8f6f 	isb	sy
 8006eb2:	f3bf 8f4f 	dsb	sy
 8006eb6:	60bb      	str	r3, [r7, #8]
}
 8006eb8:	bf00      	nop
 8006eba:	bf00      	nop
 8006ebc:	e7fd      	b.n	8006eba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	685a      	ldr	r2, [r3, #4]
 8006ec2:	4b14      	ldr	r3, [pc, #80]	@ (8006f14 <vPortFree+0xbc>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4013      	ands	r3, r2
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d01e      	beq.n	8006f0a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d11a      	bne.n	8006f0a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	685a      	ldr	r2, [r3, #4]
 8006ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8006f14 <vPortFree+0xbc>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	43db      	mvns	r3, r3
 8006ede:	401a      	ands	r2, r3
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ee4:	f7fe fc6a 	bl	80057bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	685a      	ldr	r2, [r3, #4]
 8006eec:	4b0a      	ldr	r3, [pc, #40]	@ (8006f18 <vPortFree+0xc0>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4413      	add	r3, r2
 8006ef2:	4a09      	ldr	r2, [pc, #36]	@ (8006f18 <vPortFree+0xc0>)
 8006ef4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006ef6:	6938      	ldr	r0, [r7, #16]
 8006ef8:	f000 f874 	bl	8006fe4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006efc:	4b07      	ldr	r3, [pc, #28]	@ (8006f1c <vPortFree+0xc4>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	3301      	adds	r3, #1
 8006f02:	4a06      	ldr	r2, [pc, #24]	@ (8006f1c <vPortFree+0xc4>)
 8006f04:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f06:	f7fe fc67 	bl	80057d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f0a:	bf00      	nop
 8006f0c:	3718      	adds	r7, #24
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	20004b80 	.word	0x20004b80
 8006f18:	20004b70 	.word	0x20004b70
 8006f1c:	20004b7c 	.word	0x20004b7c

08006f20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f20:	b480      	push	{r7}
 8006f22:	b085      	sub	sp, #20
 8006f24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f26:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006f2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f2c:	4b27      	ldr	r3, [pc, #156]	@ (8006fcc <prvHeapInit+0xac>)
 8006f2e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f003 0307 	and.w	r3, r3, #7
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00c      	beq.n	8006f54 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	3307      	adds	r3, #7
 8006f3e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f023 0307 	bic.w	r3, r3, #7
 8006f46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f48:	68ba      	ldr	r2, [r7, #8]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	1ad3      	subs	r3, r2, r3
 8006f4e:	4a1f      	ldr	r2, [pc, #124]	@ (8006fcc <prvHeapInit+0xac>)
 8006f50:	4413      	add	r3, r2
 8006f52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f58:	4a1d      	ldr	r2, [pc, #116]	@ (8006fd0 <prvHeapInit+0xb0>)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8006fd0 <prvHeapInit+0xb0>)
 8006f60:	2200      	movs	r2, #0
 8006f62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	68ba      	ldr	r2, [r7, #8]
 8006f68:	4413      	add	r3, r2
 8006f6a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006f6c:	2208      	movs	r2, #8
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	1a9b      	subs	r3, r3, r2
 8006f72:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f023 0307 	bic.w	r3, r3, #7
 8006f7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	4a15      	ldr	r2, [pc, #84]	@ (8006fd4 <prvHeapInit+0xb4>)
 8006f80:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006f82:	4b14      	ldr	r3, [pc, #80]	@ (8006fd4 <prvHeapInit+0xb4>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	2200      	movs	r2, #0
 8006f88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006f8a:	4b12      	ldr	r3, [pc, #72]	@ (8006fd4 <prvHeapInit+0xb4>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	1ad2      	subs	r2, r2, r3
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8006fd4 <prvHeapInit+0xb4>)
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	4a0a      	ldr	r2, [pc, #40]	@ (8006fd8 <prvHeapInit+0xb8>)
 8006fae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	4a09      	ldr	r2, [pc, #36]	@ (8006fdc <prvHeapInit+0xbc>)
 8006fb6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006fb8:	4b09      	ldr	r3, [pc, #36]	@ (8006fe0 <prvHeapInit+0xc0>)
 8006fba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006fbe:	601a      	str	r2, [r3, #0]
}
 8006fc0:	bf00      	nop
 8006fc2:	3714      	adds	r7, #20
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr
 8006fcc:	20000f64 	.word	0x20000f64
 8006fd0:	20004b64 	.word	0x20004b64
 8006fd4:	20004b6c 	.word	0x20004b6c
 8006fd8:	20004b74 	.word	0x20004b74
 8006fdc:	20004b70 	.word	0x20004b70
 8006fe0:	20004b80 	.word	0x20004b80

08006fe4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006fec:	4b28      	ldr	r3, [pc, #160]	@ (8007090 <prvInsertBlockIntoFreeList+0xac>)
 8006fee:	60fb      	str	r3, [r7, #12]
 8006ff0:	e002      	b.n	8006ff8 <prvInsertBlockIntoFreeList+0x14>
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	60fb      	str	r3, [r7, #12]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d8f7      	bhi.n	8006ff2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	68ba      	ldr	r2, [r7, #8]
 800700c:	4413      	add	r3, r2
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	429a      	cmp	r2, r3
 8007012:	d108      	bne.n	8007026 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	685a      	ldr	r2, [r3, #4]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	441a      	add	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	68ba      	ldr	r2, [r7, #8]
 8007030:	441a      	add	r2, r3
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	429a      	cmp	r2, r3
 8007038:	d118      	bne.n	800706c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	4b15      	ldr	r3, [pc, #84]	@ (8007094 <prvInsertBlockIntoFreeList+0xb0>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	429a      	cmp	r2, r3
 8007044:	d00d      	beq.n	8007062 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	685a      	ldr	r2, [r3, #4]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	441a      	add	r2, r3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	601a      	str	r2, [r3, #0]
 8007060:	e008      	b.n	8007074 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007062:	4b0c      	ldr	r3, [pc, #48]	@ (8007094 <prvInsertBlockIntoFreeList+0xb0>)
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	601a      	str	r2, [r3, #0]
 800706a:	e003      	b.n	8007074 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007074:	68fa      	ldr	r2, [r7, #12]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	429a      	cmp	r2, r3
 800707a:	d002      	beq.n	8007082 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007082:	bf00      	nop
 8007084:	3714      	adds	r7, #20
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	20004b64 	.word	0x20004b64
 8007094:	20004b6c 	.word	0x20004b6c

08007098 <std>:
 8007098:	2300      	movs	r3, #0
 800709a:	b510      	push	{r4, lr}
 800709c:	4604      	mov	r4, r0
 800709e:	e9c0 3300 	strd	r3, r3, [r0]
 80070a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070a6:	6083      	str	r3, [r0, #8]
 80070a8:	8181      	strh	r1, [r0, #12]
 80070aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80070ac:	81c2      	strh	r2, [r0, #14]
 80070ae:	6183      	str	r3, [r0, #24]
 80070b0:	4619      	mov	r1, r3
 80070b2:	2208      	movs	r2, #8
 80070b4:	305c      	adds	r0, #92	@ 0x5c
 80070b6:	f000 fa09 	bl	80074cc <memset>
 80070ba:	4b0d      	ldr	r3, [pc, #52]	@ (80070f0 <std+0x58>)
 80070bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80070be:	4b0d      	ldr	r3, [pc, #52]	@ (80070f4 <std+0x5c>)
 80070c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80070c2:	4b0d      	ldr	r3, [pc, #52]	@ (80070f8 <std+0x60>)
 80070c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80070c6:	4b0d      	ldr	r3, [pc, #52]	@ (80070fc <std+0x64>)
 80070c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80070ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007100 <std+0x68>)
 80070cc:	6224      	str	r4, [r4, #32]
 80070ce:	429c      	cmp	r4, r3
 80070d0:	d006      	beq.n	80070e0 <std+0x48>
 80070d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80070d6:	4294      	cmp	r4, r2
 80070d8:	d002      	beq.n	80070e0 <std+0x48>
 80070da:	33d0      	adds	r3, #208	@ 0xd0
 80070dc:	429c      	cmp	r4, r3
 80070de:	d105      	bne.n	80070ec <std+0x54>
 80070e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80070e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070e8:	f000 bac6 	b.w	8007678 <__retarget_lock_init_recursive>
 80070ec:	bd10      	pop	{r4, pc}
 80070ee:	bf00      	nop
 80070f0:	080072fd 	.word	0x080072fd
 80070f4:	0800731f 	.word	0x0800731f
 80070f8:	08007357 	.word	0x08007357
 80070fc:	0800737b 	.word	0x0800737b
 8007100:	20004b84 	.word	0x20004b84

08007104 <stdio_exit_handler>:
 8007104:	4a02      	ldr	r2, [pc, #8]	@ (8007110 <stdio_exit_handler+0xc>)
 8007106:	4903      	ldr	r1, [pc, #12]	@ (8007114 <stdio_exit_handler+0x10>)
 8007108:	4803      	ldr	r0, [pc, #12]	@ (8007118 <stdio_exit_handler+0x14>)
 800710a:	f000 b869 	b.w	80071e0 <_fwalk_sglue>
 800710e:	bf00      	nop
 8007110:	20000010 	.word	0x20000010
 8007114:	08007f31 	.word	0x08007f31
 8007118:	20000020 	.word	0x20000020

0800711c <cleanup_stdio>:
 800711c:	6841      	ldr	r1, [r0, #4]
 800711e:	4b0c      	ldr	r3, [pc, #48]	@ (8007150 <cleanup_stdio+0x34>)
 8007120:	4299      	cmp	r1, r3
 8007122:	b510      	push	{r4, lr}
 8007124:	4604      	mov	r4, r0
 8007126:	d001      	beq.n	800712c <cleanup_stdio+0x10>
 8007128:	f000 ff02 	bl	8007f30 <_fflush_r>
 800712c:	68a1      	ldr	r1, [r4, #8]
 800712e:	4b09      	ldr	r3, [pc, #36]	@ (8007154 <cleanup_stdio+0x38>)
 8007130:	4299      	cmp	r1, r3
 8007132:	d002      	beq.n	800713a <cleanup_stdio+0x1e>
 8007134:	4620      	mov	r0, r4
 8007136:	f000 fefb 	bl	8007f30 <_fflush_r>
 800713a:	68e1      	ldr	r1, [r4, #12]
 800713c:	4b06      	ldr	r3, [pc, #24]	@ (8007158 <cleanup_stdio+0x3c>)
 800713e:	4299      	cmp	r1, r3
 8007140:	d004      	beq.n	800714c <cleanup_stdio+0x30>
 8007142:	4620      	mov	r0, r4
 8007144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007148:	f000 bef2 	b.w	8007f30 <_fflush_r>
 800714c:	bd10      	pop	{r4, pc}
 800714e:	bf00      	nop
 8007150:	20004b84 	.word	0x20004b84
 8007154:	20004bec 	.word	0x20004bec
 8007158:	20004c54 	.word	0x20004c54

0800715c <global_stdio_init.part.0>:
 800715c:	b510      	push	{r4, lr}
 800715e:	4b0b      	ldr	r3, [pc, #44]	@ (800718c <global_stdio_init.part.0+0x30>)
 8007160:	4c0b      	ldr	r4, [pc, #44]	@ (8007190 <global_stdio_init.part.0+0x34>)
 8007162:	4a0c      	ldr	r2, [pc, #48]	@ (8007194 <global_stdio_init.part.0+0x38>)
 8007164:	601a      	str	r2, [r3, #0]
 8007166:	4620      	mov	r0, r4
 8007168:	2200      	movs	r2, #0
 800716a:	2104      	movs	r1, #4
 800716c:	f7ff ff94 	bl	8007098 <std>
 8007170:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007174:	2201      	movs	r2, #1
 8007176:	2109      	movs	r1, #9
 8007178:	f7ff ff8e 	bl	8007098 <std>
 800717c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007180:	2202      	movs	r2, #2
 8007182:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007186:	2112      	movs	r1, #18
 8007188:	f7ff bf86 	b.w	8007098 <std>
 800718c:	20004cbc 	.word	0x20004cbc
 8007190:	20004b84 	.word	0x20004b84
 8007194:	08007105 	.word	0x08007105

08007198 <__sfp_lock_acquire>:
 8007198:	4801      	ldr	r0, [pc, #4]	@ (80071a0 <__sfp_lock_acquire+0x8>)
 800719a:	f000 ba6e 	b.w	800767a <__retarget_lock_acquire_recursive>
 800719e:	bf00      	nop
 80071a0:	20004cc5 	.word	0x20004cc5

080071a4 <__sfp_lock_release>:
 80071a4:	4801      	ldr	r0, [pc, #4]	@ (80071ac <__sfp_lock_release+0x8>)
 80071a6:	f000 ba69 	b.w	800767c <__retarget_lock_release_recursive>
 80071aa:	bf00      	nop
 80071ac:	20004cc5 	.word	0x20004cc5

080071b0 <__sinit>:
 80071b0:	b510      	push	{r4, lr}
 80071b2:	4604      	mov	r4, r0
 80071b4:	f7ff fff0 	bl	8007198 <__sfp_lock_acquire>
 80071b8:	6a23      	ldr	r3, [r4, #32]
 80071ba:	b11b      	cbz	r3, 80071c4 <__sinit+0x14>
 80071bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071c0:	f7ff bff0 	b.w	80071a4 <__sfp_lock_release>
 80071c4:	4b04      	ldr	r3, [pc, #16]	@ (80071d8 <__sinit+0x28>)
 80071c6:	6223      	str	r3, [r4, #32]
 80071c8:	4b04      	ldr	r3, [pc, #16]	@ (80071dc <__sinit+0x2c>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d1f5      	bne.n	80071bc <__sinit+0xc>
 80071d0:	f7ff ffc4 	bl	800715c <global_stdio_init.part.0>
 80071d4:	e7f2      	b.n	80071bc <__sinit+0xc>
 80071d6:	bf00      	nop
 80071d8:	0800711d 	.word	0x0800711d
 80071dc:	20004cbc 	.word	0x20004cbc

080071e0 <_fwalk_sglue>:
 80071e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071e4:	4607      	mov	r7, r0
 80071e6:	4688      	mov	r8, r1
 80071e8:	4614      	mov	r4, r2
 80071ea:	2600      	movs	r6, #0
 80071ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071f0:	f1b9 0901 	subs.w	r9, r9, #1
 80071f4:	d505      	bpl.n	8007202 <_fwalk_sglue+0x22>
 80071f6:	6824      	ldr	r4, [r4, #0]
 80071f8:	2c00      	cmp	r4, #0
 80071fa:	d1f7      	bne.n	80071ec <_fwalk_sglue+0xc>
 80071fc:	4630      	mov	r0, r6
 80071fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007202:	89ab      	ldrh	r3, [r5, #12]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d907      	bls.n	8007218 <_fwalk_sglue+0x38>
 8007208:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800720c:	3301      	adds	r3, #1
 800720e:	d003      	beq.n	8007218 <_fwalk_sglue+0x38>
 8007210:	4629      	mov	r1, r5
 8007212:	4638      	mov	r0, r7
 8007214:	47c0      	blx	r8
 8007216:	4306      	orrs	r6, r0
 8007218:	3568      	adds	r5, #104	@ 0x68
 800721a:	e7e9      	b.n	80071f0 <_fwalk_sglue+0x10>

0800721c <iprintf>:
 800721c:	b40f      	push	{r0, r1, r2, r3}
 800721e:	b507      	push	{r0, r1, r2, lr}
 8007220:	4906      	ldr	r1, [pc, #24]	@ (800723c <iprintf+0x20>)
 8007222:	ab04      	add	r3, sp, #16
 8007224:	6808      	ldr	r0, [r1, #0]
 8007226:	f853 2b04 	ldr.w	r2, [r3], #4
 800722a:	6881      	ldr	r1, [r0, #8]
 800722c:	9301      	str	r3, [sp, #4]
 800722e:	f000 fb57 	bl	80078e0 <_vfiprintf_r>
 8007232:	b003      	add	sp, #12
 8007234:	f85d eb04 	ldr.w	lr, [sp], #4
 8007238:	b004      	add	sp, #16
 800723a:	4770      	bx	lr
 800723c:	2000001c 	.word	0x2000001c

08007240 <_puts_r>:
 8007240:	6a03      	ldr	r3, [r0, #32]
 8007242:	b570      	push	{r4, r5, r6, lr}
 8007244:	6884      	ldr	r4, [r0, #8]
 8007246:	4605      	mov	r5, r0
 8007248:	460e      	mov	r6, r1
 800724a:	b90b      	cbnz	r3, 8007250 <_puts_r+0x10>
 800724c:	f7ff ffb0 	bl	80071b0 <__sinit>
 8007250:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007252:	07db      	lsls	r3, r3, #31
 8007254:	d405      	bmi.n	8007262 <_puts_r+0x22>
 8007256:	89a3      	ldrh	r3, [r4, #12]
 8007258:	0598      	lsls	r0, r3, #22
 800725a:	d402      	bmi.n	8007262 <_puts_r+0x22>
 800725c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800725e:	f000 fa0c 	bl	800767a <__retarget_lock_acquire_recursive>
 8007262:	89a3      	ldrh	r3, [r4, #12]
 8007264:	0719      	lsls	r1, r3, #28
 8007266:	d502      	bpl.n	800726e <_puts_r+0x2e>
 8007268:	6923      	ldr	r3, [r4, #16]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d135      	bne.n	80072da <_puts_r+0x9a>
 800726e:	4621      	mov	r1, r4
 8007270:	4628      	mov	r0, r5
 8007272:	f000 f8c5 	bl	8007400 <__swsetup_r>
 8007276:	b380      	cbz	r0, 80072da <_puts_r+0x9a>
 8007278:	f04f 35ff 	mov.w	r5, #4294967295
 800727c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800727e:	07da      	lsls	r2, r3, #31
 8007280:	d405      	bmi.n	800728e <_puts_r+0x4e>
 8007282:	89a3      	ldrh	r3, [r4, #12]
 8007284:	059b      	lsls	r3, r3, #22
 8007286:	d402      	bmi.n	800728e <_puts_r+0x4e>
 8007288:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800728a:	f000 f9f7 	bl	800767c <__retarget_lock_release_recursive>
 800728e:	4628      	mov	r0, r5
 8007290:	bd70      	pop	{r4, r5, r6, pc}
 8007292:	2b00      	cmp	r3, #0
 8007294:	da04      	bge.n	80072a0 <_puts_r+0x60>
 8007296:	69a2      	ldr	r2, [r4, #24]
 8007298:	429a      	cmp	r2, r3
 800729a:	dc17      	bgt.n	80072cc <_puts_r+0x8c>
 800729c:	290a      	cmp	r1, #10
 800729e:	d015      	beq.n	80072cc <_puts_r+0x8c>
 80072a0:	6823      	ldr	r3, [r4, #0]
 80072a2:	1c5a      	adds	r2, r3, #1
 80072a4:	6022      	str	r2, [r4, #0]
 80072a6:	7019      	strb	r1, [r3, #0]
 80072a8:	68a3      	ldr	r3, [r4, #8]
 80072aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80072ae:	3b01      	subs	r3, #1
 80072b0:	60a3      	str	r3, [r4, #8]
 80072b2:	2900      	cmp	r1, #0
 80072b4:	d1ed      	bne.n	8007292 <_puts_r+0x52>
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	da11      	bge.n	80072de <_puts_r+0x9e>
 80072ba:	4622      	mov	r2, r4
 80072bc:	210a      	movs	r1, #10
 80072be:	4628      	mov	r0, r5
 80072c0:	f000 f85f 	bl	8007382 <__swbuf_r>
 80072c4:	3001      	adds	r0, #1
 80072c6:	d0d7      	beq.n	8007278 <_puts_r+0x38>
 80072c8:	250a      	movs	r5, #10
 80072ca:	e7d7      	b.n	800727c <_puts_r+0x3c>
 80072cc:	4622      	mov	r2, r4
 80072ce:	4628      	mov	r0, r5
 80072d0:	f000 f857 	bl	8007382 <__swbuf_r>
 80072d4:	3001      	adds	r0, #1
 80072d6:	d1e7      	bne.n	80072a8 <_puts_r+0x68>
 80072d8:	e7ce      	b.n	8007278 <_puts_r+0x38>
 80072da:	3e01      	subs	r6, #1
 80072dc:	e7e4      	b.n	80072a8 <_puts_r+0x68>
 80072de:	6823      	ldr	r3, [r4, #0]
 80072e0:	1c5a      	adds	r2, r3, #1
 80072e2:	6022      	str	r2, [r4, #0]
 80072e4:	220a      	movs	r2, #10
 80072e6:	701a      	strb	r2, [r3, #0]
 80072e8:	e7ee      	b.n	80072c8 <_puts_r+0x88>
	...

080072ec <puts>:
 80072ec:	4b02      	ldr	r3, [pc, #8]	@ (80072f8 <puts+0xc>)
 80072ee:	4601      	mov	r1, r0
 80072f0:	6818      	ldr	r0, [r3, #0]
 80072f2:	f7ff bfa5 	b.w	8007240 <_puts_r>
 80072f6:	bf00      	nop
 80072f8:	2000001c 	.word	0x2000001c

080072fc <__sread>:
 80072fc:	b510      	push	{r4, lr}
 80072fe:	460c      	mov	r4, r1
 8007300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007304:	f000 f96a 	bl	80075dc <_read_r>
 8007308:	2800      	cmp	r0, #0
 800730a:	bfab      	itete	ge
 800730c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800730e:	89a3      	ldrhlt	r3, [r4, #12]
 8007310:	181b      	addge	r3, r3, r0
 8007312:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007316:	bfac      	ite	ge
 8007318:	6563      	strge	r3, [r4, #84]	@ 0x54
 800731a:	81a3      	strhlt	r3, [r4, #12]
 800731c:	bd10      	pop	{r4, pc}

0800731e <__swrite>:
 800731e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007322:	461f      	mov	r7, r3
 8007324:	898b      	ldrh	r3, [r1, #12]
 8007326:	05db      	lsls	r3, r3, #23
 8007328:	4605      	mov	r5, r0
 800732a:	460c      	mov	r4, r1
 800732c:	4616      	mov	r6, r2
 800732e:	d505      	bpl.n	800733c <__swrite+0x1e>
 8007330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007334:	2302      	movs	r3, #2
 8007336:	2200      	movs	r2, #0
 8007338:	f000 f93e 	bl	80075b8 <_lseek_r>
 800733c:	89a3      	ldrh	r3, [r4, #12]
 800733e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007342:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007346:	81a3      	strh	r3, [r4, #12]
 8007348:	4632      	mov	r2, r6
 800734a:	463b      	mov	r3, r7
 800734c:	4628      	mov	r0, r5
 800734e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007352:	f000 b955 	b.w	8007600 <_write_r>

08007356 <__sseek>:
 8007356:	b510      	push	{r4, lr}
 8007358:	460c      	mov	r4, r1
 800735a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800735e:	f000 f92b 	bl	80075b8 <_lseek_r>
 8007362:	1c43      	adds	r3, r0, #1
 8007364:	89a3      	ldrh	r3, [r4, #12]
 8007366:	bf15      	itete	ne
 8007368:	6560      	strne	r0, [r4, #84]	@ 0x54
 800736a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800736e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007372:	81a3      	strheq	r3, [r4, #12]
 8007374:	bf18      	it	ne
 8007376:	81a3      	strhne	r3, [r4, #12]
 8007378:	bd10      	pop	{r4, pc}

0800737a <__sclose>:
 800737a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800737e:	f000 b8ad 	b.w	80074dc <_close_r>

08007382 <__swbuf_r>:
 8007382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007384:	460e      	mov	r6, r1
 8007386:	4614      	mov	r4, r2
 8007388:	4605      	mov	r5, r0
 800738a:	b118      	cbz	r0, 8007394 <__swbuf_r+0x12>
 800738c:	6a03      	ldr	r3, [r0, #32]
 800738e:	b90b      	cbnz	r3, 8007394 <__swbuf_r+0x12>
 8007390:	f7ff ff0e 	bl	80071b0 <__sinit>
 8007394:	69a3      	ldr	r3, [r4, #24]
 8007396:	60a3      	str	r3, [r4, #8]
 8007398:	89a3      	ldrh	r3, [r4, #12]
 800739a:	071a      	lsls	r2, r3, #28
 800739c:	d501      	bpl.n	80073a2 <__swbuf_r+0x20>
 800739e:	6923      	ldr	r3, [r4, #16]
 80073a0:	b943      	cbnz	r3, 80073b4 <__swbuf_r+0x32>
 80073a2:	4621      	mov	r1, r4
 80073a4:	4628      	mov	r0, r5
 80073a6:	f000 f82b 	bl	8007400 <__swsetup_r>
 80073aa:	b118      	cbz	r0, 80073b4 <__swbuf_r+0x32>
 80073ac:	f04f 37ff 	mov.w	r7, #4294967295
 80073b0:	4638      	mov	r0, r7
 80073b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073b4:	6823      	ldr	r3, [r4, #0]
 80073b6:	6922      	ldr	r2, [r4, #16]
 80073b8:	1a98      	subs	r0, r3, r2
 80073ba:	6963      	ldr	r3, [r4, #20]
 80073bc:	b2f6      	uxtb	r6, r6
 80073be:	4283      	cmp	r3, r0
 80073c0:	4637      	mov	r7, r6
 80073c2:	dc05      	bgt.n	80073d0 <__swbuf_r+0x4e>
 80073c4:	4621      	mov	r1, r4
 80073c6:	4628      	mov	r0, r5
 80073c8:	f000 fdb2 	bl	8007f30 <_fflush_r>
 80073cc:	2800      	cmp	r0, #0
 80073ce:	d1ed      	bne.n	80073ac <__swbuf_r+0x2a>
 80073d0:	68a3      	ldr	r3, [r4, #8]
 80073d2:	3b01      	subs	r3, #1
 80073d4:	60a3      	str	r3, [r4, #8]
 80073d6:	6823      	ldr	r3, [r4, #0]
 80073d8:	1c5a      	adds	r2, r3, #1
 80073da:	6022      	str	r2, [r4, #0]
 80073dc:	701e      	strb	r6, [r3, #0]
 80073de:	6962      	ldr	r2, [r4, #20]
 80073e0:	1c43      	adds	r3, r0, #1
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d004      	beq.n	80073f0 <__swbuf_r+0x6e>
 80073e6:	89a3      	ldrh	r3, [r4, #12]
 80073e8:	07db      	lsls	r3, r3, #31
 80073ea:	d5e1      	bpl.n	80073b0 <__swbuf_r+0x2e>
 80073ec:	2e0a      	cmp	r6, #10
 80073ee:	d1df      	bne.n	80073b0 <__swbuf_r+0x2e>
 80073f0:	4621      	mov	r1, r4
 80073f2:	4628      	mov	r0, r5
 80073f4:	f000 fd9c 	bl	8007f30 <_fflush_r>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	d0d9      	beq.n	80073b0 <__swbuf_r+0x2e>
 80073fc:	e7d6      	b.n	80073ac <__swbuf_r+0x2a>
	...

08007400 <__swsetup_r>:
 8007400:	b538      	push	{r3, r4, r5, lr}
 8007402:	4b29      	ldr	r3, [pc, #164]	@ (80074a8 <__swsetup_r+0xa8>)
 8007404:	4605      	mov	r5, r0
 8007406:	6818      	ldr	r0, [r3, #0]
 8007408:	460c      	mov	r4, r1
 800740a:	b118      	cbz	r0, 8007414 <__swsetup_r+0x14>
 800740c:	6a03      	ldr	r3, [r0, #32]
 800740e:	b90b      	cbnz	r3, 8007414 <__swsetup_r+0x14>
 8007410:	f7ff fece 	bl	80071b0 <__sinit>
 8007414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007418:	0719      	lsls	r1, r3, #28
 800741a:	d422      	bmi.n	8007462 <__swsetup_r+0x62>
 800741c:	06da      	lsls	r2, r3, #27
 800741e:	d407      	bmi.n	8007430 <__swsetup_r+0x30>
 8007420:	2209      	movs	r2, #9
 8007422:	602a      	str	r2, [r5, #0]
 8007424:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007428:	81a3      	strh	r3, [r4, #12]
 800742a:	f04f 30ff 	mov.w	r0, #4294967295
 800742e:	e033      	b.n	8007498 <__swsetup_r+0x98>
 8007430:	0758      	lsls	r0, r3, #29
 8007432:	d512      	bpl.n	800745a <__swsetup_r+0x5a>
 8007434:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007436:	b141      	cbz	r1, 800744a <__swsetup_r+0x4a>
 8007438:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800743c:	4299      	cmp	r1, r3
 800743e:	d002      	beq.n	8007446 <__swsetup_r+0x46>
 8007440:	4628      	mov	r0, r5
 8007442:	f000 f92b 	bl	800769c <_free_r>
 8007446:	2300      	movs	r3, #0
 8007448:	6363      	str	r3, [r4, #52]	@ 0x34
 800744a:	89a3      	ldrh	r3, [r4, #12]
 800744c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007450:	81a3      	strh	r3, [r4, #12]
 8007452:	2300      	movs	r3, #0
 8007454:	6063      	str	r3, [r4, #4]
 8007456:	6923      	ldr	r3, [r4, #16]
 8007458:	6023      	str	r3, [r4, #0]
 800745a:	89a3      	ldrh	r3, [r4, #12]
 800745c:	f043 0308 	orr.w	r3, r3, #8
 8007460:	81a3      	strh	r3, [r4, #12]
 8007462:	6923      	ldr	r3, [r4, #16]
 8007464:	b94b      	cbnz	r3, 800747a <__swsetup_r+0x7a>
 8007466:	89a3      	ldrh	r3, [r4, #12]
 8007468:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800746c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007470:	d003      	beq.n	800747a <__swsetup_r+0x7a>
 8007472:	4621      	mov	r1, r4
 8007474:	4628      	mov	r0, r5
 8007476:	f000 fda9 	bl	8007fcc <__smakebuf_r>
 800747a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800747e:	f013 0201 	ands.w	r2, r3, #1
 8007482:	d00a      	beq.n	800749a <__swsetup_r+0x9a>
 8007484:	2200      	movs	r2, #0
 8007486:	60a2      	str	r2, [r4, #8]
 8007488:	6962      	ldr	r2, [r4, #20]
 800748a:	4252      	negs	r2, r2
 800748c:	61a2      	str	r2, [r4, #24]
 800748e:	6922      	ldr	r2, [r4, #16]
 8007490:	b942      	cbnz	r2, 80074a4 <__swsetup_r+0xa4>
 8007492:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007496:	d1c5      	bne.n	8007424 <__swsetup_r+0x24>
 8007498:	bd38      	pop	{r3, r4, r5, pc}
 800749a:	0799      	lsls	r1, r3, #30
 800749c:	bf58      	it	pl
 800749e:	6962      	ldrpl	r2, [r4, #20]
 80074a0:	60a2      	str	r2, [r4, #8]
 80074a2:	e7f4      	b.n	800748e <__swsetup_r+0x8e>
 80074a4:	2000      	movs	r0, #0
 80074a6:	e7f7      	b.n	8007498 <__swsetup_r+0x98>
 80074a8:	2000001c 	.word	0x2000001c

080074ac <memcmp>:
 80074ac:	b510      	push	{r4, lr}
 80074ae:	3901      	subs	r1, #1
 80074b0:	4402      	add	r2, r0
 80074b2:	4290      	cmp	r0, r2
 80074b4:	d101      	bne.n	80074ba <memcmp+0xe>
 80074b6:	2000      	movs	r0, #0
 80074b8:	e005      	b.n	80074c6 <memcmp+0x1a>
 80074ba:	7803      	ldrb	r3, [r0, #0]
 80074bc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80074c0:	42a3      	cmp	r3, r4
 80074c2:	d001      	beq.n	80074c8 <memcmp+0x1c>
 80074c4:	1b18      	subs	r0, r3, r4
 80074c6:	bd10      	pop	{r4, pc}
 80074c8:	3001      	adds	r0, #1
 80074ca:	e7f2      	b.n	80074b2 <memcmp+0x6>

080074cc <memset>:
 80074cc:	4402      	add	r2, r0
 80074ce:	4603      	mov	r3, r0
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d100      	bne.n	80074d6 <memset+0xa>
 80074d4:	4770      	bx	lr
 80074d6:	f803 1b01 	strb.w	r1, [r3], #1
 80074da:	e7f9      	b.n	80074d0 <memset+0x4>

080074dc <_close_r>:
 80074dc:	b538      	push	{r3, r4, r5, lr}
 80074de:	4d06      	ldr	r5, [pc, #24]	@ (80074f8 <_close_r+0x1c>)
 80074e0:	2300      	movs	r3, #0
 80074e2:	4604      	mov	r4, r0
 80074e4:	4608      	mov	r0, r1
 80074e6:	602b      	str	r3, [r5, #0]
 80074e8:	f7fa fc0f 	bl	8001d0a <_close>
 80074ec:	1c43      	adds	r3, r0, #1
 80074ee:	d102      	bne.n	80074f6 <_close_r+0x1a>
 80074f0:	682b      	ldr	r3, [r5, #0]
 80074f2:	b103      	cbz	r3, 80074f6 <_close_r+0x1a>
 80074f4:	6023      	str	r3, [r4, #0]
 80074f6:	bd38      	pop	{r3, r4, r5, pc}
 80074f8:	20004cc0 	.word	0x20004cc0

080074fc <_reclaim_reent>:
 80074fc:	4b2d      	ldr	r3, [pc, #180]	@ (80075b4 <_reclaim_reent+0xb8>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4283      	cmp	r3, r0
 8007502:	b570      	push	{r4, r5, r6, lr}
 8007504:	4604      	mov	r4, r0
 8007506:	d053      	beq.n	80075b0 <_reclaim_reent+0xb4>
 8007508:	69c3      	ldr	r3, [r0, #28]
 800750a:	b31b      	cbz	r3, 8007554 <_reclaim_reent+0x58>
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	b163      	cbz	r3, 800752a <_reclaim_reent+0x2e>
 8007510:	2500      	movs	r5, #0
 8007512:	69e3      	ldr	r3, [r4, #28]
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	5959      	ldr	r1, [r3, r5]
 8007518:	b9b1      	cbnz	r1, 8007548 <_reclaim_reent+0x4c>
 800751a:	3504      	adds	r5, #4
 800751c:	2d80      	cmp	r5, #128	@ 0x80
 800751e:	d1f8      	bne.n	8007512 <_reclaim_reent+0x16>
 8007520:	69e3      	ldr	r3, [r4, #28]
 8007522:	4620      	mov	r0, r4
 8007524:	68d9      	ldr	r1, [r3, #12]
 8007526:	f000 f8b9 	bl	800769c <_free_r>
 800752a:	69e3      	ldr	r3, [r4, #28]
 800752c:	6819      	ldr	r1, [r3, #0]
 800752e:	b111      	cbz	r1, 8007536 <_reclaim_reent+0x3a>
 8007530:	4620      	mov	r0, r4
 8007532:	f000 f8b3 	bl	800769c <_free_r>
 8007536:	69e3      	ldr	r3, [r4, #28]
 8007538:	689d      	ldr	r5, [r3, #8]
 800753a:	b15d      	cbz	r5, 8007554 <_reclaim_reent+0x58>
 800753c:	4629      	mov	r1, r5
 800753e:	4620      	mov	r0, r4
 8007540:	682d      	ldr	r5, [r5, #0]
 8007542:	f000 f8ab 	bl	800769c <_free_r>
 8007546:	e7f8      	b.n	800753a <_reclaim_reent+0x3e>
 8007548:	680e      	ldr	r6, [r1, #0]
 800754a:	4620      	mov	r0, r4
 800754c:	f000 f8a6 	bl	800769c <_free_r>
 8007550:	4631      	mov	r1, r6
 8007552:	e7e1      	b.n	8007518 <_reclaim_reent+0x1c>
 8007554:	6961      	ldr	r1, [r4, #20]
 8007556:	b111      	cbz	r1, 800755e <_reclaim_reent+0x62>
 8007558:	4620      	mov	r0, r4
 800755a:	f000 f89f 	bl	800769c <_free_r>
 800755e:	69e1      	ldr	r1, [r4, #28]
 8007560:	b111      	cbz	r1, 8007568 <_reclaim_reent+0x6c>
 8007562:	4620      	mov	r0, r4
 8007564:	f000 f89a 	bl	800769c <_free_r>
 8007568:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800756a:	b111      	cbz	r1, 8007572 <_reclaim_reent+0x76>
 800756c:	4620      	mov	r0, r4
 800756e:	f000 f895 	bl	800769c <_free_r>
 8007572:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007574:	b111      	cbz	r1, 800757c <_reclaim_reent+0x80>
 8007576:	4620      	mov	r0, r4
 8007578:	f000 f890 	bl	800769c <_free_r>
 800757c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800757e:	b111      	cbz	r1, 8007586 <_reclaim_reent+0x8a>
 8007580:	4620      	mov	r0, r4
 8007582:	f000 f88b 	bl	800769c <_free_r>
 8007586:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007588:	b111      	cbz	r1, 8007590 <_reclaim_reent+0x94>
 800758a:	4620      	mov	r0, r4
 800758c:	f000 f886 	bl	800769c <_free_r>
 8007590:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007592:	b111      	cbz	r1, 800759a <_reclaim_reent+0x9e>
 8007594:	4620      	mov	r0, r4
 8007596:	f000 f881 	bl	800769c <_free_r>
 800759a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800759c:	b111      	cbz	r1, 80075a4 <_reclaim_reent+0xa8>
 800759e:	4620      	mov	r0, r4
 80075a0:	f000 f87c 	bl	800769c <_free_r>
 80075a4:	6a23      	ldr	r3, [r4, #32]
 80075a6:	b11b      	cbz	r3, 80075b0 <_reclaim_reent+0xb4>
 80075a8:	4620      	mov	r0, r4
 80075aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80075ae:	4718      	bx	r3
 80075b0:	bd70      	pop	{r4, r5, r6, pc}
 80075b2:	bf00      	nop
 80075b4:	2000001c 	.word	0x2000001c

080075b8 <_lseek_r>:
 80075b8:	b538      	push	{r3, r4, r5, lr}
 80075ba:	4d07      	ldr	r5, [pc, #28]	@ (80075d8 <_lseek_r+0x20>)
 80075bc:	4604      	mov	r4, r0
 80075be:	4608      	mov	r0, r1
 80075c0:	4611      	mov	r1, r2
 80075c2:	2200      	movs	r2, #0
 80075c4:	602a      	str	r2, [r5, #0]
 80075c6:	461a      	mov	r2, r3
 80075c8:	f7fa fbc6 	bl	8001d58 <_lseek>
 80075cc:	1c43      	adds	r3, r0, #1
 80075ce:	d102      	bne.n	80075d6 <_lseek_r+0x1e>
 80075d0:	682b      	ldr	r3, [r5, #0]
 80075d2:	b103      	cbz	r3, 80075d6 <_lseek_r+0x1e>
 80075d4:	6023      	str	r3, [r4, #0]
 80075d6:	bd38      	pop	{r3, r4, r5, pc}
 80075d8:	20004cc0 	.word	0x20004cc0

080075dc <_read_r>:
 80075dc:	b538      	push	{r3, r4, r5, lr}
 80075de:	4d07      	ldr	r5, [pc, #28]	@ (80075fc <_read_r+0x20>)
 80075e0:	4604      	mov	r4, r0
 80075e2:	4608      	mov	r0, r1
 80075e4:	4611      	mov	r1, r2
 80075e6:	2200      	movs	r2, #0
 80075e8:	602a      	str	r2, [r5, #0]
 80075ea:	461a      	mov	r2, r3
 80075ec:	f7fa fb70 	bl	8001cd0 <_read>
 80075f0:	1c43      	adds	r3, r0, #1
 80075f2:	d102      	bne.n	80075fa <_read_r+0x1e>
 80075f4:	682b      	ldr	r3, [r5, #0]
 80075f6:	b103      	cbz	r3, 80075fa <_read_r+0x1e>
 80075f8:	6023      	str	r3, [r4, #0]
 80075fa:	bd38      	pop	{r3, r4, r5, pc}
 80075fc:	20004cc0 	.word	0x20004cc0

08007600 <_write_r>:
 8007600:	b538      	push	{r3, r4, r5, lr}
 8007602:	4d07      	ldr	r5, [pc, #28]	@ (8007620 <_write_r+0x20>)
 8007604:	4604      	mov	r4, r0
 8007606:	4608      	mov	r0, r1
 8007608:	4611      	mov	r1, r2
 800760a:	2200      	movs	r2, #0
 800760c:	602a      	str	r2, [r5, #0]
 800760e:	461a      	mov	r2, r3
 8007610:	f7f9 fce2 	bl	8000fd8 <_write>
 8007614:	1c43      	adds	r3, r0, #1
 8007616:	d102      	bne.n	800761e <_write_r+0x1e>
 8007618:	682b      	ldr	r3, [r5, #0]
 800761a:	b103      	cbz	r3, 800761e <_write_r+0x1e>
 800761c:	6023      	str	r3, [r4, #0]
 800761e:	bd38      	pop	{r3, r4, r5, pc}
 8007620:	20004cc0 	.word	0x20004cc0

08007624 <__errno>:
 8007624:	4b01      	ldr	r3, [pc, #4]	@ (800762c <__errno+0x8>)
 8007626:	6818      	ldr	r0, [r3, #0]
 8007628:	4770      	bx	lr
 800762a:	bf00      	nop
 800762c:	2000001c 	.word	0x2000001c

08007630 <__libc_init_array>:
 8007630:	b570      	push	{r4, r5, r6, lr}
 8007632:	4d0d      	ldr	r5, [pc, #52]	@ (8007668 <__libc_init_array+0x38>)
 8007634:	4c0d      	ldr	r4, [pc, #52]	@ (800766c <__libc_init_array+0x3c>)
 8007636:	1b64      	subs	r4, r4, r5
 8007638:	10a4      	asrs	r4, r4, #2
 800763a:	2600      	movs	r6, #0
 800763c:	42a6      	cmp	r6, r4
 800763e:	d109      	bne.n	8007654 <__libc_init_array+0x24>
 8007640:	4d0b      	ldr	r5, [pc, #44]	@ (8007670 <__libc_init_array+0x40>)
 8007642:	4c0c      	ldr	r4, [pc, #48]	@ (8007674 <__libc_init_array+0x44>)
 8007644:	f000 fd30 	bl	80080a8 <_init>
 8007648:	1b64      	subs	r4, r4, r5
 800764a:	10a4      	asrs	r4, r4, #2
 800764c:	2600      	movs	r6, #0
 800764e:	42a6      	cmp	r6, r4
 8007650:	d105      	bne.n	800765e <__libc_init_array+0x2e>
 8007652:	bd70      	pop	{r4, r5, r6, pc}
 8007654:	f855 3b04 	ldr.w	r3, [r5], #4
 8007658:	4798      	blx	r3
 800765a:	3601      	adds	r6, #1
 800765c:	e7ee      	b.n	800763c <__libc_init_array+0xc>
 800765e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007662:	4798      	blx	r3
 8007664:	3601      	adds	r6, #1
 8007666:	e7f2      	b.n	800764e <__libc_init_array+0x1e>
 8007668:	080088f8 	.word	0x080088f8
 800766c:	080088f8 	.word	0x080088f8
 8007670:	080088f8 	.word	0x080088f8
 8007674:	080088fc 	.word	0x080088fc

08007678 <__retarget_lock_init_recursive>:
 8007678:	4770      	bx	lr

0800767a <__retarget_lock_acquire_recursive>:
 800767a:	4770      	bx	lr

0800767c <__retarget_lock_release_recursive>:
 800767c:	4770      	bx	lr

0800767e <memcpy>:
 800767e:	440a      	add	r2, r1
 8007680:	4291      	cmp	r1, r2
 8007682:	f100 33ff 	add.w	r3, r0, #4294967295
 8007686:	d100      	bne.n	800768a <memcpy+0xc>
 8007688:	4770      	bx	lr
 800768a:	b510      	push	{r4, lr}
 800768c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007690:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007694:	4291      	cmp	r1, r2
 8007696:	d1f9      	bne.n	800768c <memcpy+0xe>
 8007698:	bd10      	pop	{r4, pc}
	...

0800769c <_free_r>:
 800769c:	b538      	push	{r3, r4, r5, lr}
 800769e:	4605      	mov	r5, r0
 80076a0:	2900      	cmp	r1, #0
 80076a2:	d041      	beq.n	8007728 <_free_r+0x8c>
 80076a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076a8:	1f0c      	subs	r4, r1, #4
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	bfb8      	it	lt
 80076ae:	18e4      	addlt	r4, r4, r3
 80076b0:	f000 f8e0 	bl	8007874 <__malloc_lock>
 80076b4:	4a1d      	ldr	r2, [pc, #116]	@ (800772c <_free_r+0x90>)
 80076b6:	6813      	ldr	r3, [r2, #0]
 80076b8:	b933      	cbnz	r3, 80076c8 <_free_r+0x2c>
 80076ba:	6063      	str	r3, [r4, #4]
 80076bc:	6014      	str	r4, [r2, #0]
 80076be:	4628      	mov	r0, r5
 80076c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076c4:	f000 b8dc 	b.w	8007880 <__malloc_unlock>
 80076c8:	42a3      	cmp	r3, r4
 80076ca:	d908      	bls.n	80076de <_free_r+0x42>
 80076cc:	6820      	ldr	r0, [r4, #0]
 80076ce:	1821      	adds	r1, r4, r0
 80076d0:	428b      	cmp	r3, r1
 80076d2:	bf01      	itttt	eq
 80076d4:	6819      	ldreq	r1, [r3, #0]
 80076d6:	685b      	ldreq	r3, [r3, #4]
 80076d8:	1809      	addeq	r1, r1, r0
 80076da:	6021      	streq	r1, [r4, #0]
 80076dc:	e7ed      	b.n	80076ba <_free_r+0x1e>
 80076de:	461a      	mov	r2, r3
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	b10b      	cbz	r3, 80076e8 <_free_r+0x4c>
 80076e4:	42a3      	cmp	r3, r4
 80076e6:	d9fa      	bls.n	80076de <_free_r+0x42>
 80076e8:	6811      	ldr	r1, [r2, #0]
 80076ea:	1850      	adds	r0, r2, r1
 80076ec:	42a0      	cmp	r0, r4
 80076ee:	d10b      	bne.n	8007708 <_free_r+0x6c>
 80076f0:	6820      	ldr	r0, [r4, #0]
 80076f2:	4401      	add	r1, r0
 80076f4:	1850      	adds	r0, r2, r1
 80076f6:	4283      	cmp	r3, r0
 80076f8:	6011      	str	r1, [r2, #0]
 80076fa:	d1e0      	bne.n	80076be <_free_r+0x22>
 80076fc:	6818      	ldr	r0, [r3, #0]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	6053      	str	r3, [r2, #4]
 8007702:	4408      	add	r0, r1
 8007704:	6010      	str	r0, [r2, #0]
 8007706:	e7da      	b.n	80076be <_free_r+0x22>
 8007708:	d902      	bls.n	8007710 <_free_r+0x74>
 800770a:	230c      	movs	r3, #12
 800770c:	602b      	str	r3, [r5, #0]
 800770e:	e7d6      	b.n	80076be <_free_r+0x22>
 8007710:	6820      	ldr	r0, [r4, #0]
 8007712:	1821      	adds	r1, r4, r0
 8007714:	428b      	cmp	r3, r1
 8007716:	bf04      	itt	eq
 8007718:	6819      	ldreq	r1, [r3, #0]
 800771a:	685b      	ldreq	r3, [r3, #4]
 800771c:	6063      	str	r3, [r4, #4]
 800771e:	bf04      	itt	eq
 8007720:	1809      	addeq	r1, r1, r0
 8007722:	6021      	streq	r1, [r4, #0]
 8007724:	6054      	str	r4, [r2, #4]
 8007726:	e7ca      	b.n	80076be <_free_r+0x22>
 8007728:	bd38      	pop	{r3, r4, r5, pc}
 800772a:	bf00      	nop
 800772c:	20004ccc 	.word	0x20004ccc

08007730 <sbrk_aligned>:
 8007730:	b570      	push	{r4, r5, r6, lr}
 8007732:	4e0f      	ldr	r6, [pc, #60]	@ (8007770 <sbrk_aligned+0x40>)
 8007734:	460c      	mov	r4, r1
 8007736:	6831      	ldr	r1, [r6, #0]
 8007738:	4605      	mov	r5, r0
 800773a:	b911      	cbnz	r1, 8007742 <sbrk_aligned+0x12>
 800773c:	f000 fca4 	bl	8008088 <_sbrk_r>
 8007740:	6030      	str	r0, [r6, #0]
 8007742:	4621      	mov	r1, r4
 8007744:	4628      	mov	r0, r5
 8007746:	f000 fc9f 	bl	8008088 <_sbrk_r>
 800774a:	1c43      	adds	r3, r0, #1
 800774c:	d103      	bne.n	8007756 <sbrk_aligned+0x26>
 800774e:	f04f 34ff 	mov.w	r4, #4294967295
 8007752:	4620      	mov	r0, r4
 8007754:	bd70      	pop	{r4, r5, r6, pc}
 8007756:	1cc4      	adds	r4, r0, #3
 8007758:	f024 0403 	bic.w	r4, r4, #3
 800775c:	42a0      	cmp	r0, r4
 800775e:	d0f8      	beq.n	8007752 <sbrk_aligned+0x22>
 8007760:	1a21      	subs	r1, r4, r0
 8007762:	4628      	mov	r0, r5
 8007764:	f000 fc90 	bl	8008088 <_sbrk_r>
 8007768:	3001      	adds	r0, #1
 800776a:	d1f2      	bne.n	8007752 <sbrk_aligned+0x22>
 800776c:	e7ef      	b.n	800774e <sbrk_aligned+0x1e>
 800776e:	bf00      	nop
 8007770:	20004cc8 	.word	0x20004cc8

08007774 <_malloc_r>:
 8007774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007778:	1ccd      	adds	r5, r1, #3
 800777a:	f025 0503 	bic.w	r5, r5, #3
 800777e:	3508      	adds	r5, #8
 8007780:	2d0c      	cmp	r5, #12
 8007782:	bf38      	it	cc
 8007784:	250c      	movcc	r5, #12
 8007786:	2d00      	cmp	r5, #0
 8007788:	4606      	mov	r6, r0
 800778a:	db01      	blt.n	8007790 <_malloc_r+0x1c>
 800778c:	42a9      	cmp	r1, r5
 800778e:	d904      	bls.n	800779a <_malloc_r+0x26>
 8007790:	230c      	movs	r3, #12
 8007792:	6033      	str	r3, [r6, #0]
 8007794:	2000      	movs	r0, #0
 8007796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800779a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007870 <_malloc_r+0xfc>
 800779e:	f000 f869 	bl	8007874 <__malloc_lock>
 80077a2:	f8d8 3000 	ldr.w	r3, [r8]
 80077a6:	461c      	mov	r4, r3
 80077a8:	bb44      	cbnz	r4, 80077fc <_malloc_r+0x88>
 80077aa:	4629      	mov	r1, r5
 80077ac:	4630      	mov	r0, r6
 80077ae:	f7ff ffbf 	bl	8007730 <sbrk_aligned>
 80077b2:	1c43      	adds	r3, r0, #1
 80077b4:	4604      	mov	r4, r0
 80077b6:	d158      	bne.n	800786a <_malloc_r+0xf6>
 80077b8:	f8d8 4000 	ldr.w	r4, [r8]
 80077bc:	4627      	mov	r7, r4
 80077be:	2f00      	cmp	r7, #0
 80077c0:	d143      	bne.n	800784a <_malloc_r+0xd6>
 80077c2:	2c00      	cmp	r4, #0
 80077c4:	d04b      	beq.n	800785e <_malloc_r+0xea>
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	4639      	mov	r1, r7
 80077ca:	4630      	mov	r0, r6
 80077cc:	eb04 0903 	add.w	r9, r4, r3
 80077d0:	f000 fc5a 	bl	8008088 <_sbrk_r>
 80077d4:	4581      	cmp	r9, r0
 80077d6:	d142      	bne.n	800785e <_malloc_r+0xea>
 80077d8:	6821      	ldr	r1, [r4, #0]
 80077da:	1a6d      	subs	r5, r5, r1
 80077dc:	4629      	mov	r1, r5
 80077de:	4630      	mov	r0, r6
 80077e0:	f7ff ffa6 	bl	8007730 <sbrk_aligned>
 80077e4:	3001      	adds	r0, #1
 80077e6:	d03a      	beq.n	800785e <_malloc_r+0xea>
 80077e8:	6823      	ldr	r3, [r4, #0]
 80077ea:	442b      	add	r3, r5
 80077ec:	6023      	str	r3, [r4, #0]
 80077ee:	f8d8 3000 	ldr.w	r3, [r8]
 80077f2:	685a      	ldr	r2, [r3, #4]
 80077f4:	bb62      	cbnz	r2, 8007850 <_malloc_r+0xdc>
 80077f6:	f8c8 7000 	str.w	r7, [r8]
 80077fa:	e00f      	b.n	800781c <_malloc_r+0xa8>
 80077fc:	6822      	ldr	r2, [r4, #0]
 80077fe:	1b52      	subs	r2, r2, r5
 8007800:	d420      	bmi.n	8007844 <_malloc_r+0xd0>
 8007802:	2a0b      	cmp	r2, #11
 8007804:	d917      	bls.n	8007836 <_malloc_r+0xc2>
 8007806:	1961      	adds	r1, r4, r5
 8007808:	42a3      	cmp	r3, r4
 800780a:	6025      	str	r5, [r4, #0]
 800780c:	bf18      	it	ne
 800780e:	6059      	strne	r1, [r3, #4]
 8007810:	6863      	ldr	r3, [r4, #4]
 8007812:	bf08      	it	eq
 8007814:	f8c8 1000 	streq.w	r1, [r8]
 8007818:	5162      	str	r2, [r4, r5]
 800781a:	604b      	str	r3, [r1, #4]
 800781c:	4630      	mov	r0, r6
 800781e:	f000 f82f 	bl	8007880 <__malloc_unlock>
 8007822:	f104 000b 	add.w	r0, r4, #11
 8007826:	1d23      	adds	r3, r4, #4
 8007828:	f020 0007 	bic.w	r0, r0, #7
 800782c:	1ac2      	subs	r2, r0, r3
 800782e:	bf1c      	itt	ne
 8007830:	1a1b      	subne	r3, r3, r0
 8007832:	50a3      	strne	r3, [r4, r2]
 8007834:	e7af      	b.n	8007796 <_malloc_r+0x22>
 8007836:	6862      	ldr	r2, [r4, #4]
 8007838:	42a3      	cmp	r3, r4
 800783a:	bf0c      	ite	eq
 800783c:	f8c8 2000 	streq.w	r2, [r8]
 8007840:	605a      	strne	r2, [r3, #4]
 8007842:	e7eb      	b.n	800781c <_malloc_r+0xa8>
 8007844:	4623      	mov	r3, r4
 8007846:	6864      	ldr	r4, [r4, #4]
 8007848:	e7ae      	b.n	80077a8 <_malloc_r+0x34>
 800784a:	463c      	mov	r4, r7
 800784c:	687f      	ldr	r7, [r7, #4]
 800784e:	e7b6      	b.n	80077be <_malloc_r+0x4a>
 8007850:	461a      	mov	r2, r3
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	42a3      	cmp	r3, r4
 8007856:	d1fb      	bne.n	8007850 <_malloc_r+0xdc>
 8007858:	2300      	movs	r3, #0
 800785a:	6053      	str	r3, [r2, #4]
 800785c:	e7de      	b.n	800781c <_malloc_r+0xa8>
 800785e:	230c      	movs	r3, #12
 8007860:	6033      	str	r3, [r6, #0]
 8007862:	4630      	mov	r0, r6
 8007864:	f000 f80c 	bl	8007880 <__malloc_unlock>
 8007868:	e794      	b.n	8007794 <_malloc_r+0x20>
 800786a:	6005      	str	r5, [r0, #0]
 800786c:	e7d6      	b.n	800781c <_malloc_r+0xa8>
 800786e:	bf00      	nop
 8007870:	20004ccc 	.word	0x20004ccc

08007874 <__malloc_lock>:
 8007874:	4801      	ldr	r0, [pc, #4]	@ (800787c <__malloc_lock+0x8>)
 8007876:	f7ff bf00 	b.w	800767a <__retarget_lock_acquire_recursive>
 800787a:	bf00      	nop
 800787c:	20004cc4 	.word	0x20004cc4

08007880 <__malloc_unlock>:
 8007880:	4801      	ldr	r0, [pc, #4]	@ (8007888 <__malloc_unlock+0x8>)
 8007882:	f7ff befb 	b.w	800767c <__retarget_lock_release_recursive>
 8007886:	bf00      	nop
 8007888:	20004cc4 	.word	0x20004cc4

0800788c <__sfputc_r>:
 800788c:	6893      	ldr	r3, [r2, #8]
 800788e:	3b01      	subs	r3, #1
 8007890:	2b00      	cmp	r3, #0
 8007892:	b410      	push	{r4}
 8007894:	6093      	str	r3, [r2, #8]
 8007896:	da08      	bge.n	80078aa <__sfputc_r+0x1e>
 8007898:	6994      	ldr	r4, [r2, #24]
 800789a:	42a3      	cmp	r3, r4
 800789c:	db01      	blt.n	80078a2 <__sfputc_r+0x16>
 800789e:	290a      	cmp	r1, #10
 80078a0:	d103      	bne.n	80078aa <__sfputc_r+0x1e>
 80078a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078a6:	f7ff bd6c 	b.w	8007382 <__swbuf_r>
 80078aa:	6813      	ldr	r3, [r2, #0]
 80078ac:	1c58      	adds	r0, r3, #1
 80078ae:	6010      	str	r0, [r2, #0]
 80078b0:	7019      	strb	r1, [r3, #0]
 80078b2:	4608      	mov	r0, r1
 80078b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078b8:	4770      	bx	lr

080078ba <__sfputs_r>:
 80078ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078bc:	4606      	mov	r6, r0
 80078be:	460f      	mov	r7, r1
 80078c0:	4614      	mov	r4, r2
 80078c2:	18d5      	adds	r5, r2, r3
 80078c4:	42ac      	cmp	r4, r5
 80078c6:	d101      	bne.n	80078cc <__sfputs_r+0x12>
 80078c8:	2000      	movs	r0, #0
 80078ca:	e007      	b.n	80078dc <__sfputs_r+0x22>
 80078cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078d0:	463a      	mov	r2, r7
 80078d2:	4630      	mov	r0, r6
 80078d4:	f7ff ffda 	bl	800788c <__sfputc_r>
 80078d8:	1c43      	adds	r3, r0, #1
 80078da:	d1f3      	bne.n	80078c4 <__sfputs_r+0xa>
 80078dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080078e0 <_vfiprintf_r>:
 80078e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e4:	460d      	mov	r5, r1
 80078e6:	b09d      	sub	sp, #116	@ 0x74
 80078e8:	4614      	mov	r4, r2
 80078ea:	4698      	mov	r8, r3
 80078ec:	4606      	mov	r6, r0
 80078ee:	b118      	cbz	r0, 80078f8 <_vfiprintf_r+0x18>
 80078f0:	6a03      	ldr	r3, [r0, #32]
 80078f2:	b90b      	cbnz	r3, 80078f8 <_vfiprintf_r+0x18>
 80078f4:	f7ff fc5c 	bl	80071b0 <__sinit>
 80078f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078fa:	07d9      	lsls	r1, r3, #31
 80078fc:	d405      	bmi.n	800790a <_vfiprintf_r+0x2a>
 80078fe:	89ab      	ldrh	r3, [r5, #12]
 8007900:	059a      	lsls	r2, r3, #22
 8007902:	d402      	bmi.n	800790a <_vfiprintf_r+0x2a>
 8007904:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007906:	f7ff feb8 	bl	800767a <__retarget_lock_acquire_recursive>
 800790a:	89ab      	ldrh	r3, [r5, #12]
 800790c:	071b      	lsls	r3, r3, #28
 800790e:	d501      	bpl.n	8007914 <_vfiprintf_r+0x34>
 8007910:	692b      	ldr	r3, [r5, #16]
 8007912:	b99b      	cbnz	r3, 800793c <_vfiprintf_r+0x5c>
 8007914:	4629      	mov	r1, r5
 8007916:	4630      	mov	r0, r6
 8007918:	f7ff fd72 	bl	8007400 <__swsetup_r>
 800791c:	b170      	cbz	r0, 800793c <_vfiprintf_r+0x5c>
 800791e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007920:	07dc      	lsls	r4, r3, #31
 8007922:	d504      	bpl.n	800792e <_vfiprintf_r+0x4e>
 8007924:	f04f 30ff 	mov.w	r0, #4294967295
 8007928:	b01d      	add	sp, #116	@ 0x74
 800792a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800792e:	89ab      	ldrh	r3, [r5, #12]
 8007930:	0598      	lsls	r0, r3, #22
 8007932:	d4f7      	bmi.n	8007924 <_vfiprintf_r+0x44>
 8007934:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007936:	f7ff fea1 	bl	800767c <__retarget_lock_release_recursive>
 800793a:	e7f3      	b.n	8007924 <_vfiprintf_r+0x44>
 800793c:	2300      	movs	r3, #0
 800793e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007940:	2320      	movs	r3, #32
 8007942:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007946:	f8cd 800c 	str.w	r8, [sp, #12]
 800794a:	2330      	movs	r3, #48	@ 0x30
 800794c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007afc <_vfiprintf_r+0x21c>
 8007950:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007954:	f04f 0901 	mov.w	r9, #1
 8007958:	4623      	mov	r3, r4
 800795a:	469a      	mov	sl, r3
 800795c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007960:	b10a      	cbz	r2, 8007966 <_vfiprintf_r+0x86>
 8007962:	2a25      	cmp	r2, #37	@ 0x25
 8007964:	d1f9      	bne.n	800795a <_vfiprintf_r+0x7a>
 8007966:	ebba 0b04 	subs.w	fp, sl, r4
 800796a:	d00b      	beq.n	8007984 <_vfiprintf_r+0xa4>
 800796c:	465b      	mov	r3, fp
 800796e:	4622      	mov	r2, r4
 8007970:	4629      	mov	r1, r5
 8007972:	4630      	mov	r0, r6
 8007974:	f7ff ffa1 	bl	80078ba <__sfputs_r>
 8007978:	3001      	adds	r0, #1
 800797a:	f000 80a7 	beq.w	8007acc <_vfiprintf_r+0x1ec>
 800797e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007980:	445a      	add	r2, fp
 8007982:	9209      	str	r2, [sp, #36]	@ 0x24
 8007984:	f89a 3000 	ldrb.w	r3, [sl]
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 809f 	beq.w	8007acc <_vfiprintf_r+0x1ec>
 800798e:	2300      	movs	r3, #0
 8007990:	f04f 32ff 	mov.w	r2, #4294967295
 8007994:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007998:	f10a 0a01 	add.w	sl, sl, #1
 800799c:	9304      	str	r3, [sp, #16]
 800799e:	9307      	str	r3, [sp, #28]
 80079a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80079a6:	4654      	mov	r4, sl
 80079a8:	2205      	movs	r2, #5
 80079aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ae:	4853      	ldr	r0, [pc, #332]	@ (8007afc <_vfiprintf_r+0x21c>)
 80079b0:	f7f8 fc0e 	bl	80001d0 <memchr>
 80079b4:	9a04      	ldr	r2, [sp, #16]
 80079b6:	b9d8      	cbnz	r0, 80079f0 <_vfiprintf_r+0x110>
 80079b8:	06d1      	lsls	r1, r2, #27
 80079ba:	bf44      	itt	mi
 80079bc:	2320      	movmi	r3, #32
 80079be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079c2:	0713      	lsls	r3, r2, #28
 80079c4:	bf44      	itt	mi
 80079c6:	232b      	movmi	r3, #43	@ 0x2b
 80079c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079cc:	f89a 3000 	ldrb.w	r3, [sl]
 80079d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80079d2:	d015      	beq.n	8007a00 <_vfiprintf_r+0x120>
 80079d4:	9a07      	ldr	r2, [sp, #28]
 80079d6:	4654      	mov	r4, sl
 80079d8:	2000      	movs	r0, #0
 80079da:	f04f 0c0a 	mov.w	ip, #10
 80079de:	4621      	mov	r1, r4
 80079e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079e4:	3b30      	subs	r3, #48	@ 0x30
 80079e6:	2b09      	cmp	r3, #9
 80079e8:	d94b      	bls.n	8007a82 <_vfiprintf_r+0x1a2>
 80079ea:	b1b0      	cbz	r0, 8007a1a <_vfiprintf_r+0x13a>
 80079ec:	9207      	str	r2, [sp, #28]
 80079ee:	e014      	b.n	8007a1a <_vfiprintf_r+0x13a>
 80079f0:	eba0 0308 	sub.w	r3, r0, r8
 80079f4:	fa09 f303 	lsl.w	r3, r9, r3
 80079f8:	4313      	orrs	r3, r2
 80079fa:	9304      	str	r3, [sp, #16]
 80079fc:	46a2      	mov	sl, r4
 80079fe:	e7d2      	b.n	80079a6 <_vfiprintf_r+0xc6>
 8007a00:	9b03      	ldr	r3, [sp, #12]
 8007a02:	1d19      	adds	r1, r3, #4
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	9103      	str	r1, [sp, #12]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	bfbb      	ittet	lt
 8007a0c:	425b      	neglt	r3, r3
 8007a0e:	f042 0202 	orrlt.w	r2, r2, #2
 8007a12:	9307      	strge	r3, [sp, #28]
 8007a14:	9307      	strlt	r3, [sp, #28]
 8007a16:	bfb8      	it	lt
 8007a18:	9204      	strlt	r2, [sp, #16]
 8007a1a:	7823      	ldrb	r3, [r4, #0]
 8007a1c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a1e:	d10a      	bne.n	8007a36 <_vfiprintf_r+0x156>
 8007a20:	7863      	ldrb	r3, [r4, #1]
 8007a22:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a24:	d132      	bne.n	8007a8c <_vfiprintf_r+0x1ac>
 8007a26:	9b03      	ldr	r3, [sp, #12]
 8007a28:	1d1a      	adds	r2, r3, #4
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	9203      	str	r2, [sp, #12]
 8007a2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a32:	3402      	adds	r4, #2
 8007a34:	9305      	str	r3, [sp, #20]
 8007a36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007b0c <_vfiprintf_r+0x22c>
 8007a3a:	7821      	ldrb	r1, [r4, #0]
 8007a3c:	2203      	movs	r2, #3
 8007a3e:	4650      	mov	r0, sl
 8007a40:	f7f8 fbc6 	bl	80001d0 <memchr>
 8007a44:	b138      	cbz	r0, 8007a56 <_vfiprintf_r+0x176>
 8007a46:	9b04      	ldr	r3, [sp, #16]
 8007a48:	eba0 000a 	sub.w	r0, r0, sl
 8007a4c:	2240      	movs	r2, #64	@ 0x40
 8007a4e:	4082      	lsls	r2, r0
 8007a50:	4313      	orrs	r3, r2
 8007a52:	3401      	adds	r4, #1
 8007a54:	9304      	str	r3, [sp, #16]
 8007a56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a5a:	4829      	ldr	r0, [pc, #164]	@ (8007b00 <_vfiprintf_r+0x220>)
 8007a5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a60:	2206      	movs	r2, #6
 8007a62:	f7f8 fbb5 	bl	80001d0 <memchr>
 8007a66:	2800      	cmp	r0, #0
 8007a68:	d03f      	beq.n	8007aea <_vfiprintf_r+0x20a>
 8007a6a:	4b26      	ldr	r3, [pc, #152]	@ (8007b04 <_vfiprintf_r+0x224>)
 8007a6c:	bb1b      	cbnz	r3, 8007ab6 <_vfiprintf_r+0x1d6>
 8007a6e:	9b03      	ldr	r3, [sp, #12]
 8007a70:	3307      	adds	r3, #7
 8007a72:	f023 0307 	bic.w	r3, r3, #7
 8007a76:	3308      	adds	r3, #8
 8007a78:	9303      	str	r3, [sp, #12]
 8007a7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a7c:	443b      	add	r3, r7
 8007a7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a80:	e76a      	b.n	8007958 <_vfiprintf_r+0x78>
 8007a82:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a86:	460c      	mov	r4, r1
 8007a88:	2001      	movs	r0, #1
 8007a8a:	e7a8      	b.n	80079de <_vfiprintf_r+0xfe>
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	3401      	adds	r4, #1
 8007a90:	9305      	str	r3, [sp, #20]
 8007a92:	4619      	mov	r1, r3
 8007a94:	f04f 0c0a 	mov.w	ip, #10
 8007a98:	4620      	mov	r0, r4
 8007a9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a9e:	3a30      	subs	r2, #48	@ 0x30
 8007aa0:	2a09      	cmp	r2, #9
 8007aa2:	d903      	bls.n	8007aac <_vfiprintf_r+0x1cc>
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d0c6      	beq.n	8007a36 <_vfiprintf_r+0x156>
 8007aa8:	9105      	str	r1, [sp, #20]
 8007aaa:	e7c4      	b.n	8007a36 <_vfiprintf_r+0x156>
 8007aac:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ab0:	4604      	mov	r4, r0
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	e7f0      	b.n	8007a98 <_vfiprintf_r+0x1b8>
 8007ab6:	ab03      	add	r3, sp, #12
 8007ab8:	9300      	str	r3, [sp, #0]
 8007aba:	462a      	mov	r2, r5
 8007abc:	4b12      	ldr	r3, [pc, #72]	@ (8007b08 <_vfiprintf_r+0x228>)
 8007abe:	a904      	add	r1, sp, #16
 8007ac0:	4630      	mov	r0, r6
 8007ac2:	f3af 8000 	nop.w
 8007ac6:	4607      	mov	r7, r0
 8007ac8:	1c78      	adds	r0, r7, #1
 8007aca:	d1d6      	bne.n	8007a7a <_vfiprintf_r+0x19a>
 8007acc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ace:	07d9      	lsls	r1, r3, #31
 8007ad0:	d405      	bmi.n	8007ade <_vfiprintf_r+0x1fe>
 8007ad2:	89ab      	ldrh	r3, [r5, #12]
 8007ad4:	059a      	lsls	r2, r3, #22
 8007ad6:	d402      	bmi.n	8007ade <_vfiprintf_r+0x1fe>
 8007ad8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ada:	f7ff fdcf 	bl	800767c <__retarget_lock_release_recursive>
 8007ade:	89ab      	ldrh	r3, [r5, #12]
 8007ae0:	065b      	lsls	r3, r3, #25
 8007ae2:	f53f af1f 	bmi.w	8007924 <_vfiprintf_r+0x44>
 8007ae6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ae8:	e71e      	b.n	8007928 <_vfiprintf_r+0x48>
 8007aea:	ab03      	add	r3, sp, #12
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	462a      	mov	r2, r5
 8007af0:	4b05      	ldr	r3, [pc, #20]	@ (8007b08 <_vfiprintf_r+0x228>)
 8007af2:	a904      	add	r1, sp, #16
 8007af4:	4630      	mov	r0, r6
 8007af6:	f000 f879 	bl	8007bec <_printf_i>
 8007afa:	e7e4      	b.n	8007ac6 <_vfiprintf_r+0x1e6>
 8007afc:	080088bc 	.word	0x080088bc
 8007b00:	080088c6 	.word	0x080088c6
 8007b04:	00000000 	.word	0x00000000
 8007b08:	080078bb 	.word	0x080078bb
 8007b0c:	080088c2 	.word	0x080088c2

08007b10 <_printf_common>:
 8007b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b14:	4616      	mov	r6, r2
 8007b16:	4698      	mov	r8, r3
 8007b18:	688a      	ldr	r2, [r1, #8]
 8007b1a:	690b      	ldr	r3, [r1, #16]
 8007b1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b20:	4293      	cmp	r3, r2
 8007b22:	bfb8      	it	lt
 8007b24:	4613      	movlt	r3, r2
 8007b26:	6033      	str	r3, [r6, #0]
 8007b28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007b2c:	4607      	mov	r7, r0
 8007b2e:	460c      	mov	r4, r1
 8007b30:	b10a      	cbz	r2, 8007b36 <_printf_common+0x26>
 8007b32:	3301      	adds	r3, #1
 8007b34:	6033      	str	r3, [r6, #0]
 8007b36:	6823      	ldr	r3, [r4, #0]
 8007b38:	0699      	lsls	r1, r3, #26
 8007b3a:	bf42      	ittt	mi
 8007b3c:	6833      	ldrmi	r3, [r6, #0]
 8007b3e:	3302      	addmi	r3, #2
 8007b40:	6033      	strmi	r3, [r6, #0]
 8007b42:	6825      	ldr	r5, [r4, #0]
 8007b44:	f015 0506 	ands.w	r5, r5, #6
 8007b48:	d106      	bne.n	8007b58 <_printf_common+0x48>
 8007b4a:	f104 0a19 	add.w	sl, r4, #25
 8007b4e:	68e3      	ldr	r3, [r4, #12]
 8007b50:	6832      	ldr	r2, [r6, #0]
 8007b52:	1a9b      	subs	r3, r3, r2
 8007b54:	42ab      	cmp	r3, r5
 8007b56:	dc26      	bgt.n	8007ba6 <_printf_common+0x96>
 8007b58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007b5c:	6822      	ldr	r2, [r4, #0]
 8007b5e:	3b00      	subs	r3, #0
 8007b60:	bf18      	it	ne
 8007b62:	2301      	movne	r3, #1
 8007b64:	0692      	lsls	r2, r2, #26
 8007b66:	d42b      	bmi.n	8007bc0 <_printf_common+0xb0>
 8007b68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007b6c:	4641      	mov	r1, r8
 8007b6e:	4638      	mov	r0, r7
 8007b70:	47c8      	blx	r9
 8007b72:	3001      	adds	r0, #1
 8007b74:	d01e      	beq.n	8007bb4 <_printf_common+0xa4>
 8007b76:	6823      	ldr	r3, [r4, #0]
 8007b78:	6922      	ldr	r2, [r4, #16]
 8007b7a:	f003 0306 	and.w	r3, r3, #6
 8007b7e:	2b04      	cmp	r3, #4
 8007b80:	bf02      	ittt	eq
 8007b82:	68e5      	ldreq	r5, [r4, #12]
 8007b84:	6833      	ldreq	r3, [r6, #0]
 8007b86:	1aed      	subeq	r5, r5, r3
 8007b88:	68a3      	ldr	r3, [r4, #8]
 8007b8a:	bf0c      	ite	eq
 8007b8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b90:	2500      	movne	r5, #0
 8007b92:	4293      	cmp	r3, r2
 8007b94:	bfc4      	itt	gt
 8007b96:	1a9b      	subgt	r3, r3, r2
 8007b98:	18ed      	addgt	r5, r5, r3
 8007b9a:	2600      	movs	r6, #0
 8007b9c:	341a      	adds	r4, #26
 8007b9e:	42b5      	cmp	r5, r6
 8007ba0:	d11a      	bne.n	8007bd8 <_printf_common+0xc8>
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	e008      	b.n	8007bb8 <_printf_common+0xa8>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	4652      	mov	r2, sl
 8007baa:	4641      	mov	r1, r8
 8007bac:	4638      	mov	r0, r7
 8007bae:	47c8      	blx	r9
 8007bb0:	3001      	adds	r0, #1
 8007bb2:	d103      	bne.n	8007bbc <_printf_common+0xac>
 8007bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bbc:	3501      	adds	r5, #1
 8007bbe:	e7c6      	b.n	8007b4e <_printf_common+0x3e>
 8007bc0:	18e1      	adds	r1, r4, r3
 8007bc2:	1c5a      	adds	r2, r3, #1
 8007bc4:	2030      	movs	r0, #48	@ 0x30
 8007bc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007bca:	4422      	add	r2, r4
 8007bcc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007bd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007bd4:	3302      	adds	r3, #2
 8007bd6:	e7c7      	b.n	8007b68 <_printf_common+0x58>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	4622      	mov	r2, r4
 8007bdc:	4641      	mov	r1, r8
 8007bde:	4638      	mov	r0, r7
 8007be0:	47c8      	blx	r9
 8007be2:	3001      	adds	r0, #1
 8007be4:	d0e6      	beq.n	8007bb4 <_printf_common+0xa4>
 8007be6:	3601      	adds	r6, #1
 8007be8:	e7d9      	b.n	8007b9e <_printf_common+0x8e>
	...

08007bec <_printf_i>:
 8007bec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007bf0:	7e0f      	ldrb	r7, [r1, #24]
 8007bf2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007bf4:	2f78      	cmp	r7, #120	@ 0x78
 8007bf6:	4691      	mov	r9, r2
 8007bf8:	4680      	mov	r8, r0
 8007bfa:	460c      	mov	r4, r1
 8007bfc:	469a      	mov	sl, r3
 8007bfe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c02:	d807      	bhi.n	8007c14 <_printf_i+0x28>
 8007c04:	2f62      	cmp	r7, #98	@ 0x62
 8007c06:	d80a      	bhi.n	8007c1e <_printf_i+0x32>
 8007c08:	2f00      	cmp	r7, #0
 8007c0a:	f000 80d1 	beq.w	8007db0 <_printf_i+0x1c4>
 8007c0e:	2f58      	cmp	r7, #88	@ 0x58
 8007c10:	f000 80b8 	beq.w	8007d84 <_printf_i+0x198>
 8007c14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c1c:	e03a      	b.n	8007c94 <_printf_i+0xa8>
 8007c1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007c22:	2b15      	cmp	r3, #21
 8007c24:	d8f6      	bhi.n	8007c14 <_printf_i+0x28>
 8007c26:	a101      	add	r1, pc, #4	@ (adr r1, 8007c2c <_printf_i+0x40>)
 8007c28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c2c:	08007c85 	.word	0x08007c85
 8007c30:	08007c99 	.word	0x08007c99
 8007c34:	08007c15 	.word	0x08007c15
 8007c38:	08007c15 	.word	0x08007c15
 8007c3c:	08007c15 	.word	0x08007c15
 8007c40:	08007c15 	.word	0x08007c15
 8007c44:	08007c99 	.word	0x08007c99
 8007c48:	08007c15 	.word	0x08007c15
 8007c4c:	08007c15 	.word	0x08007c15
 8007c50:	08007c15 	.word	0x08007c15
 8007c54:	08007c15 	.word	0x08007c15
 8007c58:	08007d97 	.word	0x08007d97
 8007c5c:	08007cc3 	.word	0x08007cc3
 8007c60:	08007d51 	.word	0x08007d51
 8007c64:	08007c15 	.word	0x08007c15
 8007c68:	08007c15 	.word	0x08007c15
 8007c6c:	08007db9 	.word	0x08007db9
 8007c70:	08007c15 	.word	0x08007c15
 8007c74:	08007cc3 	.word	0x08007cc3
 8007c78:	08007c15 	.word	0x08007c15
 8007c7c:	08007c15 	.word	0x08007c15
 8007c80:	08007d59 	.word	0x08007d59
 8007c84:	6833      	ldr	r3, [r6, #0]
 8007c86:	1d1a      	adds	r2, r3, #4
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	6032      	str	r2, [r6, #0]
 8007c8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007c94:	2301      	movs	r3, #1
 8007c96:	e09c      	b.n	8007dd2 <_printf_i+0x1e6>
 8007c98:	6833      	ldr	r3, [r6, #0]
 8007c9a:	6820      	ldr	r0, [r4, #0]
 8007c9c:	1d19      	adds	r1, r3, #4
 8007c9e:	6031      	str	r1, [r6, #0]
 8007ca0:	0606      	lsls	r6, r0, #24
 8007ca2:	d501      	bpl.n	8007ca8 <_printf_i+0xbc>
 8007ca4:	681d      	ldr	r5, [r3, #0]
 8007ca6:	e003      	b.n	8007cb0 <_printf_i+0xc4>
 8007ca8:	0645      	lsls	r5, r0, #25
 8007caa:	d5fb      	bpl.n	8007ca4 <_printf_i+0xb8>
 8007cac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007cb0:	2d00      	cmp	r5, #0
 8007cb2:	da03      	bge.n	8007cbc <_printf_i+0xd0>
 8007cb4:	232d      	movs	r3, #45	@ 0x2d
 8007cb6:	426d      	negs	r5, r5
 8007cb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cbc:	4858      	ldr	r0, [pc, #352]	@ (8007e20 <_printf_i+0x234>)
 8007cbe:	230a      	movs	r3, #10
 8007cc0:	e011      	b.n	8007ce6 <_printf_i+0xfa>
 8007cc2:	6821      	ldr	r1, [r4, #0]
 8007cc4:	6833      	ldr	r3, [r6, #0]
 8007cc6:	0608      	lsls	r0, r1, #24
 8007cc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ccc:	d402      	bmi.n	8007cd4 <_printf_i+0xe8>
 8007cce:	0649      	lsls	r1, r1, #25
 8007cd0:	bf48      	it	mi
 8007cd2:	b2ad      	uxthmi	r5, r5
 8007cd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8007cd6:	4852      	ldr	r0, [pc, #328]	@ (8007e20 <_printf_i+0x234>)
 8007cd8:	6033      	str	r3, [r6, #0]
 8007cda:	bf14      	ite	ne
 8007cdc:	230a      	movne	r3, #10
 8007cde:	2308      	moveq	r3, #8
 8007ce0:	2100      	movs	r1, #0
 8007ce2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ce6:	6866      	ldr	r6, [r4, #4]
 8007ce8:	60a6      	str	r6, [r4, #8]
 8007cea:	2e00      	cmp	r6, #0
 8007cec:	db05      	blt.n	8007cfa <_printf_i+0x10e>
 8007cee:	6821      	ldr	r1, [r4, #0]
 8007cf0:	432e      	orrs	r6, r5
 8007cf2:	f021 0104 	bic.w	r1, r1, #4
 8007cf6:	6021      	str	r1, [r4, #0]
 8007cf8:	d04b      	beq.n	8007d92 <_printf_i+0x1a6>
 8007cfa:	4616      	mov	r6, r2
 8007cfc:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d00:	fb03 5711 	mls	r7, r3, r1, r5
 8007d04:	5dc7      	ldrb	r7, [r0, r7]
 8007d06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d0a:	462f      	mov	r7, r5
 8007d0c:	42bb      	cmp	r3, r7
 8007d0e:	460d      	mov	r5, r1
 8007d10:	d9f4      	bls.n	8007cfc <_printf_i+0x110>
 8007d12:	2b08      	cmp	r3, #8
 8007d14:	d10b      	bne.n	8007d2e <_printf_i+0x142>
 8007d16:	6823      	ldr	r3, [r4, #0]
 8007d18:	07df      	lsls	r7, r3, #31
 8007d1a:	d508      	bpl.n	8007d2e <_printf_i+0x142>
 8007d1c:	6923      	ldr	r3, [r4, #16]
 8007d1e:	6861      	ldr	r1, [r4, #4]
 8007d20:	4299      	cmp	r1, r3
 8007d22:	bfde      	ittt	le
 8007d24:	2330      	movle	r3, #48	@ 0x30
 8007d26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d2a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d2e:	1b92      	subs	r2, r2, r6
 8007d30:	6122      	str	r2, [r4, #16]
 8007d32:	f8cd a000 	str.w	sl, [sp]
 8007d36:	464b      	mov	r3, r9
 8007d38:	aa03      	add	r2, sp, #12
 8007d3a:	4621      	mov	r1, r4
 8007d3c:	4640      	mov	r0, r8
 8007d3e:	f7ff fee7 	bl	8007b10 <_printf_common>
 8007d42:	3001      	adds	r0, #1
 8007d44:	d14a      	bne.n	8007ddc <_printf_i+0x1f0>
 8007d46:	f04f 30ff 	mov.w	r0, #4294967295
 8007d4a:	b004      	add	sp, #16
 8007d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d50:	6823      	ldr	r3, [r4, #0]
 8007d52:	f043 0320 	orr.w	r3, r3, #32
 8007d56:	6023      	str	r3, [r4, #0]
 8007d58:	4832      	ldr	r0, [pc, #200]	@ (8007e24 <_printf_i+0x238>)
 8007d5a:	2778      	movs	r7, #120	@ 0x78
 8007d5c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007d60:	6823      	ldr	r3, [r4, #0]
 8007d62:	6831      	ldr	r1, [r6, #0]
 8007d64:	061f      	lsls	r7, r3, #24
 8007d66:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d6a:	d402      	bmi.n	8007d72 <_printf_i+0x186>
 8007d6c:	065f      	lsls	r7, r3, #25
 8007d6e:	bf48      	it	mi
 8007d70:	b2ad      	uxthmi	r5, r5
 8007d72:	6031      	str	r1, [r6, #0]
 8007d74:	07d9      	lsls	r1, r3, #31
 8007d76:	bf44      	itt	mi
 8007d78:	f043 0320 	orrmi.w	r3, r3, #32
 8007d7c:	6023      	strmi	r3, [r4, #0]
 8007d7e:	b11d      	cbz	r5, 8007d88 <_printf_i+0x19c>
 8007d80:	2310      	movs	r3, #16
 8007d82:	e7ad      	b.n	8007ce0 <_printf_i+0xf4>
 8007d84:	4826      	ldr	r0, [pc, #152]	@ (8007e20 <_printf_i+0x234>)
 8007d86:	e7e9      	b.n	8007d5c <_printf_i+0x170>
 8007d88:	6823      	ldr	r3, [r4, #0]
 8007d8a:	f023 0320 	bic.w	r3, r3, #32
 8007d8e:	6023      	str	r3, [r4, #0]
 8007d90:	e7f6      	b.n	8007d80 <_printf_i+0x194>
 8007d92:	4616      	mov	r6, r2
 8007d94:	e7bd      	b.n	8007d12 <_printf_i+0x126>
 8007d96:	6833      	ldr	r3, [r6, #0]
 8007d98:	6825      	ldr	r5, [r4, #0]
 8007d9a:	6961      	ldr	r1, [r4, #20]
 8007d9c:	1d18      	adds	r0, r3, #4
 8007d9e:	6030      	str	r0, [r6, #0]
 8007da0:	062e      	lsls	r6, r5, #24
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	d501      	bpl.n	8007daa <_printf_i+0x1be>
 8007da6:	6019      	str	r1, [r3, #0]
 8007da8:	e002      	b.n	8007db0 <_printf_i+0x1c4>
 8007daa:	0668      	lsls	r0, r5, #25
 8007dac:	d5fb      	bpl.n	8007da6 <_printf_i+0x1ba>
 8007dae:	8019      	strh	r1, [r3, #0]
 8007db0:	2300      	movs	r3, #0
 8007db2:	6123      	str	r3, [r4, #16]
 8007db4:	4616      	mov	r6, r2
 8007db6:	e7bc      	b.n	8007d32 <_printf_i+0x146>
 8007db8:	6833      	ldr	r3, [r6, #0]
 8007dba:	1d1a      	adds	r2, r3, #4
 8007dbc:	6032      	str	r2, [r6, #0]
 8007dbe:	681e      	ldr	r6, [r3, #0]
 8007dc0:	6862      	ldr	r2, [r4, #4]
 8007dc2:	2100      	movs	r1, #0
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	f7f8 fa03 	bl	80001d0 <memchr>
 8007dca:	b108      	cbz	r0, 8007dd0 <_printf_i+0x1e4>
 8007dcc:	1b80      	subs	r0, r0, r6
 8007dce:	6060      	str	r0, [r4, #4]
 8007dd0:	6863      	ldr	r3, [r4, #4]
 8007dd2:	6123      	str	r3, [r4, #16]
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007dda:	e7aa      	b.n	8007d32 <_printf_i+0x146>
 8007ddc:	6923      	ldr	r3, [r4, #16]
 8007dde:	4632      	mov	r2, r6
 8007de0:	4649      	mov	r1, r9
 8007de2:	4640      	mov	r0, r8
 8007de4:	47d0      	blx	sl
 8007de6:	3001      	adds	r0, #1
 8007de8:	d0ad      	beq.n	8007d46 <_printf_i+0x15a>
 8007dea:	6823      	ldr	r3, [r4, #0]
 8007dec:	079b      	lsls	r3, r3, #30
 8007dee:	d413      	bmi.n	8007e18 <_printf_i+0x22c>
 8007df0:	68e0      	ldr	r0, [r4, #12]
 8007df2:	9b03      	ldr	r3, [sp, #12]
 8007df4:	4298      	cmp	r0, r3
 8007df6:	bfb8      	it	lt
 8007df8:	4618      	movlt	r0, r3
 8007dfa:	e7a6      	b.n	8007d4a <_printf_i+0x15e>
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	4632      	mov	r2, r6
 8007e00:	4649      	mov	r1, r9
 8007e02:	4640      	mov	r0, r8
 8007e04:	47d0      	blx	sl
 8007e06:	3001      	adds	r0, #1
 8007e08:	d09d      	beq.n	8007d46 <_printf_i+0x15a>
 8007e0a:	3501      	adds	r5, #1
 8007e0c:	68e3      	ldr	r3, [r4, #12]
 8007e0e:	9903      	ldr	r1, [sp, #12]
 8007e10:	1a5b      	subs	r3, r3, r1
 8007e12:	42ab      	cmp	r3, r5
 8007e14:	dcf2      	bgt.n	8007dfc <_printf_i+0x210>
 8007e16:	e7eb      	b.n	8007df0 <_printf_i+0x204>
 8007e18:	2500      	movs	r5, #0
 8007e1a:	f104 0619 	add.w	r6, r4, #25
 8007e1e:	e7f5      	b.n	8007e0c <_printf_i+0x220>
 8007e20:	080088cd 	.word	0x080088cd
 8007e24:	080088de 	.word	0x080088de

08007e28 <__sflush_r>:
 8007e28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e30:	0716      	lsls	r6, r2, #28
 8007e32:	4605      	mov	r5, r0
 8007e34:	460c      	mov	r4, r1
 8007e36:	d454      	bmi.n	8007ee2 <__sflush_r+0xba>
 8007e38:	684b      	ldr	r3, [r1, #4]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	dc02      	bgt.n	8007e44 <__sflush_r+0x1c>
 8007e3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	dd48      	ble.n	8007ed6 <__sflush_r+0xae>
 8007e44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e46:	2e00      	cmp	r6, #0
 8007e48:	d045      	beq.n	8007ed6 <__sflush_r+0xae>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e50:	682f      	ldr	r7, [r5, #0]
 8007e52:	6a21      	ldr	r1, [r4, #32]
 8007e54:	602b      	str	r3, [r5, #0]
 8007e56:	d030      	beq.n	8007eba <__sflush_r+0x92>
 8007e58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e5a:	89a3      	ldrh	r3, [r4, #12]
 8007e5c:	0759      	lsls	r1, r3, #29
 8007e5e:	d505      	bpl.n	8007e6c <__sflush_r+0x44>
 8007e60:	6863      	ldr	r3, [r4, #4]
 8007e62:	1ad2      	subs	r2, r2, r3
 8007e64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e66:	b10b      	cbz	r3, 8007e6c <__sflush_r+0x44>
 8007e68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e6a:	1ad2      	subs	r2, r2, r3
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e70:	6a21      	ldr	r1, [r4, #32]
 8007e72:	4628      	mov	r0, r5
 8007e74:	47b0      	blx	r6
 8007e76:	1c43      	adds	r3, r0, #1
 8007e78:	89a3      	ldrh	r3, [r4, #12]
 8007e7a:	d106      	bne.n	8007e8a <__sflush_r+0x62>
 8007e7c:	6829      	ldr	r1, [r5, #0]
 8007e7e:	291d      	cmp	r1, #29
 8007e80:	d82b      	bhi.n	8007eda <__sflush_r+0xb2>
 8007e82:	4a2a      	ldr	r2, [pc, #168]	@ (8007f2c <__sflush_r+0x104>)
 8007e84:	40ca      	lsrs	r2, r1
 8007e86:	07d6      	lsls	r6, r2, #31
 8007e88:	d527      	bpl.n	8007eda <__sflush_r+0xb2>
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	6062      	str	r2, [r4, #4]
 8007e8e:	04d9      	lsls	r1, r3, #19
 8007e90:	6922      	ldr	r2, [r4, #16]
 8007e92:	6022      	str	r2, [r4, #0]
 8007e94:	d504      	bpl.n	8007ea0 <__sflush_r+0x78>
 8007e96:	1c42      	adds	r2, r0, #1
 8007e98:	d101      	bne.n	8007e9e <__sflush_r+0x76>
 8007e9a:	682b      	ldr	r3, [r5, #0]
 8007e9c:	b903      	cbnz	r3, 8007ea0 <__sflush_r+0x78>
 8007e9e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007ea0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ea2:	602f      	str	r7, [r5, #0]
 8007ea4:	b1b9      	cbz	r1, 8007ed6 <__sflush_r+0xae>
 8007ea6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007eaa:	4299      	cmp	r1, r3
 8007eac:	d002      	beq.n	8007eb4 <__sflush_r+0x8c>
 8007eae:	4628      	mov	r0, r5
 8007eb0:	f7ff fbf4 	bl	800769c <_free_r>
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007eb8:	e00d      	b.n	8007ed6 <__sflush_r+0xae>
 8007eba:	2301      	movs	r3, #1
 8007ebc:	4628      	mov	r0, r5
 8007ebe:	47b0      	blx	r6
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	1c50      	adds	r0, r2, #1
 8007ec4:	d1c9      	bne.n	8007e5a <__sflush_r+0x32>
 8007ec6:	682b      	ldr	r3, [r5, #0]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d0c6      	beq.n	8007e5a <__sflush_r+0x32>
 8007ecc:	2b1d      	cmp	r3, #29
 8007ece:	d001      	beq.n	8007ed4 <__sflush_r+0xac>
 8007ed0:	2b16      	cmp	r3, #22
 8007ed2:	d11e      	bne.n	8007f12 <__sflush_r+0xea>
 8007ed4:	602f      	str	r7, [r5, #0]
 8007ed6:	2000      	movs	r0, #0
 8007ed8:	e022      	b.n	8007f20 <__sflush_r+0xf8>
 8007eda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ede:	b21b      	sxth	r3, r3
 8007ee0:	e01b      	b.n	8007f1a <__sflush_r+0xf2>
 8007ee2:	690f      	ldr	r7, [r1, #16]
 8007ee4:	2f00      	cmp	r7, #0
 8007ee6:	d0f6      	beq.n	8007ed6 <__sflush_r+0xae>
 8007ee8:	0793      	lsls	r3, r2, #30
 8007eea:	680e      	ldr	r6, [r1, #0]
 8007eec:	bf08      	it	eq
 8007eee:	694b      	ldreq	r3, [r1, #20]
 8007ef0:	600f      	str	r7, [r1, #0]
 8007ef2:	bf18      	it	ne
 8007ef4:	2300      	movne	r3, #0
 8007ef6:	eba6 0807 	sub.w	r8, r6, r7
 8007efa:	608b      	str	r3, [r1, #8]
 8007efc:	f1b8 0f00 	cmp.w	r8, #0
 8007f00:	dde9      	ble.n	8007ed6 <__sflush_r+0xae>
 8007f02:	6a21      	ldr	r1, [r4, #32]
 8007f04:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007f06:	4643      	mov	r3, r8
 8007f08:	463a      	mov	r2, r7
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	47b0      	blx	r6
 8007f0e:	2800      	cmp	r0, #0
 8007f10:	dc08      	bgt.n	8007f24 <__sflush_r+0xfc>
 8007f12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f1a:	81a3      	strh	r3, [r4, #12]
 8007f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f24:	4407      	add	r7, r0
 8007f26:	eba8 0800 	sub.w	r8, r8, r0
 8007f2a:	e7e7      	b.n	8007efc <__sflush_r+0xd4>
 8007f2c:	20400001 	.word	0x20400001

08007f30 <_fflush_r>:
 8007f30:	b538      	push	{r3, r4, r5, lr}
 8007f32:	690b      	ldr	r3, [r1, #16]
 8007f34:	4605      	mov	r5, r0
 8007f36:	460c      	mov	r4, r1
 8007f38:	b913      	cbnz	r3, 8007f40 <_fflush_r+0x10>
 8007f3a:	2500      	movs	r5, #0
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	bd38      	pop	{r3, r4, r5, pc}
 8007f40:	b118      	cbz	r0, 8007f4a <_fflush_r+0x1a>
 8007f42:	6a03      	ldr	r3, [r0, #32]
 8007f44:	b90b      	cbnz	r3, 8007f4a <_fflush_r+0x1a>
 8007f46:	f7ff f933 	bl	80071b0 <__sinit>
 8007f4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d0f3      	beq.n	8007f3a <_fflush_r+0xa>
 8007f52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f54:	07d0      	lsls	r0, r2, #31
 8007f56:	d404      	bmi.n	8007f62 <_fflush_r+0x32>
 8007f58:	0599      	lsls	r1, r3, #22
 8007f5a:	d402      	bmi.n	8007f62 <_fflush_r+0x32>
 8007f5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f5e:	f7ff fb8c 	bl	800767a <__retarget_lock_acquire_recursive>
 8007f62:	4628      	mov	r0, r5
 8007f64:	4621      	mov	r1, r4
 8007f66:	f7ff ff5f 	bl	8007e28 <__sflush_r>
 8007f6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f6c:	07da      	lsls	r2, r3, #31
 8007f6e:	4605      	mov	r5, r0
 8007f70:	d4e4      	bmi.n	8007f3c <_fflush_r+0xc>
 8007f72:	89a3      	ldrh	r3, [r4, #12]
 8007f74:	059b      	lsls	r3, r3, #22
 8007f76:	d4e1      	bmi.n	8007f3c <_fflush_r+0xc>
 8007f78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f7a:	f7ff fb7f 	bl	800767c <__retarget_lock_release_recursive>
 8007f7e:	e7dd      	b.n	8007f3c <_fflush_r+0xc>

08007f80 <__swhatbuf_r>:
 8007f80:	b570      	push	{r4, r5, r6, lr}
 8007f82:	460c      	mov	r4, r1
 8007f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f88:	2900      	cmp	r1, #0
 8007f8a:	b096      	sub	sp, #88	@ 0x58
 8007f8c:	4615      	mov	r5, r2
 8007f8e:	461e      	mov	r6, r3
 8007f90:	da0d      	bge.n	8007fae <__swhatbuf_r+0x2e>
 8007f92:	89a3      	ldrh	r3, [r4, #12]
 8007f94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007f98:	f04f 0100 	mov.w	r1, #0
 8007f9c:	bf14      	ite	ne
 8007f9e:	2340      	movne	r3, #64	@ 0x40
 8007fa0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	6031      	str	r1, [r6, #0]
 8007fa8:	602b      	str	r3, [r5, #0]
 8007faa:	b016      	add	sp, #88	@ 0x58
 8007fac:	bd70      	pop	{r4, r5, r6, pc}
 8007fae:	466a      	mov	r2, sp
 8007fb0:	f000 f848 	bl	8008044 <_fstat_r>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	dbec      	blt.n	8007f92 <__swhatbuf_r+0x12>
 8007fb8:	9901      	ldr	r1, [sp, #4]
 8007fba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007fbe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007fc2:	4259      	negs	r1, r3
 8007fc4:	4159      	adcs	r1, r3
 8007fc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fca:	e7eb      	b.n	8007fa4 <__swhatbuf_r+0x24>

08007fcc <__smakebuf_r>:
 8007fcc:	898b      	ldrh	r3, [r1, #12]
 8007fce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fd0:	079d      	lsls	r5, r3, #30
 8007fd2:	4606      	mov	r6, r0
 8007fd4:	460c      	mov	r4, r1
 8007fd6:	d507      	bpl.n	8007fe8 <__smakebuf_r+0x1c>
 8007fd8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007fdc:	6023      	str	r3, [r4, #0]
 8007fde:	6123      	str	r3, [r4, #16]
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	6163      	str	r3, [r4, #20]
 8007fe4:	b003      	add	sp, #12
 8007fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fe8:	ab01      	add	r3, sp, #4
 8007fea:	466a      	mov	r2, sp
 8007fec:	f7ff ffc8 	bl	8007f80 <__swhatbuf_r>
 8007ff0:	9f00      	ldr	r7, [sp, #0]
 8007ff2:	4605      	mov	r5, r0
 8007ff4:	4639      	mov	r1, r7
 8007ff6:	4630      	mov	r0, r6
 8007ff8:	f7ff fbbc 	bl	8007774 <_malloc_r>
 8007ffc:	b948      	cbnz	r0, 8008012 <__smakebuf_r+0x46>
 8007ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008002:	059a      	lsls	r2, r3, #22
 8008004:	d4ee      	bmi.n	8007fe4 <__smakebuf_r+0x18>
 8008006:	f023 0303 	bic.w	r3, r3, #3
 800800a:	f043 0302 	orr.w	r3, r3, #2
 800800e:	81a3      	strh	r3, [r4, #12]
 8008010:	e7e2      	b.n	8007fd8 <__smakebuf_r+0xc>
 8008012:	89a3      	ldrh	r3, [r4, #12]
 8008014:	6020      	str	r0, [r4, #0]
 8008016:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800801a:	81a3      	strh	r3, [r4, #12]
 800801c:	9b01      	ldr	r3, [sp, #4]
 800801e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008022:	b15b      	cbz	r3, 800803c <__smakebuf_r+0x70>
 8008024:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008028:	4630      	mov	r0, r6
 800802a:	f000 f81d 	bl	8008068 <_isatty_r>
 800802e:	b128      	cbz	r0, 800803c <__smakebuf_r+0x70>
 8008030:	89a3      	ldrh	r3, [r4, #12]
 8008032:	f023 0303 	bic.w	r3, r3, #3
 8008036:	f043 0301 	orr.w	r3, r3, #1
 800803a:	81a3      	strh	r3, [r4, #12]
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	431d      	orrs	r5, r3
 8008040:	81a5      	strh	r5, [r4, #12]
 8008042:	e7cf      	b.n	8007fe4 <__smakebuf_r+0x18>

08008044 <_fstat_r>:
 8008044:	b538      	push	{r3, r4, r5, lr}
 8008046:	4d07      	ldr	r5, [pc, #28]	@ (8008064 <_fstat_r+0x20>)
 8008048:	2300      	movs	r3, #0
 800804a:	4604      	mov	r4, r0
 800804c:	4608      	mov	r0, r1
 800804e:	4611      	mov	r1, r2
 8008050:	602b      	str	r3, [r5, #0]
 8008052:	f7f9 fe66 	bl	8001d22 <_fstat>
 8008056:	1c43      	adds	r3, r0, #1
 8008058:	d102      	bne.n	8008060 <_fstat_r+0x1c>
 800805a:	682b      	ldr	r3, [r5, #0]
 800805c:	b103      	cbz	r3, 8008060 <_fstat_r+0x1c>
 800805e:	6023      	str	r3, [r4, #0]
 8008060:	bd38      	pop	{r3, r4, r5, pc}
 8008062:	bf00      	nop
 8008064:	20004cc0 	.word	0x20004cc0

08008068 <_isatty_r>:
 8008068:	b538      	push	{r3, r4, r5, lr}
 800806a:	4d06      	ldr	r5, [pc, #24]	@ (8008084 <_isatty_r+0x1c>)
 800806c:	2300      	movs	r3, #0
 800806e:	4604      	mov	r4, r0
 8008070:	4608      	mov	r0, r1
 8008072:	602b      	str	r3, [r5, #0]
 8008074:	f7f9 fe65 	bl	8001d42 <_isatty>
 8008078:	1c43      	adds	r3, r0, #1
 800807a:	d102      	bne.n	8008082 <_isatty_r+0x1a>
 800807c:	682b      	ldr	r3, [r5, #0]
 800807e:	b103      	cbz	r3, 8008082 <_isatty_r+0x1a>
 8008080:	6023      	str	r3, [r4, #0]
 8008082:	bd38      	pop	{r3, r4, r5, pc}
 8008084:	20004cc0 	.word	0x20004cc0

08008088 <_sbrk_r>:
 8008088:	b538      	push	{r3, r4, r5, lr}
 800808a:	4d06      	ldr	r5, [pc, #24]	@ (80080a4 <_sbrk_r+0x1c>)
 800808c:	2300      	movs	r3, #0
 800808e:	4604      	mov	r4, r0
 8008090:	4608      	mov	r0, r1
 8008092:	602b      	str	r3, [r5, #0]
 8008094:	f7f9 fe6e 	bl	8001d74 <_sbrk>
 8008098:	1c43      	adds	r3, r0, #1
 800809a:	d102      	bne.n	80080a2 <_sbrk_r+0x1a>
 800809c:	682b      	ldr	r3, [r5, #0]
 800809e:	b103      	cbz	r3, 80080a2 <_sbrk_r+0x1a>
 80080a0:	6023      	str	r3, [r4, #0]
 80080a2:	bd38      	pop	{r3, r4, r5, pc}
 80080a4:	20004cc0 	.word	0x20004cc0

080080a8 <_init>:
 80080a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080aa:	bf00      	nop
 80080ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ae:	bc08      	pop	{r3}
 80080b0:	469e      	mov	lr, r3
 80080b2:	4770      	bx	lr

080080b4 <_fini>:
 80080b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b6:	bf00      	nop
 80080b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ba:	bc08      	pop	{r3}
 80080bc:	469e      	mov	lr, r3
 80080be:	4770      	bx	lr
