; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py
; RUN: opt < %s -mtriple=x86_64-apple-darwin -cost-model -analyze -mattr=+sse4.2 | FileCheck %s --check-prefixes=X86_64-SSE
; RUN: opt < %s -mtriple=x86_64-apple-darwin -cost-model -analyze -mattr=+avx2 | FileCheck %s --check-prefixes=X86_64-AVX2
; RUN: opt < %s -mtriple=x86_64-apple-darwin -cost-model -analyze -mattr=+avx512f,+avx512dq,,+avx512bw,+avx512vl | FileCheck %s --check-prefixes=X86_64-AVX512-VL-BW

define i32 @sitofp_i8_double() {
; X86_64-SSE-LABEL: 'sitofp_i8_double'
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 160 for instruction: %cvt_v3i8_v3f64 = sitofp <3 x i8> undef to <3 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 160 for instruction: %cvt_v7i8_v7f64 = sitofp <7 x i8> undef to <7 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 160 for instruction: %cvt_v9i8_v9f64 = sitofp <9 x i8> undef to <9 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX2-LABEL: 'sitofp_i8_double'
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 3 for instruction: %cvt_v3i8_v3f64 = sitofp <3 x i8> undef to <3 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 19 for instruction: %cvt_v7i8_v7f64 = sitofp <7 x i8> undef to <7 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 29 for instruction: %cvt_v9i8_v9f64 = sitofp <9 x i8> undef to <9 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX512-VL-BW-LABEL: 'sitofp_i8_double'
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 3 for instruction: %cvt_v3i8_v3f64 = sitofp <3 x i8> undef to <3 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 2 for instruction: %cvt_v7i8_v7f64 = sitofp <7 x i8> undef to <7 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 33 for instruction: %cvt_v9i8_v9f64 = sitofp <9 x i8> undef to <9 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
  %cvt_v3i8_v3f64 = sitofp <3 x i8> undef to <3 x double>
  %cvt_v7i8_v7f64 = sitofp <7 x i8> undef to <7 x double>
  %cvt_v9i8_v9f64 = sitofp <9 x i8> undef to <9 x double>
  ret i32 undef
}

define i32 @sitofp_i16_double() {
; X86_64-SSE-LABEL: 'sitofp_i16_double'
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 80 for instruction: %cvt_v3i16_v3f64 = sitofp <3 x i16> undef to <3 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 80 for instruction: %cvt_v7i16_v7f64 = sitofp <7 x i16> undef to <7 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 160 for instruction: %cvt_v9i16_v9f64 = sitofp <9 x i16> undef to <9 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX2-LABEL: 'sitofp_i16_double'
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 3 for instruction: %cvt_v3i16_v3f64 = sitofp <3 x i16> undef to <3 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 19 for instruction: %cvt_v7i16_v7f64 = sitofp <7 x i16> undef to <7 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 29 for instruction: %cvt_v9i16_v9f64 = sitofp <9 x i16> undef to <9 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX512-VL-BW-LABEL: 'sitofp_i16_double'
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 3 for instruction: %cvt_v3i16_v3f64 = sitofp <3 x i16> undef to <3 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 2 for instruction: %cvt_v7i16_v7f64 = sitofp <7 x i16> undef to <7 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 33 for instruction: %cvt_v9i16_v9f64 = sitofp <9 x i16> undef to <9 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
  %cvt_v3i16_v3f64 = sitofp <3 x i16> undef to <3 x double>
  %cvt_v7i16_v7f64 = sitofp <7 x i16> undef to <7 x double>
  %cvt_v9i16_v9f64 = sitofp <9 x i16> undef to <9 x double>
  ret i32 undef
}

define i32 @sitofp_i32_double() {
; X86_64-SSE-LABEL: 'sitofp_i32_double'
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 20 for instruction: %cvt_v3i32_v3f64 = sitofp <3 x i32> undef to <3 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 40 for instruction: %cvt_v7i32_v7f64 = sitofp <7 x i32> undef to <7 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 80 for instruction: %cvt_v9i32_v9f64 = sitofp <9 x i32> undef to <9 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX2-LABEL: 'sitofp_i32_double'
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v3i32_v3f64 = sitofp <3 x i32> undef to <3 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 19 for instruction: %cvt_v7i32_v7f64 = sitofp <7 x i32> undef to <7 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 29 for instruction: %cvt_v9i32_v9f64 = sitofp <9 x i32> undef to <9 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX512-VL-BW-LABEL: 'sitofp_i32_double'
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v3i32_v3f64 = sitofp <3 x i32> undef to <3 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v7i32_v7f64 = sitofp <7 x i32> undef to <7 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 33 for instruction: %cvt_v9i32_v9f64 = sitofp <9 x i32> undef to <9 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
  %cvt_v3i32_v3f64 = sitofp <3 x i32> undef to <3 x double>
  %cvt_v7i32_v7f64 = sitofp <7 x i32> undef to <7 x double>
  %cvt_v9i32_v9f64 = sitofp <9 x i32> undef to <9 x double>
  ret i32 undef
}

define i32 @sitofp_i64_double() {
; X86_64-SSE-LABEL: 'sitofp_i64_double'
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 40 for instruction: %cvt_v3i64_v3f64 = sitofp <3 x i64> undef to <3 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 80 for instruction: %cvt_v7i64_v7f64 = sitofp <7 x i64> undef to <7 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 160 for instruction: %cvt_v9i64_v9f64 = sitofp <9 x i64> undef to <9 x double>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX2-LABEL: 'sitofp_i64_double'
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 13 for instruction: %cvt_v3i64_v3f64 = sitofp <3 x i64> undef to <3 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 19 for instruction: %cvt_v7i64_v7f64 = sitofp <7 x i64> undef to <7 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 29 for instruction: %cvt_v9i64_v9f64 = sitofp <9 x i64> undef to <9 x double>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX512-VL-BW-LABEL: 'sitofp_i64_double'
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v3i64_v3f64 = sitofp <3 x i64> undef to <3 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v7i64_v7f64 = sitofp <7 x i64> undef to <7 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 33 for instruction: %cvt_v9i64_v9f64 = sitofp <9 x i64> undef to <9 x double>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
  %cvt_v3i64_v3f64 = sitofp <3 x i64> undef to <3 x double>
  %cvt_v7i64_v7f64 = sitofp <7 x i64> undef to <7 x double>
  %cvt_v9i64_v9f64 = sitofp <9 x i64> undef to <9 x double>
  ret i32 undef
}

define i32 @sitofp_i8_float() {
; X86_64-SSE-LABEL: 'sitofp_i8_float'
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 8 for instruction: %cvt_v3i8_v3f32 = sitofp <3 x i8> undef to <3 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 8 for instruction: %cvt_v7i8_v7f32 = sitofp <7 x i8> undef to <7 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 8 for instruction: %cvt_v9i8_v9f32 = sitofp <9 x i8> undef to <9 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 32 for instruction: %cvt_v33i8_v33f32 = sitofp <33 x i8> undef to <33 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX2-LABEL: 'sitofp_i8_float'
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 3 for instruction: %cvt_v3i8_v3f32 = sitofp <3 x i8> undef to <3 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 8 for instruction: %cvt_v7i8_v7f32 = sitofp <7 x i8> undef to <7 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 28 for instruction: %cvt_v9i8_v9f32 = sitofp <9 x i8> undef to <9 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 106 for instruction: %cvt_v33i8_v33f32 = sitofp <33 x i8> undef to <33 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX512-VL-BW-LABEL: 'sitofp_i8_float'
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 3 for instruction: %cvt_v3i8_v3f32 = sitofp <3 x i8> undef to <3 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 8 for instruction: %cvt_v7i8_v7f32 = sitofp <7 x i8> undef to <7 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 2 for instruction: %cvt_v9i8_v9f32 = sitofp <9 x i8> undef to <9 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 114 for instruction: %cvt_v33i8_v33f32 = sitofp <33 x i8> undef to <33 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
  %cvt_v3i8_v3f32 = sitofp <3 x i8> undef to <3 x float>
  %cvt_v7i8_v7f32 = sitofp <7 x i8> undef to <7 x float>
  %cvt_v9i8_v9f32 = sitofp <9 x i8> undef to <9 x float>
  %cvt_v33i8_v33f32 = sitofp <33 x i8> undef to <33 x float>
  ret i32 undef
}

define i32 @sitofp_i16_float() {
; X86_64-SSE-LABEL: 'sitofp_i16_float'
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 15 for instruction: %cvt_v3i16_v3f32 = sitofp <3 x i16> undef to <3 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 15 for instruction: %cvt_v7i16_v7f32 = sitofp <7 x i16> undef to <7 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 30 for instruction: %cvt_v9i16_v9f32 = sitofp <9 x i16> undef to <9 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 120 for instruction: %cvt_v33i16_v33f32 = sitofp <33 x i16> undef to <33 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX2-LABEL: 'sitofp_i16_float'
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 3 for instruction: %cvt_v3i16_v3f32 = sitofp <3 x i16> undef to <3 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 5 for instruction: %cvt_v7i16_v7f32 = sitofp <7 x i16> undef to <7 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 28 for instruction: %cvt_v9i16_v9f32 = sitofp <9 x i16> undef to <9 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 106 for instruction: %cvt_v33i16_v33f32 = sitofp <33 x i16> undef to <33 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX512-VL-BW-LABEL: 'sitofp_i16_float'
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 3 for instruction: %cvt_v3i16_v3f32 = sitofp <3 x i16> undef to <3 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 5 for instruction: %cvt_v7i16_v7f32 = sitofp <7 x i16> undef to <7 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 2 for instruction: %cvt_v9i16_v9f32 = sitofp <9 x i16> undef to <9 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 114 for instruction: %cvt_v33i16_v33f32 = sitofp <33 x i16> undef to <33 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
  %cvt_v3i16_v3f32 = sitofp <3 x i16> undef to <3 x float>
  %cvt_v7i16_v7f32 = sitofp <7 x i16> undef to <7 x float>
  %cvt_v9i16_v9f32 = sitofp <9 x i16> undef to <9 x float>
  %cvt_v33i16_v33f32 = sitofp <33 x i16> undef to <33 x float>
  ret i32 undef
}

define i32 @sitofp_i32_float() {
; X86_64-SSE-LABEL: 'sitofp_i32_float'
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 5 for instruction: %cvt_v3i32_v3f32 = sitofp <3 x i32> undef to <3 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 10 for instruction: %cvt_v7i32_v7f32 = sitofp <7 x i32> undef to <7 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 20 for instruction: %cvt_v9i32_v9f32 = sitofp <9 x i32> undef to <9 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 80 for instruction: %cvt_v33i32_v33f32 = sitofp <33 x i32> undef to <33 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX2-LABEL: 'sitofp_i32_float'
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v3i32_v3f32 = sitofp <3 x i32> undef to <3 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v7i32_v7f32 = sitofp <7 x i32> undef to <7 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 28 for instruction: %cvt_v9i32_v9f32 = sitofp <9 x i32> undef to <9 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 106 for instruction: %cvt_v33i32_v33f32 = sitofp <33 x i32> undef to <33 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX512-VL-BW-LABEL: 'sitofp_i32_float'
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v3i32_v3f32 = sitofp <3 x i32> undef to <3 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v7i32_v7f32 = sitofp <7 x i32> undef to <7 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v9i32_v9f32 = sitofp <9 x i32> undef to <9 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 114 for instruction: %cvt_v33i32_v33f32 = sitofp <33 x i32> undef to <33 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
  %cvt_v3i32_v3f32 = sitofp <3 x i32> undef to <3 x float>
  %cvt_v7i32_v7f32 = sitofp <7 x i32> undef to <7 x float>
  %cvt_v9i32_v9f32 = sitofp <9 x i32> undef to <9 x float>
  %cvt_v33i32_v33f32 = sitofp <33 x i32> undef to <33 x float>
  ret i32 undef
}

define i32 @sitofp_i64_float() {
; X86_64-SSE-LABEL: 'sitofp_i64_float'
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 30 for instruction: %cvt_v3i64_v3f32 = sitofp <3 x i64> undef to <3 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 60 for instruction: %cvt_v7i64_v7f32 = sitofp <7 x i64> undef to <7 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 120 for instruction: %cvt_v9i64_v9f32 = sitofp <9 x i64> undef to <9 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 480 for instruction: %cvt_v33i64_v33f32 = sitofp <33 x i64> undef to <33 x float>
; X86_64-SSE-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX2-LABEL: 'sitofp_i64_float'
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 7 for instruction: %cvt_v3i64_v3f32 = sitofp <3 x i64> undef to <3 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 23 for instruction: %cvt_v7i64_v7f32 = sitofp <7 x i64> undef to <7 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 28 for instruction: %cvt_v9i64_v9f32 = sitofp <9 x i64> undef to <9 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 106 for instruction: %cvt_v33i64_v33f32 = sitofp <33 x i64> undef to <33 x float>
; X86_64-AVX2-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
; X86_64-AVX512-VL-BW-LABEL: 'sitofp_i64_float'
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v3i64_v3f32 = sitofp <3 x i64> undef to <3 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 1 for instruction: %cvt_v7i64_v7f32 = sitofp <7 x i64> undef to <7 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 30 for instruction: %cvt_v9i64_v9f32 = sitofp <9 x i64> undef to <9 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 114 for instruction: %cvt_v33i64_v33f32 = sitofp <33 x i64> undef to <33 x float>
; X86_64-AVX512-VL-BW-NEXT:  Cost Model: Found an estimated cost of 0 for instruction: ret i32 undef
;
  %cvt_v3i64_v3f32 = sitofp <3 x i64> undef to <3 x float>
  %cvt_v7i64_v7f32 = sitofp <7 x i64> undef to <7 x float>
  %cvt_v9i64_v9f32 = sitofp <9 x i64> undef to <9 x float>
  %cvt_v33i64_v33f32 = sitofp <33 x i64> undef to <33 x float>
  ret i32 undef
}
