Xilinx_Projects/Thesis_CNN/Thesis_CNN.sim/
Xilinx_Projects/Thesis_CNN/Thesis_CNN.cache/
Xilinx_Projects/VGA_TEST/vga_test/vga_test.runs/
Xilinx_Projects/sensor_to_monitor_node/sensor_to_monitor_node/sensor_to_monitor_node.runs/impl_1/sensor_to_monitor_node_utilization_placed.rpt
Xilinx_Projects/sensor_to_monitor_node/sensor_to_monitor_node/sensor_to_monitor_node.runs/
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft05j03s
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft2tc33w
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft8vv8kx
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft9abcbg
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftddwwtg
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftfqig51
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftgv3xte
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlfths2hc8
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftisjqz9
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftjekchw
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftjy4gy5
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftjy6azy
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftkhv1fe
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftmczm9x
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftmt0nmf
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftq575wy
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftv8yryx
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftv94b1s
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftzb686y
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft8fmj43
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft97tydc
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftbw7q28
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftcsd4ws
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftd3heyy
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftekyx2q
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlfth10qjb
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlfthndxrv
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftixe577
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftixkdy3
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftj8bev1
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftqcbnfq
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftqz0icv
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftt6rxye
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftwv2t0g
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftxc5ave
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftyh2xn3
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft3a1c83
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft7t3b8n
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft8c8irv
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft8zhqe0
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlft9c5bze
Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/wlftg5hwe8
Xilinx_Projects/sensor_to_monitor_node/sensor_to_monitor_node.runs/
Xilinx_Projects/sensor_to_monitor_node/sensor_to_monitor_node.sim/
Xilinx_Projects/sensor_to_monitor_node/sensor_to_monitor_node.tmp/vga_if_v1_0_project/VGA_IF_v1_0_project.runs/
Xilinx_Projects/sensor_to_monitor_node/vivado.jou
Xilinx_Projects/sensor_to_monitor_node/vivado.log
Xilinx_Projects/sensor_to_monitor_node/vivado_11740.backup.jou
Xilinx_Projects/sensor_to_monitor_node/vivado_11740.backup.log
Xilinx_Projects/sensor_to_monitor_node/vivado_18776.backup.jou
Xilinx_Projects/sensor_to_monitor_node/vivado_18776.backup.log
Xilinx_Projects/sensor_to_monitor_node/webtalk.jou
Xilinx_Projects/sensor_to_monitor_node/webtalk.log
Xilinx_Projects/sensor_to_monitor_node/webtalk_13568.backup.jou
Xilinx_Projects/sensor_to_monitor_node/webtalk_13568.backup.log
Xilinx_Projects/sensor_to_monitor_node/webtalk_18940.backup.jou
Xilinx_Projects/sensor_to_monitor_node/webtalk_18940.backup.log
Xilinx_Projects/sensor_to_monitor_node/webtalk_20272.backup.jou
Xilinx_Projects/sensor_to_monitor_node/webtalk_20272.backup.log
Xilinx_Projects/ip_repo/OV5642_IF_1.0/src/OV5642_FIFO/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/ip_repo/OV5642_IF_1.0/src/OV5642_FIFO_1/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/ip_repo/OV5642_IF_1.0/src/image_fifo_generator_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/ip_repo/VGA_IF_1.0/src/VGA_FIFO/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/ip_repo/VGA_IF_1.0/src/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/ip_repo/VGA_IF_1.0/src/image_fifo_generator/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/Thesis_CNN/Thesis_CNN.runs/
Xilinx_Projects/Thesis_CNN/Thesis_CNN.ip_user_files/ipstatic/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/ip_repo/OV5642_IF_1.0/src/config_bram_generator/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/ip_repo/OV5642_IF_1.0/src/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/ip_repo/OV5642_IF_1.0/src/image_fifo_generator/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_VGA_IF_0_0/src/VGA_FIFO/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_OV5642_IF_0_1/src/OV5642_FIFO/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd

