static void F_1 ( void )\r\n{\r\nF_2 () ;\r\nF_3 ( ( unsigned long ) F_4 ( 0 ) ) ;\r\nwhile ( 1 ) ;\r\n}\r\nvoid F_5 ( void )\r\n{\r\nunsigned long V_1 ;\r\nstruct V_2 V_3 ;\r\nF_6 ( V_1 ) ;\r\nF_7 () ;\r\nV_3 = * F_8 ( & V_4 ) ;\r\nmemset ( F_8 ( & V_4 ) , 0 , sizeof( V_3 ) ) ;\r\nF_9 ( V_5 ) ;\r\nF_10 () ;\r\nF_11 ( V_1 ) ;\r\nif ( V_3 . V_6 )\r\nF_12 () ;\r\nif ( V_3 . V_7 ) {\r\nstatic int V_8 = 0 ;\r\nF_13 ( 14 , 24 ) ;\r\nif ( F_14 ( & V_8 , 1 ) == 0 )\r\nF_15 ( V_9 , 1 ) ;\r\n}\r\nif ( V_3 . V_10 )\r\nF_16 () ;\r\nif ( V_3 . V_11 )\r\nF_17 () ;\r\nif ( V_3 . V_12 ) {\r\nF_18 () ;\r\nF_19 ( V_13 L_1\r\nL_2 , V_3 . V_14 ) ;\r\nF_19 ( V_13 L_3 ,\r\nV_15 -> V_16 , V_15 -> V_17 ) ;\r\nF_20 ( V_18 ) ;\r\n}\r\n}\r\nstatic int T_1 F_21 ( union V_19 V_19 )\r\n{\r\nint V_12 ;\r\nT_2 V_20 ;\r\nvoid * V_21 , * V_22 ;\r\nV_12 = 0 ;\r\nV_20 = 0 ;\r\nif ( ! V_19 . V_23 ) {\r\nV_12 = 1 ;\r\n}\r\nif ( ! V_19 . V_24 ) {\r\nV_12 = 1 ;\r\n}\r\nV_21 = & V_25 . V_26 ;\r\nV_22 = & V_25 . V_22 ;\r\nif ( ! V_19 . V_27 ) {\r\nasm volatile("lfpc 0(%0)" : : "a" (&zero), "m" (zero));\r\nV_12 = 1 ;\r\n} else\r\nasm volatile("lfpc 0(%0)" : : "a" (fpt_creg_save_area));\r\nif ( ! V_28 ) {\r\nasm volatile(\r\n" ld 0,0(%0)\n"\r\n" ld 1,8(%0)\n"\r\n" ld 2,16(%0)\n"\r\n" ld 3,24(%0)\n"\r\n" ld 4,32(%0)\n"\r\n" ld 5,40(%0)\n"\r\n" ld 6,48(%0)\n"\r\n" ld 7,56(%0)\n"\r\n" ld 8,64(%0)\n"\r\n" ld 9,72(%0)\n"\r\n" ld 10,80(%0)\n"\r\n" ld 11,88(%0)\n"\r\n" ld 12,96(%0)\n"\r\n" ld 13,104(%0)\n"\r\n" ld 14,112(%0)\n"\r\n" ld 15,120(%0)\n"\r\n: : "a" (fpt_save_area));\r\n} else {\r\nunion V_29 V_30 ;\r\nif ( ! V_19 . V_31 ) {\r\nV_12 = 1 ;\r\n}\r\nV_30 . V_32 = V_25 . V_33 [ 0 ] ;\r\nV_30 . V_34 = V_30 . V_35 = 1 ;\r\nF_22 ( V_30 . V_32 , 0 , 0 ) ;\r\nasm volatile(\r\n" la 1,%0\n"\r\n" .word 0xe70f,0x1000,0x0036\n"\r\n" .word 0xe70f,0x1100,0x0c36\n"\r\n: : "Q" (*(struct vx_array *)\r\n&S390_lowcore.vector_save_area) : "1");\r\nF_22 ( V_25 . V_33 [ 0 ] , 0 , 0 ) ;\r\n}\r\nasm volatile(\r\n" lam 0,15,0(%0)"\r\n: : "a" (&S390_lowcore.access_regs_save_area));\r\nif ( ! V_19 . V_36 ) {\r\nV_12 = 1 ;\r\n}\r\nif ( ! V_19 . V_37 ) {\r\nF_1 () ;\r\n} else {\r\nasm volatile(\r\n" lctlg 0,15,0(%0)"\r\n: : "a" (&S390_lowcore.cregs_save_area));\r\n}\r\nif ( ! V_19 . V_38 )\r\nasm volatile(\r\n" sr 0,0\n"\r\n" sckpf"\r\n: : : "0", "cc");\r\nelse\r\nasm volatile(\r\n" l 0,0(%0)\n"\r\n" sckpf"\r\n: : "a" (&S390_lowcore.tod_progreg_save_area)\r\n: "0", "cc");\r\nF_23 ( V_25 . V_39 ) ;\r\nif ( ! V_19 . V_40 )\r\nF_1 () ;\r\nif ( ! V_19 . V_41 || ! V_19 . V_42 || ! V_19 . V_43 )\r\nV_12 = 1 ;\r\nreturn V_12 ;\r\n}\r\nvoid T_1 F_24 ( struct V_44 * V_45 )\r\n{\r\nstatic int V_46 ;\r\nstatic F_25 ( V_47 ) ;\r\nstatic unsigned long long V_48 ;\r\nstruct V_2 * V_3 ;\r\nunsigned long long V_49 ;\r\nunion V_19 V_19 ;\r\nint V_50 ;\r\nF_26 () ;\r\nF_27 ( V_51 ) ;\r\nV_19 . V_32 = V_25 . V_52 ;\r\nV_3 = F_8 ( & V_4 ) ;\r\nV_50 = F_28 ( V_45 ) ;\r\nif ( V_19 . V_53 ) {\r\nF_1 () ;\r\n}\r\nif ( V_19 . V_54 ) {\r\nif ( V_19 . V_55 ) {\r\nT_2 V_56 , V_57 , V_58 ;\r\nV_56 = ( 1ULL << 63 | 1ULL << 59 | 1ULL << 29 ) ;\r\nV_57 = ( 1ULL << 43 | 1ULL << 42 | 1ULL << 41 | 1ULL << 40 |\r\n1ULL << 36 | 1ULL << 35 | 1ULL << 34 | 1ULL << 32 |\r\n1ULL << 30 | 1ULL << 21 | 1ULL << 20 | 1ULL << 17 |\r\n1ULL << 16 ) ;\r\nV_58 = V_19 . V_32 ;\r\nif ( ( ( V_58 & V_56 ) != 0 ) ||\r\n( ( V_58 & V_57 ) != V_57 ) ) {\r\nF_1 () ;\r\n}\r\nF_29 ( & V_47 ) ;\r\nV_49 = F_30 () ;\r\nif ( ( ( V_49 - V_48 ) >> 12 ) < V_59 )\r\nV_46 ++ ;\r\nelse\r\nV_46 = 1 ;\r\nV_48 = V_49 ;\r\nif ( V_46 == V_60 )\r\nF_1 () ;\r\nF_31 ( & V_47 ) ;\r\n} else {\r\nF_1 () ;\r\n}\r\n}\r\nif ( F_21 ( V_19 ) ) {\r\nif ( V_50 ) {\r\nV_3 -> V_12 = 1 ;\r\nV_3 -> V_14 = V_19 . V_32 ;\r\nF_32 ( V_5 ) ;\r\n} else {\r\nF_1 () ;\r\n}\r\n}\r\nif ( V_19 . V_61 ) {\r\nF_1 () ;\r\n}\r\nif ( V_19 . V_62 && V_19 . V_63 ) {\r\nif ( V_25 . V_64 & ( 1U << V_65 ) )\r\nV_3 -> V_10 |= F_33 () ;\r\nif ( V_25 . V_64 & ( 1U << V_66 ) )\r\nV_3 -> V_10 |= F_34 () ;\r\nif ( V_25 . V_64 & ( 1U << V_67 ) )\r\nV_3 -> V_11 |= F_35 () ;\r\nif ( V_25 . V_64 & ( 1U << V_68 ) )\r\nV_3 -> V_11 |= F_36 () ;\r\nif ( V_3 -> V_10 || V_3 -> V_11 )\r\nF_32 ( V_5 ) ;\r\n}\r\nif ( V_19 . V_69 )\r\nF_1 () ;\r\nif ( V_19 . V_70 )\r\nF_1 () ;\r\nif ( V_19 . V_71 && V_19 . V_72 )\r\nF_1 () ;\r\nif ( V_19 . V_73 ) {\r\nV_3 -> V_6 = 1 ;\r\nF_32 ( V_5 ) ;\r\n}\r\nif ( V_19 . V_74 ) {\r\nV_3 -> V_7 = 1 ;\r\nF_32 ( V_5 ) ;\r\n}\r\nF_37 () ;\r\n}\r\nstatic int T_3 F_38 ( void )\r\n{\r\nF_39 ( 14 , 25 ) ;\r\nF_39 ( 14 , 27 ) ;\r\nF_39 ( 14 , 24 ) ;\r\nreturn 0 ;\r\n}
