// Seed: 3837732088
module module_0 (
    input  wire  id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output wire  id_4,
    output tri   id_5,
    input  tri0  id_6,
    input  tri1  id_7,
    input  tri   id_8,
    output wire  id_9,
    input  uwire id_10
);
  real id_12;
  wire id_13, id_14, id_15;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri id_2,
    input tri0 id_3,
    output wand id_4,
    output wire id_5,
    input wor id_6,
    output tri0 id_7,
    input wand id_8,
    output wor id_9,
    output supply1 id_10,
    input tri id_11,
    output supply1 id_12,
    input supply0 id_13,
    input wor id_14,
    output wire id_15,
    input supply0 id_16
);
  wire id_18;
  wire id_19;
  module_0(
      id_2, id_13, id_6, id_16, id_0, id_10, id_6, id_14, id_2, id_0, id_14
  );
endmodule
