Protel Design System Design Rule Check
PCB File : C:\Users\Léo-Paul\Desktop\EVAL\Evaluation-2-M1-2024\Eval_2_M1\Eval_2_M1\PCB1.PcbDoc
Date     : 16/12/2024
Time     : 12:01:51

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad R1-1(83.751mm,84.582mm) on Top Layer And Pad B1-11(88.6mm,76.835mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetB1_2 Between Pad B1-2(81.476mm,79.375mm) on Top Layer [Unplated] And Pad R1-2(84.651mm,84.582mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetB1_3 Between Pad B1-3(81.476mm,78.105mm) on Top Layer [Unplated] And Pad R2-2(86.706mm,88.773mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetB1_4 Between Pad C1-1(76.075mm,88.138mm) on Top Layer And Pad B1-4(81.476mm,76.835mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetB2_MH1 Between Pad B2-MH1(46.545mm,83.009mm) on Multi-Layer And Pad R2-1(85.806mm,88.773mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C1-2(76.995mm,88.138mm) on Top Layer And Pad R1-1(83.751mm,84.582mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_2 Between Pad J1-3(92.917mm,85.533mm) on Top Layer [Unplated] And Pad D1-2(100.052mm,90.297mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_2 Between Pad K-2(68.188mm,79.55mm) on Top Layer And Pad D2-2(71.57mm,89.916mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD_C Between Pad Q1-3(79.259mm,82.423mm) on Top Layer [Unplated] And Pad D-C(80.726mm,87.387mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD_C Between Pad K-1(64.988mm,79.55mm) on Top Layer And Pad Q1-3(79.259mm,82.423mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Via (87.503mm,84.074mm) from Top Layer to Bottom Layer Dead Copper - Net Not Assigned.
Rule Violations :11

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (2.97mm > 2.54mm) Pad B2-MH1(46.545mm,83.009mm) on Multi-Layer Actual Hole Size = 2.97mm
   Violation between Hole Size Constraint: (2.97mm > 2.54mm) Pad B2-MH2(58.145mm,83.009mm) on Multi-Layer Actual Hole Size = 2.97mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C1-1(76.075mm,88.138mm) on Top Layer And Pad C1-2(76.995mm,88.138mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R1-1(83.751mm,84.582mm) on Top Layer And Pad R1-2(84.651mm,84.582mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R2-1(85.806mm,88.773mm) on Top Layer And Pad R2-2(86.706mm,88.773mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
Rule Violations :3

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (101.067mm,86.783mm) on Top Overlay And Pad J1-1(100.917mm,85.533mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (101.067mm,86.783mm) on Top Overlay And Pad J1-1(100.917mm,85.533mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (101.067mm,86.783mm) on Top Overlay And Pad J1-1(100.917mm,85.533mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Arc (64.968mm,78.11mm) on Top Overlay And Pad K-1(64.988mm,79.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (69.22mm,90.216mm) on Top Overlay And Pad D2-1(70.07mm,89.916mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (97.702mm,90.597mm) on Top Overlay And Pad D1-1(98.552mm,90.297mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad B1-1(81.476mm,80.645mm) on Top Layer And Track (80.563mm,81.345mm)(82.388mm,81.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-1(81.476mm,80.645mm) on Top Layer And Track (82.738mm,71.735mm)(82.738mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-10(88.6mm,75.565mm) on Top Layer And Track (87.338mm,71.735mm)(87.338mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-11(88.6mm,76.835mm) on Top Layer And Track (87.338mm,71.735mm)(87.338mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-12(88.6mm,78.105mm) on Top Layer And Track (87.338mm,71.735mm)(87.338mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-13(88.6mm,79.375mm) on Top Layer And Track (87.338mm,71.735mm)(87.338mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-14(88.6mm,80.645mm) on Top Layer And Track (87.338mm,71.735mm)(87.338mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-2(81.476mm,79.375mm) on Top Layer And Track (82.738mm,71.735mm)(82.738mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-3(81.476mm,78.105mm) on Top Layer And Track (82.738mm,71.735mm)(82.738mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-4(81.476mm,76.835mm) on Top Layer And Track (82.738mm,71.735mm)(82.738mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-5(81.476mm,75.565mm) on Top Layer And Track (82.738mm,71.735mm)(82.738mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-6(81.476mm,74.295mm) on Top Layer And Track (82.738mm,71.735mm)(82.738mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-7(81.476mm,73.025mm) on Top Layer And Track (82.738mm,71.735mm)(82.738mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-8(88.6mm,73.025mm) on Top Layer And Track (87.338mm,71.735mm)(87.338mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B1-9(88.6mm,74.295mm) on Top Layer And Track (87.338mm,71.735mm)(87.338mm,81.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad K-1(64.988mm,79.55mm) on Top Layer And Track (63.788mm,79.55mm)(64.498mm,79.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad K-4(72.588mm,79.55mm) on Top Layer And Track (73.068mm,79.55mm)(73.788mm,79.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad K-5(72.588mm,85.55mm) on Top Layer And Track (73.068mm,85.55mm)(73.788mm,85.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad K-8(64.988mm,85.55mm) on Top Layer And Track (63.788mm,85.55mm)(64.388mm,85.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1-1(76.859mm,83.378mm) on Top Layer And Track (76.359mm,83.928mm)(77.359mm,83.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-1(76.859mm,83.378mm) on Top Layer And Track (77.709mm,80.963mm)(77.709mm,83.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-2(76.859mm,81.468mm) on Top Layer And Track (77.709mm,80.963mm)(77.709mm,83.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-3(79.259mm,82.423mm) on Top Layer And Track (78.409mm,80.963mm)(78.409mm,83.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
Rule Violations :29

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "C1" (75.794mm,89.459mm) on Top Overlay And Text "D" (77.851mm,89.738mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room LPS_sch_Thermostat (Bounding Region = (43.122mm, 69.342mm, 137.864mm, 93.218mm) (InComponentClass('LPS_sch_Thermostat'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 46
Waived Violations : 0
Time Elapsed        : 00:00:00