Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  1 22:08:46 2020
| Host         : shohamlaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (8)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (8)
---------------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.715        0.000                      0                  352        0.117        0.000                      0                  352        3.750        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.715        0.000                      0                  352        0.117        0.000                      0                  352        3.750        0.000                       0                   180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 ge/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_1_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.133ns (23.872%)  route 3.613ns (76.128%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.608     5.192    ge/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ge/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  ge/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=51, routed)          1.788     7.436    ge/ram/ram/M_state_q[1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  ge/ram/ram/M_ram_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.560    ge/ram_n_7
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  ge/M_ram_state0_carry/CO[3]
                         net (fo=23, routed)          1.356     9.317    ge/ram/ram/CO[0]
    SLICE_X63Y74         LUT5 (Prop_lut5_I0_O)        0.152     9.469 r  ge/ram/ram/ram_reg_0_1_0_5_i_2/O
                         net (fo=1, routed)           0.469     9.938    ge/ram/ram/ram_reg_0_1_0_5/DIA1
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    14.896    ge/ram/ram/ram_reg_0_1_0_5/WCLK
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.466    14.653    ge/ram/ram/ram_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 ge/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_1_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.105ns (23.561%)  route 3.585ns (76.439%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.608     5.192    ge/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ge/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  ge/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=51, routed)          1.788     7.436    ge/ram/ram/M_state_q[1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  ge/ram/ram/M_ram_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.560    ge/ram_n_7
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  ge/M_ram_state0_carry/CO[3]
                         net (fo=23, routed)          1.465     9.426    ge/ram/ram/CO[0]
    SLICE_X64Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.550 r  ge/ram/ram/ram_reg_0_1_0_5_i_4/O
                         net (fo=1, routed)           0.332     9.882    ge/ram/ram/ram_reg_0_1_0_5/DIB1
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    14.896    ge/ram/ram/ram_reg_0_1_0_5/WCLK
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.891    ge/ram/ram/ram_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 ge/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_1_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.100ns (26.390%)  route 3.068ns (73.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.608     5.192    ge/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ge/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  ge/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=51, routed)          1.788     7.436    ge/ram/ram/M_state_q[1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  ge/ram/ram/M_ram_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.560    ge/ram_n_7
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  ge/M_ram_state0_carry/CO[3]
                         net (fo=23, routed)          0.797     8.758    ge/ram/ram/CO[0]
    SLICE_X63Y73         LUT4 (Prop_lut4_I3_O)        0.119     8.877 r  ge/ram/ram/ram_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.484     9.360    ge/ram/ram/ram_reg_0_1_0_5/WE
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    14.896    ge/ram/ram/ram_reg_0_1_0_5/WCLK
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMA/CLK
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.378    ge/ram/ram/ram_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 ge/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_1_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.100ns (26.390%)  route 3.068ns (73.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.608     5.192    ge/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ge/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  ge/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=51, routed)          1.788     7.436    ge/ram/ram/M_state_q[1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  ge/ram/ram/M_ram_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.560    ge/ram_n_7
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  ge/M_ram_state0_carry/CO[3]
                         net (fo=23, routed)          0.797     8.758    ge/ram/ram/CO[0]
    SLICE_X63Y73         LUT4 (Prop_lut4_I3_O)        0.119     8.877 r  ge/ram/ram/ram_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.484     9.360    ge/ram/ram/ram_reg_0_1_0_5/WE
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    14.896    ge/ram/ram/ram_reg_0_1_0_5/WCLK
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.378    ge/ram/ram/ram_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 ge/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_1_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.100ns (26.390%)  route 3.068ns (73.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.608     5.192    ge/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ge/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  ge/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=51, routed)          1.788     7.436    ge/ram/ram/M_state_q[1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  ge/ram/ram/M_ram_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.560    ge/ram_n_7
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  ge/M_ram_state0_carry/CO[3]
                         net (fo=23, routed)          0.797     8.758    ge/ram/ram/CO[0]
    SLICE_X63Y73         LUT4 (Prop_lut4_I3_O)        0.119     8.877 r  ge/ram/ram/ram_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.484     9.360    ge/ram/ram/ram_reg_0_1_0_5/WE
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    14.896    ge/ram/ram/ram_reg_0_1_0_5/WCLK
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMB/CLK
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.378    ge/ram/ram/ram_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 ge/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_1_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.100ns (26.390%)  route 3.068ns (73.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.608     5.192    ge/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ge/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  ge/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=51, routed)          1.788     7.436    ge/ram/ram/M_state_q[1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  ge/ram/ram/M_ram_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.560    ge/ram_n_7
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  ge/M_ram_state0_carry/CO[3]
                         net (fo=23, routed)          0.797     8.758    ge/ram/ram/CO[0]
    SLICE_X63Y73         LUT4 (Prop_lut4_I3_O)        0.119     8.877 r  ge/ram/ram/ram_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.484     9.360    ge/ram/ram/ram_reg_0_1_0_5/WE
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    14.896    ge/ram/ram/ram_reg_0_1_0_5/WCLK
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.378    ge/ram/ram/ram_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 ge/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_1_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.100ns (26.390%)  route 3.068ns (73.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.608     5.192    ge/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ge/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  ge/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=51, routed)          1.788     7.436    ge/ram/ram/M_state_q[1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  ge/ram/ram/M_ram_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.560    ge/ram_n_7
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  ge/M_ram_state0_carry/CO[3]
                         net (fo=23, routed)          0.797     8.758    ge/ram/ram/CO[0]
    SLICE_X63Y73         LUT4 (Prop_lut4_I3_O)        0.119     8.877 r  ge/ram/ram/ram_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.484     9.360    ge/ram/ram/ram_reg_0_1_0_5/WE
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    14.896    ge/ram/ram/ram_reg_0_1_0_5/WCLK
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMC/CLK
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.378    ge/ram/ram/ram_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 ge/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_1_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.100ns (26.390%)  route 3.068ns (73.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.608     5.192    ge/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ge/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  ge/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=51, routed)          1.788     7.436    ge/ram/ram/M_state_q[1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  ge/ram/ram/M_ram_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.560    ge/ram_n_7
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  ge/M_ram_state0_carry/CO[3]
                         net (fo=23, routed)          0.797     8.758    ge/ram/ram/CO[0]
    SLICE_X63Y73         LUT4 (Prop_lut4_I3_O)        0.119     8.877 r  ge/ram/ram/ram_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.484     9.360    ge/ram/ram/ram_reg_0_1_0_5/WE
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    14.896    ge/ram/ram/ram_reg_0_1_0_5/WCLK
    SLICE_X64Y74         RAMD32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.378    ge/ram/ram/ram_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 ge/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_1_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.100ns (26.390%)  route 3.068ns (73.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.608     5.192    ge/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ge/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  ge/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=51, routed)          1.788     7.436    ge/ram/ram/M_state_q[1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  ge/ram/ram/M_ram_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.560    ge/ram_n_7
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  ge/M_ram_state0_carry/CO[3]
                         net (fo=23, routed)          0.797     8.758    ge/ram/ram/CO[0]
    SLICE_X63Y73         LUT4 (Prop_lut4_I3_O)        0.119     8.877 r  ge/ram/ram/ram_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.484     9.360    ge/ram/ram/ram_reg_0_1_0_5/WE
    SLICE_X64Y74         RAMS32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    14.896    ge/ram/ram/ram_reg_0_1_0_5/WCLK
    SLICE_X64Y74         RAMS32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMD/CLK
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    14.378    ge/ram/ram/ram_reg_0_1_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 ge/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_1_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.100ns (26.390%)  route 3.068ns (73.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.608     5.192    ge/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ge/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  ge/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=51, routed)          1.788     7.436    ge/ram/ram/M_state_q[1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  ge/ram/ram/M_ram_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.560    ge/ram_n_7
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  ge/M_ram_state0_carry/CO[3]
                         net (fo=23, routed)          0.797     8.758    ge/ram/ram/CO[0]
    SLICE_X63Y73         LUT4 (Prop_lut4_I3_O)        0.119     8.877 r  ge/ram/ram/ram_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.484     9.360    ge/ram/ram/ram_reg_0_1_0_5/WE
    SLICE_X64Y74         RAMS32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    14.896    ge/ram/ram/ram_reg_0_1_0_5/WCLK
    SLICE_X64Y74         RAMS32                                       r  ge/ram/ram/ram_reg_0_1_0_5/RAMD_D1/CLK
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    14.378    ge/ram/ram/ram_reg_0_1_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ge/random/M_x_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/random/M_w_q_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.582     1.526    ge/random/clk_IBUF_BUFG
    SLICE_X61Y77         FDSE                                         r  ge/random/M_x_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  ge/random/M_x_q_reg[30]/Q
                         net (fo=2, routed)           0.065     1.732    ge/random/M_x_q[30]
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.777 r  ge/random/M_w_q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.777    ge/random/M_w_q[30]_i_1_n_0
    SLICE_X60Y77         FDSE                                         r  ge/random/M_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.849     2.038    ge/random/clk_IBUF_BUFG
    SLICE_X60Y77         FDSE                                         r  ge/random/M_w_q_reg[30]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y77         FDSE (Hold_fdse_C_D)         0.121     1.660    ge/random/M_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ge/random/M_x_q_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/random/M_w_q_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.582     1.526    ge/random/clk_IBUF_BUFG
    SLICE_X61Y77         FDSE                                         r  ge/random/M_x_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  ge/random/M_x_q_reg[22]/Q
                         net (fo=2, routed)           0.098     1.765    ge/random/M_x_q[22]
    SLICE_X60Y77         LUT5 (Prop_lut5_I1_O)        0.045     1.810 r  ge/random/M_w_q[22]_i_1/O
                         net (fo=1, routed)           0.000     1.810    ge/random/M_w_q[22]_i_1_n_0
    SLICE_X60Y77         FDSE                                         r  ge/random/M_w_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.849     2.038    ge/random/clk_IBUF_BUFG
    SLICE_X60Y77         FDSE                                         r  ge/random/M_w_q_reg[22]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y77         FDSE (Hold_fdse_C_D)         0.120     1.659    ge/random/M_w_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ge/random/M_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/random/M_w_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.498%)  route 0.082ns (30.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.582     1.526    ge/random/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  ge/random/M_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ge/random/M_x_q_reg[2]/Q
                         net (fo=3, routed)           0.082     1.748    ge/random/M_x_q[2]
    SLICE_X58Y77         LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  ge/random/M_w_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    ge/random/M_w_q[2]_i_1_n_0
    SLICE_X58Y77         FDRE                                         r  ge/random/M_w_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.849     2.038    ge/random/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  ge/random/M_w_q_reg[2]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.092     1.631    ge/random/M_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ge/random/M_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/random/M_w_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.200%)  route 0.083ns (30.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.582     1.526    ge/random/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  ge/random/M_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ge/random/M_x_q_reg[2]/Q
                         net (fo=3, routed)           0.083     1.750    ge/random/M_x_q[2]
    SLICE_X58Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.795 r  ge/random/M_w_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.795    ge/random/M_w_q[13]_i_1_n_0
    SLICE_X58Y77         FDRE                                         r  ge/random/M_w_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.849     2.038    ge/random/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  ge/random/M_w_q_reg[13]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.092     1.631    ge/random/M_w_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ge/random/M_w_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/random/M_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.580     1.524    ge/random/clk_IBUF_BUFG
    SLICE_X61Y73         FDSE                                         r  ge/random/M_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  ge/random/M_w_q_reg[17]/Q
                         net (fo=2, routed)           0.123     1.788    ge/random/M_w_q[17]
    SLICE_X61Y72         FDRE                                         r  ge/random/M_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.849     2.038    ge/random/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  ge/random/M_z_q_reg[17]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.066     1.605    ge/random/M_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ge/random/M_y_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/random/M_x_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.579     1.523    ge/random/clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  ge/random/M_y_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.128     1.651 r  ge/random/M_y_q_reg[7]/Q
                         net (fo=1, routed)           0.053     1.704    ge/random/M_y_q[7]
    SLICE_X59Y75         FDRE                                         r  ge/random/M_x_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.845     2.035    ge/random/clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  ge/random/M_x_q_reg[7]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)        -0.007     1.516    ge/random/M_x_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ge/random/M_w_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/random/M_z_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.072%)  route 0.152ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.579     1.523    ge/random/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  ge/random/M_w_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ge/random/M_w_q_reg[15]/Q
                         net (fo=2, routed)           0.152     1.816    ge/random/M_w_q[15]
    SLICE_X58Y75         FDRE                                         r  ge/random/M_z_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.845     2.035    ge/random/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  ge/random/M_z_q_reg[15]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X58Y75         FDRE (Hold_fdre_C_D)         0.071     1.627    ge/random/M_z_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ge/random/M_z_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/random/M_y_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.582     1.526    ge/random/clk_IBUF_BUFG
    SLICE_X58Y78         FDSE                                         r  ge/random/M_z_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  ge/random/M_z_q_reg[29]/Q
                         net (fo=1, routed)           0.115     1.782    ge/random/M_z_q[29]
    SLICE_X58Y78         FDRE                                         r  ge/random/M_y_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.850     2.039    ge/random/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  ge/random/M_y_q_reg[29]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.066     1.592    ge/random/M_y_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ge/random/M_w_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/random/M_z_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.858%)  route 0.136ns (49.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.580     1.524    ge/random/clk_IBUF_BUFG
    SLICE_X61Y73         FDSE                                         r  ge/random/M_w_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  ge/random/M_w_q_reg[9]/Q
                         net (fo=4, routed)           0.136     1.801    ge/random/M_w_q[9]
    SLICE_X61Y72         FDRE                                         r  ge/random/M_z_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.849     2.038    ge/random/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  ge/random/M_z_q_reg[9]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.072     1.611    ge/random/M_z_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ge/random/M_z_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/random/M_y_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.581     1.525    ge/random/clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  ge/random/M_z_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.141     1.666 r  ge/random/M_z_q_reg[1]/Q
                         net (fo=1, routed)           0.116     1.782    ge/random/M_z_q[1]
    SLICE_X63Y73         FDRE                                         r  ge/random/M_y_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.848     2.038    ge/random/clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  ge/random/M_y_q_reg[1]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.066     1.591    ge/random/M_y_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y76   ge/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y76   ge/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y77   ge/FSM_sequential_M_state_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y76   ge/M_button_a_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y76   ge/M_button_a_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y76   ge/M_button_a_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y75   ge/M_button_b_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y75   ge/M_button_b_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y76   ge/M_button_b_q_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y73   ge/ram/ram/ram_reg_0_1_6_6/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y73   ge/ram/ram/ram_reg_0_1_6_6/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y73   ge/ram/ram/ram_reg_0_1_6_6/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y73   ge/ram/ram/ram_reg_0_1_6_6/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y73   ge/ram/ram/ram_reg_0_1_6_6/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y73   ge/ram/ram/ram_reg_0_1_6_6/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y73   ge/ram/ram/ram_reg_0_1_6_6/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y73   ge/ram/ram/ram_reg_0_1_6_6/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y74   ge/ram/ram/ram_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y74   ge/ram/ram/ram_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y74   ge/ram/ram/ram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y74   ge/ram/ram/ram_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y74   ge/ram/ram/ram_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y74   ge/ram/ram/ram_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y74   ge/ram/ram/ram_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y74   ge/ram/ram/ram_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y74   ge/ram/ram/ram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y74   ge/ram/ram/ram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y73   ge/ram/ram/ram_reg_0_1_6_6/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y73   ge/ram/ram/ram_reg_0_1_6_6/RAMA_D1/CLK



