 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : c432
Version: S-2021.06-SP5-4
Date   : Sun May 26 13:14:12 2024
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: N4_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N421_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  c432               8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.70       0.70
  N4_reg/CLK (SDFFARX1)                    0.00       0.70 r
  N4_reg/Q (SDFFARX1)                      0.72       1.42 f
  U147/QN (NAND2X1)                        1.30       2.72 r
  U111/Q (AND4X1)                          0.51       3.22 r
  U110/QN (NAND4X0)                        0.29       3.51 f
  U157/Z (NBUFFX2)                         0.79       4.31 f
  U103/Q (AND2X1)                          1.09       5.40 f
  U102/QN (NOR3X0)                         0.55       5.94 r
  U170/ZN (INVX0)                          0.39       6.34 f
  U98/Q (AND4X1)                           0.33       6.66 f
  U97/QN (NAND4X0)                         0.26       6.92 r
  U151/Z (NBUFFX2)                         0.85       7.76 r
  U158/ZN (INVX0)                          3.12      10.88 f
  U169/QN (NOR2X0)                         0.37      11.25 r
  U89/Q (OR4X1)                            0.33      11.58 r
  U86/Q (AND4X1)                           0.37      11.95 r
  U85/QN (NAND4X0)                         0.29      12.24 f
  U125/Z (NBUFFX2)                         0.79      13.03 f
  U81/Q (AO222X1)                          0.96      13.99 f
  U80/QN (NAND4X0)                         0.84      14.83 r
  U154/QN (NOR2X0)                         0.40      15.23 f
  U167/QN (NOR2X0)                         0.17      15.40 r
  N421_reg/D (SDFFARX1)                    0.04      15.44 r
  data arrival time                                  15.44

  clock clk (rise edge)                   16.50      16.50
  clock network delay (ideal)              0.70      17.20
  clock uncertainty                       -0.80      16.40
  N421_reg/CLK (SDFFARX1)                  0.00      16.40 r
  library setup time                      -0.58      15.82
  data required time                                 15.82
  -----------------------------------------------------------
  data required time                                 15.82
  data arrival time                                 -15.44
  -----------------------------------------------------------
  slack (MET)                                         0.38


1
