// Seed: 1985091089
module module_0 (
    input wire id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6 id_12,
    input tri id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10
);
  wor id_13;
  assign id_2 = id_13;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output logic id_2,
    input logic id_3,
    output tri0 id_4,
    input tri id_5,
    input wand id_6,
    output tri0 id_7,
    output uwire id_8,
    input wand id_9
);
  always id_2 <= id_3;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_9,
      id_9,
      id_6,
      id_6,
      id_6,
      id_0,
      id_6,
      id_9
  );
  assign modCall_1.id_5 = 0;
  assign id_4 = id_0;
endmodule
