--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_top.twx uart_top.ncd -o uart_top.twr uart_top.pcf

Design file:              uart_top.ncd
Physical constraint file: uart_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3440 paths analyzed, 507 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.105ns.
--------------------------------------------------------------------------------

Paths for end point uart_byte_rx_u/bps_cnt_5_1 (SLICE_X11Y35.AX), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_rx_u/bps_cnt_6 (FF)
  Destination:          uart_byte_rx_u/bps_cnt_5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.194 - 0.205)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_rx_u/bps_cnt_6 to uart_byte_rx_u/bps_cnt_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.CQ      Tcko                  0.525   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/bps_cnt_6
    SLICE_X13Y35.D1      net (fanout=12)       0.982   uart_byte_rx_u/bps_cnt<6>
    SLICE_X13Y35.D       Tilo                  0.259   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/_n026221
    SLICE_X8Y33.B4       net (fanout=6)        1.003   uart_byte_rx_u/_n02622
    SLICE_X8Y33.B        Tilo                  0.235   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o<7>1
    SLICE_X11Y34.B6      net (fanout=10)       0.411   uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o
    SLICE_X11Y34.B       Tilo                  0.259   uart_byte_rx_u/Mcount_bps_cnt_lut<0>
                                                       uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv1
    SLICE_X10Y34.AX      net (fanout=1)        0.757   uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv
    SLICE_X10Y34.COUT    Taxcy                 0.259   uart_byte_rx_u/bps_cnt<3>
                                                       uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.BMUX    Tcinb                 0.310   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/Mcount_bps_cnt_xor<7>
    SLICE_X11Y35.AX      net (fanout=1)        0.942   uart_byte_rx_u/Mcount_bps_cnt5
    SLICE_X11Y35.CLK     Tdick                 0.114   uart_byte_rx_u/bps_cnt_5_1
                                                       uart_byte_rx_u/bps_cnt_5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (1.961ns logic, 4.098ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_rx_u/bps_cnt_4_1 (FF)
  Destination:          uart_byte_rx_u/bps_cnt_5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.898ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.311 - 0.323)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_rx_u/bps_cnt_4_1 to uart_byte_rx_u/bps_cnt_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/bps_cnt_4_1
    SLICE_X13Y35.D4      net (fanout=1)        0.916   uart_byte_rx_u/bps_cnt_4_1
    SLICE_X13Y35.D       Tilo                  0.259   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/_n026221
    SLICE_X8Y33.B4       net (fanout=6)        1.003   uart_byte_rx_u/_n02622
    SLICE_X8Y33.B        Tilo                  0.235   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o<7>1
    SLICE_X11Y34.B6      net (fanout=10)       0.411   uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o
    SLICE_X11Y34.B       Tilo                  0.259   uart_byte_rx_u/Mcount_bps_cnt_lut<0>
                                                       uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv1
    SLICE_X10Y34.AX      net (fanout=1)        0.757   uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv
    SLICE_X10Y34.COUT    Taxcy                 0.259   uart_byte_rx_u/bps_cnt<3>
                                                       uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.BMUX    Tcinb                 0.310   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/Mcount_bps_cnt_xor<7>
    SLICE_X11Y35.AX      net (fanout=1)        0.942   uart_byte_rx_u/Mcount_bps_cnt5
    SLICE_X11Y35.CLK     Tdick                 0.114   uart_byte_rx_u/bps_cnt_5_1
                                                       uart_byte_rx_u/bps_cnt_5_1
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.866ns logic, 4.032ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_rx_u/bps_cnt_5_1 (FF)
  Destination:          uart_byte_rx_u/bps_cnt_5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.724ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_rx_u/bps_cnt_5_1 to uart_byte_rx_u/bps_cnt_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   uart_byte_rx_u/bps_cnt_5_1
                                                       uart_byte_rx_u/bps_cnt_5_1
    SLICE_X13Y35.D2      net (fanout=2)        0.742   uart_byte_rx_u/bps_cnt_5_1
    SLICE_X13Y35.D       Tilo                  0.259   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/_n026221
    SLICE_X8Y33.B4       net (fanout=6)        1.003   uart_byte_rx_u/_n02622
    SLICE_X8Y33.B        Tilo                  0.235   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o<7>1
    SLICE_X11Y34.B6      net (fanout=10)       0.411   uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o
    SLICE_X11Y34.B       Tilo                  0.259   uart_byte_rx_u/Mcount_bps_cnt_lut<0>
                                                       uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv1
    SLICE_X10Y34.AX      net (fanout=1)        0.757   uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv
    SLICE_X10Y34.COUT    Taxcy                 0.259   uart_byte_rx_u/bps_cnt<3>
                                                       uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.BMUX    Tcinb                 0.310   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/Mcount_bps_cnt_xor<7>
    SLICE_X11Y35.AX      net (fanout=1)        0.942   uart_byte_rx_u/Mcount_bps_cnt5
    SLICE_X11Y35.CLK     Tdick                 0.114   uart_byte_rx_u/bps_cnt_5_1
                                                       uart_byte_rx_u/bps_cnt_5_1
    -------------------------------------------------  ---------------------------
    Total                                      5.724ns (1.866ns logic, 3.858ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_rx_u/bps_cnt_4_1 (SLICE_X13Y35.AX), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_rx_u/bps_cnt_6 (FF)
  Destination:          uart_byte_rx_u/bps_cnt_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.891ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.306 - 0.328)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_rx_u/bps_cnt_6 to uart_byte_rx_u/bps_cnt_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.CQ      Tcko                  0.525   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/bps_cnt_6
    SLICE_X13Y35.D1      net (fanout=12)       0.982   uart_byte_rx_u/bps_cnt<6>
    SLICE_X13Y35.D       Tilo                  0.259   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/_n026221
    SLICE_X8Y33.B4       net (fanout=6)        1.003   uart_byte_rx_u/_n02622
    SLICE_X8Y33.B        Tilo                  0.235   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o<7>1
    SLICE_X11Y34.B6      net (fanout=10)       0.411   uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o
    SLICE_X11Y34.B       Tilo                  0.259   uart_byte_rx_u/Mcount_bps_cnt_lut<0>
                                                       uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv1
    SLICE_X10Y34.AX      net (fanout=1)        0.757   uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv
    SLICE_X10Y34.COUT    Taxcy                 0.259   uart_byte_rx_u/bps_cnt<3>
                                                       uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.AMUX    Tcina                 0.220   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/Mcount_bps_cnt_xor<7>
    SLICE_X13Y35.AX      net (fanout=2)        0.864   uart_byte_rx_u/Mcount_bps_cnt4
    SLICE_X13Y35.CLK     Tdick                 0.114   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/bps_cnt_4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.891ns (1.871ns logic, 4.020ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_rx_u/bps_cnt_4_1 (FF)
  Destination:          uart_byte_rx_u/bps_cnt_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.730ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_rx_u/bps_cnt_4_1 to uart_byte_rx_u/bps_cnt_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/bps_cnt_4_1
    SLICE_X13Y35.D4      net (fanout=1)        0.916   uart_byte_rx_u/bps_cnt_4_1
    SLICE_X13Y35.D       Tilo                  0.259   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/_n026221
    SLICE_X8Y33.B4       net (fanout=6)        1.003   uart_byte_rx_u/_n02622
    SLICE_X8Y33.B        Tilo                  0.235   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o<7>1
    SLICE_X11Y34.B6      net (fanout=10)       0.411   uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o
    SLICE_X11Y34.B       Tilo                  0.259   uart_byte_rx_u/Mcount_bps_cnt_lut<0>
                                                       uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv1
    SLICE_X10Y34.AX      net (fanout=1)        0.757   uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv
    SLICE_X10Y34.COUT    Taxcy                 0.259   uart_byte_rx_u/bps_cnt<3>
                                                       uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.AMUX    Tcina                 0.220   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/Mcount_bps_cnt_xor<7>
    SLICE_X13Y35.AX      net (fanout=2)        0.864   uart_byte_rx_u/Mcount_bps_cnt4
    SLICE_X13Y35.CLK     Tdick                 0.114   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/bps_cnt_4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.730ns (1.776ns logic, 3.954ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_rx_u/bps_cnt_5_1 (FF)
  Destination:          uart_byte_rx_u/bps_cnt_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.306 - 0.328)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_rx_u/bps_cnt_5_1 to uart_byte_rx_u/bps_cnt_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   uart_byte_rx_u/bps_cnt_5_1
                                                       uart_byte_rx_u/bps_cnt_5_1
    SLICE_X13Y35.D2      net (fanout=2)        0.742   uart_byte_rx_u/bps_cnt_5_1
    SLICE_X13Y35.D       Tilo                  0.259   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/_n026221
    SLICE_X8Y33.B4       net (fanout=6)        1.003   uart_byte_rx_u/_n02622
    SLICE_X8Y33.B        Tilo                  0.235   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o<7>1
    SLICE_X11Y34.B6      net (fanout=10)       0.411   uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o
    SLICE_X11Y34.B       Tilo                  0.259   uart_byte_rx_u/Mcount_bps_cnt_lut<0>
                                                       uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv1
    SLICE_X10Y34.AX      net (fanout=1)        0.757   uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv
    SLICE_X10Y34.COUT    Taxcy                 0.259   uart_byte_rx_u/bps_cnt<3>
                                                       uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.AMUX    Tcina                 0.220   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/Mcount_bps_cnt_xor<7>
    SLICE_X13Y35.AX      net (fanout=2)        0.864   uart_byte_rx_u/Mcount_bps_cnt4
    SLICE_X13Y35.CLK     Tdick                 0.114   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/bps_cnt_4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.776ns logic, 3.780ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_rx_u/bps_cnt_4_2 (SLICE_X13Y35.BX), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_rx_u/bps_cnt_6 (FF)
  Destination:          uart_byte_rx_u/bps_cnt_4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.729ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.306 - 0.328)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_rx_u/bps_cnt_6 to uart_byte_rx_u/bps_cnt_4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.CQ      Tcko                  0.525   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/bps_cnt_6
    SLICE_X13Y35.D1      net (fanout=12)       0.982   uart_byte_rx_u/bps_cnt<6>
    SLICE_X13Y35.D       Tilo                  0.259   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/_n026221
    SLICE_X8Y33.B4       net (fanout=6)        1.003   uart_byte_rx_u/_n02622
    SLICE_X8Y33.B        Tilo                  0.235   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o<7>1
    SLICE_X11Y34.B6      net (fanout=10)       0.411   uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o
    SLICE_X11Y34.B       Tilo                  0.259   uart_byte_rx_u/Mcount_bps_cnt_lut<0>
                                                       uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv1
    SLICE_X10Y34.AX      net (fanout=1)        0.757   uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv
    SLICE_X10Y34.COUT    Taxcy                 0.259   uart_byte_rx_u/bps_cnt<3>
                                                       uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.AMUX    Tcina                 0.220   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/Mcount_bps_cnt_xor<7>
    SLICE_X13Y35.BX      net (fanout=2)        0.702   uart_byte_rx_u/Mcount_bps_cnt4
    SLICE_X13Y35.CLK     Tdick                 0.114   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/bps_cnt_4_2
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (1.871ns logic, 3.858ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_rx_u/bps_cnt_4_1 (FF)
  Destination:          uart_byte_rx_u/bps_cnt_4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.568ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_rx_u/bps_cnt_4_1 to uart_byte_rx_u/bps_cnt_4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/bps_cnt_4_1
    SLICE_X13Y35.D4      net (fanout=1)        0.916   uart_byte_rx_u/bps_cnt_4_1
    SLICE_X13Y35.D       Tilo                  0.259   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/_n026221
    SLICE_X8Y33.B4       net (fanout=6)        1.003   uart_byte_rx_u/_n02622
    SLICE_X8Y33.B        Tilo                  0.235   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o<7>1
    SLICE_X11Y34.B6      net (fanout=10)       0.411   uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o
    SLICE_X11Y34.B       Tilo                  0.259   uart_byte_rx_u/Mcount_bps_cnt_lut<0>
                                                       uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv1
    SLICE_X10Y34.AX      net (fanout=1)        0.757   uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv
    SLICE_X10Y34.COUT    Taxcy                 0.259   uart_byte_rx_u/bps_cnt<3>
                                                       uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.AMUX    Tcina                 0.220   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/Mcount_bps_cnt_xor<7>
    SLICE_X13Y35.BX      net (fanout=2)        0.702   uart_byte_rx_u/Mcount_bps_cnt4
    SLICE_X13Y35.CLK     Tdick                 0.114   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/bps_cnt_4_2
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (1.776ns logic, 3.792ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_rx_u/bps_cnt_5_1 (FF)
  Destination:          uart_byte_rx_u/bps_cnt_4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.306 - 0.328)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_rx_u/bps_cnt_5_1 to uart_byte_rx_u/bps_cnt_4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   uart_byte_rx_u/bps_cnt_5_1
                                                       uart_byte_rx_u/bps_cnt_5_1
    SLICE_X13Y35.D2      net (fanout=2)        0.742   uart_byte_rx_u/bps_cnt_5_1
    SLICE_X13Y35.D       Tilo                  0.259   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/_n026221
    SLICE_X8Y33.B4       net (fanout=6)        1.003   uart_byte_rx_u/_n02622
    SLICE_X8Y33.B        Tilo                  0.235   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o<7>1
    SLICE_X11Y34.B6      net (fanout=10)       0.411   uart_byte_rx_u/bps_cnt[7]_GND_4_o_equal_10_o
    SLICE_X11Y34.B       Tilo                  0.259   uart_byte_rx_u/Mcount_bps_cnt_lut<0>
                                                       uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv1
    SLICE_X10Y34.AX      net (fanout=1)        0.757   uart_byte_rx_u/bps_cnt[7]_bps_cnt[7]_OR_26_o_inv
    SLICE_X10Y34.COUT    Taxcy                 0.259   uart_byte_rx_u/bps_cnt<3>
                                                       uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   uart_byte_rx_u/Mcount_bps_cnt_cy<3>
    SLICE_X10Y35.AMUX    Tcina                 0.220   uart_byte_rx_u/bps_cnt<7>
                                                       uart_byte_rx_u/Mcount_bps_cnt_xor<7>
    SLICE_X13Y35.BX      net (fanout=2)        0.702   uart_byte_rx_u/Mcount_bps_cnt4
    SLICE_X13Y35.CLK     Tdick                 0.114   uart_byte_rx_u/bps_cnt_4_2
                                                       uart_byte_rx_u/bps_cnt_4_2
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.776ns logic, 3.618ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_byte_rx_u/r_data_byte_0_11 (SLICE_X8Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_byte_rx_u/r_data_byte_0_11 (FF)
  Destination:          uart_byte_rx_u/r_data_byte_0_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_byte_rx_u/r_data_byte_0_11 to uart_byte_rx_u/r_data_byte_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.200   uart_byte_rx_u/r_data_byte_0<10>
                                                       uart_byte_rx_u/r_data_byte_0_11
    SLICE_X8Y34.A6       net (fanout=2)        0.025   uart_byte_rx_u/r_data_byte_0<11>
    SLICE_X8Y34.CLK      Tah         (-Th)    -0.190   uart_byte_rx_u/r_data_byte_0<10>
                                                       uart_byte_rx_u/bps_cnt[7]_GND_4_o_select_92_OUT<11>
                                                       uart_byte_rx_u/r_data_byte_0_11
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_rx_u/uart_state (SLICE_X8Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_byte_rx_u/uart_state (FF)
  Destination:          uart_byte_rx_u/uart_state (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_byte_rx_u/uart_state to uart_byte_rx_u/uart_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.200   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/uart_state
    SLICE_X8Y33.A6       net (fanout=9)        0.040   uart_byte_rx_u/uart_state
    SLICE_X8Y33.CLK      Tah         (-Th)    -0.190   uart_byte_rx_u/tmp1_Rs232_Rx
                                                       uart_byte_rx_u/uart_state_rstpot
                                                       uart_byte_rx_u/uart_state
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_tx_u/bps_cnt_3 (SLICE_X5Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_byte_tx_u/bps_cnt_2 (FF)
  Destination:          uart_byte_tx_u/bps_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_byte_tx_u/bps_cnt_2 to uart_byte_tx_u/bps_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.BQ       Tcko                  0.198   uart_byte_tx_u/bps_cnt<2>
                                                       uart_byte_tx_u/bps_cnt_2
    SLICE_X5Y30.B5       net (fanout=5)        0.084   uart_byte_tx_u/bps_cnt<2>
    SLICE_X5Y30.CLK      Tah         (-Th)    -0.155   uart_byte_tx_u/bps_cnt<2>
                                                       uart_byte_tx_u/Mcount_bps_cnt_xor<3>11
                                                       uart_byte_tx_u/bps_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.353ns logic, 0.084ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: uart_byte_rx_u/bps_cnt<3>/CLK
  Logical resource: uart_byte_rx_u/bps_cnt_0/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: uart_byte_rx_u/bps_cnt<3>/SR
  Logical resource: uart_byte_rx_u/bps_cnt_0/SR
  Location pin: SLICE_X10Y34.SR
  Clock network: uart_byte_rx_u/Rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.105|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3440 paths, 0 nets, and 741 connections

Design statistics:
   Minimum period:   6.105ns{1}   (Maximum frequency: 163.800MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 18 20:00:57 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



