set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_location_assignment PIN_W20 -to LED[0]
set_location_assignment PIN_V16 -to LED[7]
set_location_assignment PIN_W16 -to LED[6]
set_location_assignment PIN_V17 -to LED[5]
set_location_assignment PIN_V18 -to LED[4]
set_location_assignment PIN_W17 -to LED[3]
set_location_assignment PIN_W19 -to LED[2]
set_location_assignment PIN_Y19 -to LED[1]
set_location_assignment PIN_AB12 -to dir_switch_1
set_location_assignment PIN_AC12 -to dir_switch_2
set_location_assignment PIN_Y16 -to PR1_button
set_location_assignment PIN_W21 -to PR_done_led
set_location_assignment PIN_Y21 -to PR_error_led
set_location_assignment PIN_AA14 -to PR_reset_button
set_location_assignment PIN_AF14 -to system_clock


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY PR_test_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 14.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:20:54  MAY 21, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 14.1.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VHDL_FILE PR_test_top.vhd
set_global_assignment -name VHDL_FILE freeze_region.vhd
set_global_assignment -name VHDL_FILE led_wrapper.vhd
set_global_assignment -name VHDL_FILE led_flash.vhd
set_global_assignment -name VHDL_FILE led_wrapper_generell.vhd
set_global_assignment -name VHDL_FILE led_flash_4.vhd
set_global_assignment -name VHDL_FILE pr_states.vhd
set_global_assignment -name VHDL_FILE pr_engine.vhd
set_global_assignment -name VHDL_FILE pr_cb_interface.vhd
set_global_assignment -name VHDL_FILE pr_user_host.vhd
set_global_assignment -name VHDL_FILE pr_cb_states.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE rom_bitstream.vhd
set_global_assignment -name VHDL_FILE persona1_rom_pr.vhd
set_global_assignment -name VHDL_FILE persona2_rom_pr.vhd
