Analysis & Synthesis report for RV32
Fri May 31 02:17:57 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "alu:ALU_Connect|alu_Block:ALU|AddSub:D0_in|Adder:adder_inst|FullAdder:adder_loop[31].full_adder"
 12. Port Connectivity Checks: "regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[0].register_inst"
 13. Port Connectivity Checks: "imemfetch:imemfetch_connect|imemfetch_block:fetch_block"
 14. Port Connectivity Checks: "PC:PC_connect|register_pc:PC_register_pc"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 31 02:17:57 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; RV32                                       ;
; Top-level Entity Name              ; RV32                                       ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 124                                        ;
;     Total combinational functions  ; 124                                        ;
;     Dedicated logic registers      ; 35                                         ;
; Total registers                    ; 35                                         ;
; Total pins                         ; 188                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; RV32               ; RV32               ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------+---------+
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/Quartus file/Doan/RV32/regfile.sv    ;         ;
; PC.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/Quartus file/Doan/RV32/PC.sv         ;         ;
; ImmGen.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/Quartus file/Doan/RV32/ImmGen.sv     ;         ;
; imemfetch.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/Quartus file/Doan/RV32/imemfetch.sv  ;         ;
; Dmem.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/Quartus file/Doan/RV32/Dmem.sv       ;         ;
; Controller.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/Quartus file/Doan/RV32/Controller.sv ;         ;
; BranchComp.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/Quartus file/Doan/RV32/BranchComp.sv ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/Quartus file/Doan/RV32/alu.sv        ;         ;
; RV32.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/Quartus file/Doan/RV32/RV32.sv       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 188              ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 35               ;
; Total fan-out            ; 868              ;
; Average fan-out          ; 1.62             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Library Name ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; |RV32                                                             ; 124 (0)           ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 188  ; 0            ; |RV32                                                                                          ; work         ;
;    |Controller:Controller_connect|                                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|Controller:Controller_connect                                                            ; work         ;
;       |Controller_Block:ControlUnit|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|Controller:Controller_connect|Controller_Block:ControlUnit                               ; work         ;
;    |Dmem:Dmem_Connect|                                            ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|Dmem:Dmem_Connect                                                                        ; work         ;
;       |Dmem_Block:DMEM|                                           ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|Dmem:Dmem_Connect|Dmem_Block:DMEM                                                        ; work         ;
;          |register_Dmem:dataR_buffer|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:dataR_buffer                             ; work         ;
;          |register_Dmem:register_Dmem_loop[0].register_Dmem_inst| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[0].register_Dmem_inst ; work         ;
;    |MUX_3:Wb_connect|                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|MUX_3:Wb_connect                                                                         ; work         ;
;    |MUX_AB:MUX_ASel|                                              ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|MUX_AB:MUX_ASel                                                                          ; work         ;
;    |MUX_AB:MUX_BSel|                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|MUX_AB:MUX_BSel                                                                          ; work         ;
;    |PC:PC_connect|                                                ; 32 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|PC:PC_connect                                                                            ; work         ;
;       |register_pc:PC_register_pc|                                ; 32 (32)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|PC:PC_connect|register_pc:PC_register_pc                                                 ; work         ;
;    |imemfetch:imemfetch_connect|                                  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|imemfetch:imemfetch_connect                                                              ; work         ;
;       |imem:imem_block|                                           ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|imemfetch:imemfetch_connect|imem:imem_block                                              ; work         ;
;       |imemfetch_block:fetch_block|                               ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|imemfetch:imemfetch_connect|imemfetch_block:fetch_block                                  ; work         ;
;    |regfile:regfile_connect|                                      ; 12 (0)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|regfile:regfile_connect                                                                  ; work         ;
;       |regfile_Block:mregfile|                                    ; 12 (0)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|regfile:regfile_connect|regfile_Block:mregfile                                           ; work         ;
;          |MUX:muxA|                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|regfile:regfile_connect|regfile_Block:mregfile|MUX:muxA                                  ; work         ;
;          |MUX:muxB|                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|regfile:regfile_connect|regfile_Block:mregfile|MUX:muxB                                  ; work         ;
;          |decoder:decoder5_32|                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|regfile:regfile_connect|regfile_Block:mregfile|decoder:decoder5_32                       ; work         ;
;          |register:register_loop[2].register_inst|                ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[2].register_inst   ; work         ;
;          |register:register_loop[5].register_inst|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[5].register_inst   ; work         ;
;          |register:register_loop[6].register_inst|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |RV32|regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[6].register_inst   ; work         ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal                                                                                        ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[31].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[30].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[29].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[28].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[27].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[26].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[25].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[24].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[23].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[22].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[21].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[20].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[19].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[18].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[17].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[16].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[15].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[14].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[13].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[12].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[11].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[10].register_Dmem_inst|Q[0..31] ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[9].register_Dmem_inst|Q[0..31]  ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[8].register_Dmem_inst|Q[0..31]  ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[7].register_Dmem_inst|Q[0..31]  ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[6].register_Dmem_inst|Q[0..31]  ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[5].register_Dmem_inst|Q[0..31]  ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[4].register_Dmem_inst|Q[0..31]  ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[3].register_Dmem_inst|Q[0..31]  ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[2].register_Dmem_inst|Q[0..31]  ; Lost fanout                                                                                               ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[1].register_Dmem_inst|Q[0..31]  ; Lost fanout                                                                                               ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[31].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[31].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[30].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[30].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[29].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[29].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[28].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[28].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[27].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[27].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[26].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[26].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[25].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[25].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[24].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[24].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[23].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[23].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[22].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[22].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[21].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[21].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[20].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[20].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[19].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[19].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[18].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[18].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[17].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[17].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[16].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[16].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[15].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[15].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[14].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[14].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[13].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[13].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[12].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[12].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[11].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[11].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[10].register_inst|Q[1..31]   ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[10].register_inst|Q[0]  ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[9].register_inst|Q[1..31]    ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[9].register_inst|Q[0]   ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[8].register_inst|Q[1..31]    ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[8].register_inst|Q[0]   ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[7].register_inst|Q[1..31]    ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[7].register_inst|Q[0]   ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[6].register_inst|Q[1..31]    ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[6].register_inst|Q[0]   ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[5].register_inst|Q[1..31]    ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[5].register_inst|Q[0]   ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[4].register_inst|Q[1..31]    ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[4].register_inst|Q[0]   ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[3].register_inst|Q[1..31]    ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[3].register_inst|Q[0]   ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[2].register_inst|Q[1..31]    ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[2].register_inst|Q[0]   ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[1].register_inst|Q[1..31]    ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[1].register_inst|Q[0]   ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[0].register_inst|Q[1..31]    ; Merged with regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[0].register_inst|Q[0]   ;
; PC:PC_connect|register_pc:PC_register_pc|Q[1]                                                      ; Merged with PC:PC_connect|register_pc:PC_register_pc|Q[0]                                                 ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[0].register_Dmem_inst|Q[1..31]  ; Merged with Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[0].register_Dmem_inst|Q[0] ;
; Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:dataR_buffer|Q[1..31]                              ; Merged with Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:dataR_buffer|Q[0]                             ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[0].register_inst|Q[0]        ; Stuck at GND due to stuck port data_in                                                                    ;
; PC:PC_connect|register_pc:PC_register_pc|Q[0]                                                      ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[31].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[30].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[29].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[28].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[27].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[26].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[25].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[24].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[23].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[22].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[21].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[20].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[19].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[18].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[17].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[16].register_inst|Q[0]       ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[15].register_inst|Q[0]       ; Lost fanout                                                                                               ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[14].register_inst|Q[0]       ; Lost fanout                                                                                               ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[13].register_inst|Q[0]       ; Lost fanout                                                                                               ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[12].register_inst|Q[0]       ; Lost fanout                                                                                               ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[11].register_inst|Q[0]       ; Lost fanout                                                                                               ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[10].register_inst|Q[0]       ; Lost fanout                                                                                               ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[9].register_inst|Q[0]        ; Lost fanout                                                                                               ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[8].register_inst|Q[0]        ; Lost fanout                                                                                               ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[7].register_inst|Q[0]        ; Lost fanout                                                                                               ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[1].register_inst|Q[0]        ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[3].register_inst|Q[0]        ; Stuck at GND due to stuck port data_in                                                                    ;
; regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[4].register_inst|Q[0]        ; Stuck at GND due to stuck port data_in                                                                    ;
; Total Number of Removed Registers = 2077                                                           ;                                                                                                           ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 35    ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |RV32|PC:PC_connect|register_pc:PC_register_pc|Q[12]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |RV32|regfile:regfile_connect|regfile_Block:mregfile|decoder:decoder5_32|en[7] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |RV32|regfile:regfile_connect|regfile_Block:mregfile|decoder:decoder5_32|en[1] ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |RV32|imemfetch:imemfetch_connect|imemfetch_block:fetch_block|Selector3        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU_Connect|alu_Block:ALU|AddSub:D0_in|Adder:adder_inst|FullAdder:adder_loop[31].full_adder" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[0].register_inst" ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imemfetch:imemfetch_connect|imemfetch_block:fetch_block"                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; funct7_fetch[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; funct7_fetch[6]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "PC:PC_connect|register_pc:PC_register_pc" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri May 31 02:17:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32 -c RV32
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (12090): Entity "MUX" obtained from "regfile.sv" instead of from Quartus II megafunction library
Info (12021): Found 6 design units, including 6 entities, in source file regfile.sv
    Info (12023): Found entity 1: decoder
    Info (12023): Found entity 2: MUX
    Info (12023): Found entity 3: register
    Info (12023): Found entity 4: MUX2
    Info (12023): Found entity 5: regfile_Block
    Info (12023): Found entity 6: regfile
Info (12021): Found 5 design units, including 5 entities, in source file pc.sv
    Info (12023): Found entity 1: adder
    Info (12023): Found entity 2: register_pc
    Info (12023): Found entity 3: PC_SEL
    Info (12023): Found entity 4: MUX_pc
    Info (12023): Found entity 5: PC
Info (12021): Found 2 design units, including 2 entities, in source file immgen.sv
    Info (12023): Found entity 1: ImmGen_block
    Info (12023): Found entity 2: ImmGen
Info (12021): Found 3 design units, including 3 entities, in source file imemfetch.sv
    Info (12023): Found entity 1: imem
    Info (12023): Found entity 2: imemfetch_block
    Info (12023): Found entity 3: imemfetch
Info (12021): Found 7 design units, including 7 entities, in source file dmem.sv
    Info (12023): Found entity 1: decoder_Dmem
    Info (12023): Found entity 2: MUX_Dmem
    Info (12023): Found entity 3: register_Dmem
    Info (12023): Found entity 4: MUX_Dmem2_1
    Info (12023): Found entity 5: MUX_Dmem2
    Info (12023): Found entity 6: Dmem_Block
    Info (12023): Found entity 7: Dmem
Info (12021): Found 2 design units, including 2 entities, in source file controller.sv
    Info (12023): Found entity 1: Controller_Block
    Info (12023): Found entity 2: Controller
Info (12021): Found 3 design units, including 3 entities, in source file branchcomp.sv
    Info (12023): Found entity 1: Complement_2
    Info (12023): Found entity 2: BranchComp_Block
    Info (12023): Found entity 3: BranchComp
Info (12021): Found 17 design units, including 17 entities, in source file alu.sv
    Info (12023): Found entity 1: FullAdder
    Info (12023): Found entity 2: Adder
    Info (12023): Found entity 3: AddSub
    Info (12023): Found entity 4: shift_left
    Info (12023): Found entity 5: SLL
    Info (12023): Found entity 6: Complement_2_alu
    Info (12023): Found entity 7: SLT
    Info (12023): Found entity 8: SLTU
    Info (12023): Found entity 9: XOR_Block
    Info (12023): Found entity 10: SRL
    Info (12023): Found entity 11: SRA
    Info (12023): Found entity 12: SRL_SRA
    Info (12023): Found entity 13: OR_Block
    Info (12023): Found entity 14: AND_Block
    Info (12023): Found entity 15: MUX_block
    Info (12023): Found entity 16: alu_Block
    Info (12023): Found entity 17: alu
Info (12021): Found 3 design units, including 3 entities, in source file rv32.sv
    Info (12023): Found entity 1: RV32
    Info (12023): Found entity 2: MUX_AB
    Info (12023): Found entity 3: MUX_3
Info (12021): Found 1 design units, including 1 entities, in source file rv32_tb.sv
    Info (12023): Found entity 1: RV32_tb
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(244): created implicit net for "rst_n"
Info (12127): Elaborating entity "RV32" for the top level hierarchy
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:Controller_connect"
Info (12128): Elaborating entity "Controller_Block" for hierarchy "Controller:Controller_connect|Controller_Block:ControlUnit"
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_connect"
Info (12128): Elaborating entity "register_pc" for hierarchy "PC:PC_connect|register_pc:PC_register_pc"
Info (12128): Elaborating entity "adder" for hierarchy "PC:PC_connect|adder:PC_4"
Info (12128): Elaborating entity "PC_SEL" for hierarchy "PC:PC_connect|PC_SEL:PCSel"
Info (12128): Elaborating entity "MUX_pc" for hierarchy "PC:PC_connect|MUX_pc:PC_MUX_pc"
Info (12128): Elaborating entity "imemfetch" for hierarchy "imemfetch:imemfetch_connect"
Info (12128): Elaborating entity "imem" for hierarchy "imemfetch:imemfetch_connect|imem:imem_block"
Warning (10030): Net "memory.data_a" at imemfetch.sv(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.waddr_a" at imemfetch.sv(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.we_a" at imemfetch.sv(7) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "imemfetch_block" for hierarchy "imemfetch:imemfetch_connect|imemfetch_block:fetch_block"
Warning (10230): Verilog HDL assignment warning at imemfetch.sv(72): truncated value with size 13 to match size of target (12)
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile_connect"
Info (12128): Elaborating entity "regfile_Block" for hierarchy "regfile:regfile_connect|regfile_Block:mregfile"
Info (12128): Elaborating entity "MUX2" for hierarchy "regfile:regfile_connect|regfile_Block:mregfile|MUX2:rdaddr_en"
Info (12128): Elaborating entity "decoder" for hierarchy "regfile:regfile_connect|regfile_Block:mregfile|decoder:decoder5_32"
Info (12128): Elaborating entity "register" for hierarchy "regfile:regfile_connect|regfile_Block:mregfile|register:register_loop[0].register_inst"
Info (12128): Elaborating entity "MUX" for hierarchy "regfile:regfile_connect|regfile_Block:mregfile|MUX:muxA"
Info (12128): Elaborating entity "BranchComp" for hierarchy "BranchComp:BranchComp_connect"
Info (12128): Elaborating entity "BranchComp_Block" for hierarchy "BranchComp:BranchComp_connect|BranchComp_Block:comp"
Info (12128): Elaborating entity "Complement_2" for hierarchy "BranchComp:BranchComp_connect|BranchComp_Block:comp|Complement_2:comp2"
Info (12128): Elaborating entity "ImmGen" for hierarchy "ImmGen:ImmGen_connect"
Info (12128): Elaborating entity "ImmGen_block" for hierarchy "ImmGen:ImmGen_connect|ImmGen_block:immgen"
Info (12128): Elaborating entity "MUX_AB" for hierarchy "MUX_AB:MUX_ASel"
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU_Connect"
Info (12128): Elaborating entity "alu_Block" for hierarchy "alu:ALU_Connect|alu_Block:ALU"
Info (12128): Elaborating entity "MUX_block" for hierarchy "alu:ALU_Connect|alu_Block:ALU|MUX_block:MUX_Sel"
Info (12128): Elaborating entity "AddSub" for hierarchy "alu:ALU_Connect|alu_Block:ALU|AddSub:D0_in"
Info (12128): Elaborating entity "Adder" for hierarchy "alu:ALU_Connect|alu_Block:ALU|AddSub:D0_in|Adder:adder_inst"
Info (12128): Elaborating entity "FullAdder" for hierarchy "alu:ALU_Connect|alu_Block:ALU|AddSub:D0_in|Adder:adder_inst|FullAdder:adder_loop[0].full_adder"
Info (12128): Elaborating entity "SLL" for hierarchy "alu:ALU_Connect|alu_Block:ALU|SLL:D1_in"
Info (12128): Elaborating entity "shift_left" for hierarchy "alu:ALU_Connect|alu_Block:ALU|SLL:D1_in|shift_left:block"
Info (12128): Elaborating entity "SLT" for hierarchy "alu:ALU_Connect|alu_Block:ALU|SLT:D2_in"
Info (12128): Elaborating entity "Complement_2_alu" for hierarchy "alu:ALU_Connect|alu_Block:ALU|SLT:D2_in|Complement_2_alu:A1_B1"
Info (12128): Elaborating entity "SLTU" for hierarchy "alu:ALU_Connect|alu_Block:ALU|SLTU:D3_in"
Info (12128): Elaborating entity "XOR_Block" for hierarchy "alu:ALU_Connect|alu_Block:ALU|XOR_Block:D4_in"
Info (12128): Elaborating entity "SRL_SRA" for hierarchy "alu:ALU_Connect|alu_Block:ALU|SRL_SRA:D5_in"
Info (12128): Elaborating entity "SRL" for hierarchy "alu:ALU_Connect|alu_Block:ALU|SRL_SRA:D5_in|SRL:SRL_block"
Info (12128): Elaborating entity "SRA" for hierarchy "alu:ALU_Connect|alu_Block:ALU|SRL_SRA:D5_in|SRA:SRA_block"
Warning (10230): Verilog HDL assignment warning at alu.sv(145): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "OR_Block" for hierarchy "alu:ALU_Connect|alu_Block:ALU|OR_Block:D6_in"
Info (12128): Elaborating entity "AND_Block" for hierarchy "alu:ALU_Connect|alu_Block:ALU|AND_Block:D7_in"
Info (12128): Elaborating entity "Dmem" for hierarchy "Dmem:Dmem_Connect"
Info (12128): Elaborating entity "Dmem_Block" for hierarchy "Dmem:Dmem_Connect|Dmem_Block:DMEM"
Info (12128): Elaborating entity "MUX_Dmem2" for hierarchy "Dmem:Dmem_Connect|Dmem_Block:DMEM|MUX_Dmem2:rd_en"
Info (12128): Elaborating entity "decoder_Dmem" for hierarchy "Dmem:Dmem_Connect|Dmem_Block:DMEM|decoder_Dmem:decoder_Dmem5_32"
Info (12128): Elaborating entity "register_Dmem" for hierarchy "Dmem:Dmem_Connect|Dmem_Block:DMEM|register_Dmem:register_Dmem_loop[0].register_Dmem_inst"
Info (12128): Elaborating entity "MUX_Dmem" for hierarchy "Dmem:Dmem_Connect|Dmem_Block:DMEM|MUX_Dmem:MUX_DmemA"
Info (12128): Elaborating entity "MUX_Dmem2_1" for hierarchy "Dmem:Dmem_Connect|Dmem_Block:DMEM|MUX_Dmem2_1:dataR_Sel"
Info (12128): Elaborating entity "MUX_3" for hierarchy "MUX_3:Wb_connect"
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus file/Doan/RV32/db/RV32.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cur_pcout[0]" is stuck at GND
    Warning (13410): Pin "cur_pcout[1]" is stuck at GND
    Warning (13410): Pin "imm_out[4]" is stuck at GND
    Warning (13410): Pin "imm_out[7]" is stuck at GND
    Warning (13410): Pin "imm_out[8]" is stuck at GND
    Warning (13410): Pin "imm_out[9]" is stuck at GND
    Warning (13410): Pin "rd_adr[3]" is stuck at GND
    Warning (13410): Pin "rd_adr[4]" is stuck at GND
    Warning (13410): Pin "wbs[1]" is stuck at GND
    Warning (13410): Pin "rs1_out[2]" is stuck at GND
    Warning (13410): Pin "rs1_out[3]" is stuck at GND
    Warning (13410): Pin "rs1_out[4]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1001 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Quartus file/Doan/RV32/output_files/RV32.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 312 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 185 output pins
    Info (21061): Implemented 124 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4748 megabytes
    Info: Processing ended: Fri May 31 02:17:57 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Quartus file/Doan/RV32/output_files/RV32.map.smsg.


