ARM GAS  /tmp/cc0rXydQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c"
  18              		.section	.text.adc_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	adc_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	adc_deinit:
  26              	.LFB116:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \file    gd32f4xx_adc.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief   ADC driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****        specific prior written permission.
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /tmp/cc0rXydQ.s 			page 2


  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #include "gd32f4xx_adc.h"
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ROUTINE_TRIGGER_MODE                        ((uint32_t)28U)
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define INSERTED_TRIGGER_MODE                       ((uint32_t)20U)
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /* discontinuous mode macro*/
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_LENGTH_SUBTRACT_ONE             ((uint8_t)1U)
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /* ADC routine channel macro */
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_SIX                ((uint8_t)6U)
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_TWELVE             ((uint8_t)12U)
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_SIXTEEN            ((uint8_t)16U)
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_LENGTH             ((uint8_t)5U)
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /* ADC sampling time macro */
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_SAMPLE_TEN                      ((uint8_t)10U)
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_SAMPLE_EIGHTEEN                 ((uint8_t)18U)
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_SAMPLE_LENGTH                   ((uint8_t)3U)
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /* ADC inserted channel macro */
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_INSERTED_CHANNEL_RANK_LENGTH            ((uint8_t)5U)
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_INSERTED_CHANNEL_SHIFT_LENGTH           ((uint8_t)15U)
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /* ADC inserted channel offset macro */
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_OFFSET_LENGTH                           ((uint8_t)3U)
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_OFFSET_SHIFT_LENGTH                     ((uint8_t)4U)
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief    reset ADC
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_deinit(void)
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
  27              		.loc 1 71 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     rcu_periph_reset_enable(RCU_ADCRST);
  31              		.loc 1 72 5 view .LVU1
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     rcu_periph_reset_enable(RCU_ADCRST);
  32              		.loc 1 71 1 is_stmt 0 view .LVU2
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  38              		.loc 1 72 5 view .LVU3
  39 0002 40F60810 		movw	r0, #2312
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     rcu_periph_reset_disable(RCU_ADCRST);
ARM GAS  /tmp/cc0rXydQ.s 			page 3


  42              		.loc 1 73 5 is_stmt 1 view .LVU4
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
  43              		.loc 1 74 1 is_stmt 0 view .LVU5
  44 000a BDE80840 		pop	{r3, lr}
  45              	.LCFI1:
  46              		.cfi_restore 14
  47              		.cfi_restore 3
  48              		.cfi_def_cfa_offset 0
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     rcu_periph_reset_disable(RCU_ADCRST);
  49              		.loc 1 73 5 view .LVU6
  50 000e 40F60810 		movw	r0, #2312
  51 0012 FFF7FEBF 		b	rcu_periph_reset_disable
  52              	.LVL1:
  53              		.cfi_endproc
  54              	.LFE116:
  56              		.section	.text.adc_clock_config,"ax",%progbits
  57              		.align	1
  58              		.global	adc_clock_config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	adc_clock_config:
  64              	.LVL2:
  65              	.LFB117:
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure the ADC clock for all the ADCs
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    prescaler: configure ADCs prescaler ratio
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV2: PCLK2 div2
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV4: PCLK2 div4
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV6: PCLK2 div6
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV8: PCLK2 div8
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV5: HCLK div5
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV6: HCLK div6
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV10: HCLK div10
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV20: HCLK div20
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_clock_config(uint32_t prescaler)
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
  66              		.loc 1 92 1 is_stmt 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~((uint32_t)ADC_SYNCCTL_ADCCK);
  71              		.loc 1 93 5 view .LVU8
  72 0000 064B     		ldr	r3, .L3
  73 0002 D3F80423 		ldr	r2, [r3, #772]
  74              		.loc 1 93 17 is_stmt 0 view .LVU9
  75 0006 22F4E022 		bic	r2, r2, #458752
  76 000a C3F80423 		str	r2, [r3, #772]
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= (uint32_t) prescaler;
  77              		.loc 1 94 5 is_stmt 1 view .LVU10
  78 000e D3F80423 		ldr	r2, [r3, #772]
ARM GAS  /tmp/cc0rXydQ.s 			page 4


  79              		.loc 1 94 17 is_stmt 0 view .LVU11
  80 0012 0243     		orrs	r2, r2, r0
  81 0014 C3F80423 		str	r2, [r3, #772]
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
  82              		.loc 1 95 1 view .LVU12
  83 0018 7047     		bx	lr
  84              	.L4:
  85 001a 00BF     		.align	2
  86              	.L3:
  87 001c 00200140 		.word	1073815552
  88              		.cfi_endproc
  89              	.LFE117:
  91              		.section	.text.adc_special_function_config,"ax",%progbits
  92              		.align	1
  93              		.global	adc_special_function_config
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	adc_special_function_config:
  99              	.LVL3:
 100              	.LFB118:
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        enable or disable ADC special function
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    function: the function to config
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SCAN_MODE: scan mode select
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_INSERTED_CHANNEL_AUTO: inserted sequence convert automatically
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_CONTINUOUS_MODE: continuous mode select
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    newvalue: ENABLE or DISABLE
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_special_function_config(uint32_t adc_periph, uint32_t function, ControlStatus newvalue)
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 101              		.loc 1 110 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 0
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(newvalue) {
 105              		.loc 1 111 5 view .LVU14
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(newvalue) {
 106              		.loc 1 110 1 is_stmt 0 view .LVU15
 107 0000 10B5     		push	{r4, lr}
 108              	.LCFI2:
 109              		.cfi_def_cfa_offset 8
 110              		.cfi_offset 4, -8
 111              		.cfi_offset 14, -4
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_SCAN_MODE)) {
 112              		.loc 1 112 28 view .LVU16
 113 0002 01F48073 		and	r3, r1, #256
 114 0006 01F48064 		and	r4, r1, #1024
 115 000a 01F00201 		and	r1, r1, #2
 116              	.LVL4:
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(newvalue) {
 117              		.loc 1 111 7 view .LVU17
ARM GAS  /tmp/cc0rXydQ.s 			page 5


 118 000e 7AB1     		cbz	r2, .L6
 119              		.loc 1 112 9 is_stmt 1 view .LVU18
 120              		.loc 1 112 11 is_stmt 0 view .LVU19
 121 0010 1BB1     		cbz	r3, .L7
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* enable scan mode */
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) |= ADC_SCAN_MODE;
 122              		.loc 1 114 13 is_stmt 1 view .LVU20
 123 0012 4368     		ldr	r3, [r0, #4]
 124              		.loc 1 114 34 is_stmt 0 view .LVU21
 125 0014 43F48073 		orr	r3, r3, #256
 126 0018 4360     		str	r3, [r0, #4]
 127              	.L7:
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 128              		.loc 1 116 9 is_stmt 1 view .LVU22
 129              		.loc 1 116 11 is_stmt 0 view .LVU23
 130 001a 1CB1     		cbz	r4, .L8
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* enable inserted sequence convert automatically */
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) |= ADC_INSERTED_CHANNEL_AUTO;
 131              		.loc 1 118 13 is_stmt 1 view .LVU24
 132 001c 4368     		ldr	r3, [r0, #4]
 133              		.loc 1 118 34 is_stmt 0 view .LVU25
 134 001e 43F48063 		orr	r3, r3, #1024
 135 0022 4360     		str	r3, [r0, #4]
 136              	.L8:
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)) {
 137              		.loc 1 120 9 is_stmt 1 view .LVU26
 138              		.loc 1 120 11 is_stmt 0 view .LVU27
 139 0024 19B1     		cbz	r1, .L5
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* enable continuous mode */
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CONTINUOUS_MODE;
 140              		.loc 1 122 13 is_stmt 1 view .LVU28
 141 0026 8368     		ldr	r3, [r0, #8]
 142              		.loc 1 122 34 is_stmt 0 view .LVU29
 143 0028 43F00203 		orr	r3, r3, #2
 144              	.L29:
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_SCAN_MODE)) {
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable scan mode */
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_SCAN_MODE;
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable inserted sequence convert automatically */
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_INSERTED_CHANNEL_AUTO;
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)) {
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable continuous mode */
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CONTINUOUS_MODE;
 145              		.loc 1 135 34 view .LVU30
 146 002c 8360     		str	r3, [r0, #8]
 147              	.L5:
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 148              		.loc 1 138 1 view .LVU31
ARM GAS  /tmp/cc0rXydQ.s 			page 6


 149 002e 10BD     		pop	{r4, pc}
 150              	.L6:
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable scan mode */
 151              		.loc 1 125 9 is_stmt 1 view .LVU32
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable scan mode */
 152              		.loc 1 125 11 is_stmt 0 view .LVU33
 153 0030 1BB1     		cbz	r3, .L11
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 154              		.loc 1 127 13 is_stmt 1 view .LVU34
 155 0032 4368     		ldr	r3, [r0, #4]
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 156              		.loc 1 127 34 is_stmt 0 view .LVU35
 157 0034 23F48073 		bic	r3, r3, #256
 158 0038 4360     		str	r3, [r0, #4]
 159              	.L11:
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable inserted sequence convert automatically */
 160              		.loc 1 129 9 is_stmt 1 view .LVU36
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable inserted sequence convert automatically */
 161              		.loc 1 129 11 is_stmt 0 view .LVU37
 162 003a 1CB1     		cbz	r4, .L12
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 163              		.loc 1 131 13 is_stmt 1 view .LVU38
 164 003c 4368     		ldr	r3, [r0, #4]
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 165              		.loc 1 131 34 is_stmt 0 view .LVU39
 166 003e 23F48063 		bic	r3, r3, #1024
 167 0042 4360     		str	r3, [r0, #4]
 168              	.L12:
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable continuous mode */
 169              		.loc 1 133 9 is_stmt 1 view .LVU40
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable continuous mode */
 170              		.loc 1 133 11 is_stmt 0 view .LVU41
 171 0044 0029     		cmp	r1, #0
 172 0046 F2D0     		beq	.L5
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 173              		.loc 1 135 13 is_stmt 1 view .LVU42
 174 0048 8368     		ldr	r3, [r0, #8]
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 175              		.loc 1 135 34 is_stmt 0 view .LVU43
 176 004a 23F00203 		bic	r3, r3, #2
 177 004e EDE7     		b	.L29
 178              		.cfi_endproc
 179              	.LFE118:
 181              		.section	.text.adc_data_alignment_config,"ax",%progbits
 182              		.align	1
 183              		.global	adc_data_alignment_config
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 188              	adc_data_alignment_config:
 189              	.LVL5:
 190              	.LFB119:
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure ADC data alignment
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    data_alignment: data alignment select
ARM GAS  /tmp/cc0rXydQ.s 			page 7


 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_DATAALIGN_RIGHT: LSB alignment
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_DATAALIGN_LEFT: MSB alignment
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_data_alignment_config(uint32_t adc_periph, uint32_t data_alignment)
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 191              		.loc 1 151 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(ADC_DATAALIGN_RIGHT != data_alignment) {
 196              		.loc 1 152 5 view .LVU45
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* MSB alignment */
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_DAL;
 197              		.loc 1 154 9 is_stmt 0 view .LVU46
 198 0000 8368     		ldr	r3, [r0, #8]
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(ADC_DATAALIGN_RIGHT != data_alignment) {
 199              		.loc 1 152 7 view .LVU47
 200 0002 19B1     		cbz	r1, .L31
 201              		.loc 1 154 9 is_stmt 1 view .LVU48
 202              		.loc 1 154 30 is_stmt 0 view .LVU49
 203 0004 43F40063 		orr	r3, r3, #2048
 204              	.L33:
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* LSB alignment */
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DAL);
 205              		.loc 1 157 30 view .LVU50
 206 0008 8360     		str	r3, [r0, #8]
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 207              		.loc 1 159 1 view .LVU51
 208 000a 7047     		bx	lr
 209              	.L31:
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 210              		.loc 1 157 9 is_stmt 1 view .LVU52
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 211              		.loc 1 157 30 is_stmt 0 view .LVU53
 212 000c 23F40063 		bic	r3, r3, #2048
 213 0010 FAE7     		b	.L33
 214              		.cfi_endproc
 215              	.LFE119:
 217              		.section	.text.adc_enable,"ax",%progbits
 218              		.align	1
 219              		.global	adc_enable
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 224              	adc_enable:
 225              	.LVL6:
 226              	.LFB120:
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        enable ADC interface
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
ARM GAS  /tmp/cc0rXydQ.s 			page 8


 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_enable(uint32_t adc_periph)
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 227              		.loc 1 168 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(RESET == (ADC_CTL1(adc_periph) & ADC_CTL1_ADCON)) {
 232              		.loc 1 169 5 view .LVU55
 233              		.loc 1 169 18 is_stmt 0 view .LVU56
 234 0000 8368     		ldr	r3, [r0, #8]
 235              		.loc 1 169 7 view .LVU57
 236 0002 DB07     		lsls	r3, r3, #31
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable ADC */
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_ADCON;
 237              		.loc 1 171 9 is_stmt 1 view .LVU58
 238 0004 5EBF     		ittt	pl
 239 0006 8368     		ldrpl	r3, [r0, #8]
 240              		.loc 1 171 30 is_stmt 0 view .LVU59
 241 0008 43F00103 		orrpl	r3, r3, #1
 242 000c 8360     		strpl	r3, [r0, #8]
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 243              		.loc 1 173 1 view .LVU60
 244 000e 7047     		bx	lr
 245              		.cfi_endproc
 246              	.LFE120:
 248              		.section	.text.adc_disable,"ax",%progbits
 249              		.align	1
 250              		.global	adc_disable
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 255              	adc_disable:
 256              	.LVL7:
 257              	.LFB121:
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        disable ADC interface
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_disable(uint32_t adc_periph)
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 258              		.loc 1 182 1 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              		@ link register save eliminated.
 183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* disable ADC */
 184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ADCON);
 263              		.loc 1 184 5 view .LVU62
 264 0000 8368     		ldr	r3, [r0, #8]
ARM GAS  /tmp/cc0rXydQ.s 			page 9


 265              		.loc 1 184 26 is_stmt 0 view .LVU63
 266 0002 23F00103 		bic	r3, r3, #1
 267 0006 8360     		str	r3, [r0, #8]
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 268              		.loc 1 185 1 view .LVU64
 269 0008 7047     		bx	lr
 270              		.cfi_endproc
 271              	.LFE121:
 273              		.section	.text.adc_calibration_enable,"ax",%progbits
 274              		.align	1
 275              		.global	adc_calibration_enable
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 280              	adc_calibration_enable:
 281              	.LVL8:
 282              	.LFB122:
 186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        ADC calibration and reset calibration
 189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_calibration_enable(uint32_t adc_periph)
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 283              		.loc 1 194 1 is_stmt 1 view -0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 0
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 287              		@ link register save eliminated.
 195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* reset the selected ADC calibration registers */
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t) ADC_CTL1_RSTCLB;
 288              		.loc 1 196 5 view .LVU66
 289 0000 8368     		ldr	r3, [r0, #8]
 290              		.loc 1 196 26 is_stmt 0 view .LVU67
 291 0002 43F00803 		orr	r3, r3, #8
 292              		.loc 1 196 5 view .LVU68
 293 0006 00F10802 		add	r2, r0, #8
 294              		.loc 1 196 26 view .LVU69
 295 000a 8360     		str	r3, [r0, #8]
 197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* check the RSTCLB bit state */
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     while(RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_RSTCLB)) {
 296              		.loc 1 198 5 is_stmt 1 view .LVU70
 297              	.L38:
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 298              		.loc 1 199 5 discriminator 1 view .LVU71
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 299              		.loc 1 198 17 discriminator 1 view .LVU72
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 300              		.loc 1 198 21 is_stmt 0 discriminator 1 view .LVU73
 301 000c 1368     		ldr	r3, [r2]
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 302              		.loc 1 198 17 discriminator 1 view .LVU74
 303 000e 1907     		lsls	r1, r3, #28
 304 0010 FCD4     		bmi	.L38
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* enable ADC calibration process */
ARM GAS  /tmp/cc0rXydQ.s 			page 10


 201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= ADC_CTL1_CLB;
 305              		.loc 1 201 5 is_stmt 1 view .LVU75
 306 0012 8368     		ldr	r3, [r0, #8]
 307              		.loc 1 201 26 is_stmt 0 view .LVU76
 308 0014 43F00403 		orr	r3, r3, #4
 309 0018 8360     		str	r3, [r0, #8]
 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* check the CLB bit state */
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     while(RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_CLB)) {
 310              		.loc 1 203 5 is_stmt 1 view .LVU77
 311              	.L39:
 204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 312              		.loc 1 204 5 discriminator 1 view .LVU78
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 313              		.loc 1 203 17 discriminator 1 view .LVU79
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 314              		.loc 1 203 21 is_stmt 0 discriminator 1 view .LVU80
 315 001a 1368     		ldr	r3, [r2]
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 316              		.loc 1 203 17 discriminator 1 view .LVU81
 317 001c 5B07     		lsls	r3, r3, #29
 318 001e FCD4     		bmi	.L39
 205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 319              		.loc 1 205 1 view .LVU82
 320 0020 7047     		bx	lr
 321              		.cfi_endproc
 322              	.LFE122:
 324              		.section	.text.adc_channel_16_to_18,"ax",%progbits
 325              		.align	1
 326              		.global	adc_channel_16_to_18
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 331              	adc_channel_16_to_18:
 332              	.LVL9:
 333              	.LFB123:
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure temperature sensor and internal reference voltage channel or VBAT chann
 209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    function: temperature sensor and internal reference voltage channel or VBAT chann
 210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_VBAT_CHANNEL_SWITCH: channel 18 (1/4 voltate of external battery) switch of A
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_TEMP_VREF_CHANNEL_SWITCH: channel 16 (temperature sensor) and 17 (internal re
 213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    newvalue: ENABLE or DISABLE
 214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_channel_16_to_18(uint32_t function, ControlStatus newvalue)
 218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 334              		.loc 1 218 1 is_stmt 1 view -0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 0
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338              		@ link register save eliminated.
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(newvalue) {
 339              		.loc 1 219 5 view .LVU84
 220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_VBAT_CHANNEL_SWITCH)) {
 340              		.loc 1 220 31 is_stmt 0 view .LVU85
ARM GAS  /tmp/cc0rXydQ.s 			page 11


 341 0000 00F48003 		and	r3, r0, #4194304
 342 0004 00F40000 		and	r0, r0, #8388608
 343              	.LVL10:
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(newvalue) {
 344              		.loc 1 219 7 view .LVU86
 345 0008 81B1     		cbz	r1, .L43
 346              		.loc 1 220 9 is_stmt 1 view .LVU87
 347              		.loc 1 220 11 is_stmt 0 view .LVU88
 348 000a 33B1     		cbz	r3, .L44
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* enable ADC0 Vbat channel */
 222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL |= ADC_VBAT_CHANNEL_SWITCH;
 349              		.loc 1 222 13 is_stmt 1 view .LVU89
 350 000c 0F4A     		ldr	r2, .L59
 351 000e D2F80433 		ldr	r3, [r2, #772]
 352              		.loc 1 222 25 is_stmt 0 view .LVU90
 353 0012 43F48003 		orr	r3, r3, #4194304
 354 0016 C2F80433 		str	r3, [r2, #772]
 355              	.L44:
 223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_TEMP_VREF_CHANNEL_SWITCH)) {
 356              		.loc 1 224 9 is_stmt 1 view .LVU91
 357              		.loc 1 224 11 is_stmt 0 view .LVU92
 358 001a 30B1     		cbz	r0, .L42
 225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* enable ADC0 Vref and Temperature channel */
 226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL |= ADC_TEMP_VREF_CHANNEL_SWITCH;
 359              		.loc 1 226 13 is_stmt 1 view .LVU93
 360 001c 0B4A     		ldr	r2, .L59
 361 001e D2F80433 		ldr	r3, [r2, #772]
 362              		.loc 1 226 25 is_stmt 0 view .LVU94
 363 0022 43F40003 		orr	r3, r3, #8388608
 364              	.L58:
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_VBAT_CHANNEL_SWITCH)) {
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable ADC0 Vbat channel  */
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL &= ~ADC_VBAT_CHANNEL_SWITCH;
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_TEMP_VREF_CHANNEL_SWITCH)) {
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable ADC0 Vref and Temperature channel */
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL &= ~ADC_TEMP_VREF_CHANNEL_SWITCH;
 365              		.loc 1 235 25 view .LVU95
 366 0026 C2F80433 		str	r3, [r2, #772]
 367              	.L42:
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 368              		.loc 1 238 1 view .LVU96
 369 002a 7047     		bx	lr
 370              	.L43:
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable ADC0 Vbat channel  */
 371              		.loc 1 229 9 is_stmt 1 view .LVU97
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable ADC0 Vbat channel  */
 372              		.loc 1 229 11 is_stmt 0 view .LVU98
 373 002c 33B1     		cbz	r3, .L47
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 374              		.loc 1 231 13 is_stmt 1 view .LVU99
 375 002e 074A     		ldr	r2, .L59
ARM GAS  /tmp/cc0rXydQ.s 			page 12


 376 0030 D2F80433 		ldr	r3, [r2, #772]
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 377              		.loc 1 231 25 is_stmt 0 view .LVU100
 378 0034 23F48003 		bic	r3, r3, #4194304
 379 0038 C2F80433 		str	r3, [r2, #772]
 380              	.L47:
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable ADC0 Vref and Temperature channel */
 381              		.loc 1 233 9 is_stmt 1 view .LVU101
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable ADC0 Vref and Temperature channel */
 382              		.loc 1 233 11 is_stmt 0 view .LVU102
 383 003c 0028     		cmp	r0, #0
 384 003e F4D0     		beq	.L42
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 385              		.loc 1 235 13 is_stmt 1 view .LVU103
 386 0040 024A     		ldr	r2, .L59
 387 0042 D2F80433 		ldr	r3, [r2, #772]
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 388              		.loc 1 235 25 is_stmt 0 view .LVU104
 389 0046 23F40003 		bic	r3, r3, #8388608
 390 004a ECE7     		b	.L58
 391              	.L60:
 392              		.align	2
 393              	.L59:
 394 004c 00200140 		.word	1073815552
 395              		.cfi_endproc
 396              	.LFE123:
 398              		.section	.text.adc_resolution_config,"ax",%progbits
 399              		.align	1
 400              		.global	adc_resolution_config
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 405              	adc_resolution_config:
 406              	.LVL11:
 407              	.LFB124:
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure ADC resolution
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    resolution: ADC resolution
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_12B: 12-bit ADC resolution
 246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_10B: 10-bit ADC resolution
 247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_8B: 8-bit ADC resolution
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_6B: 6-bit ADC resolution
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_resolution_config(uint32_t adc_periph, uint32_t resolution)
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 408              		.loc 1 253 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_DRES);
 413              		.loc 1 254 5 view .LVU106
ARM GAS  /tmp/cc0rXydQ.s 			page 13


 414 0000 4368     		ldr	r3, [r0, #4]
 415              		.loc 1 254 26 is_stmt 0 view .LVU107
 416 0002 23F04073 		bic	r3, r3, #50331648
 417 0006 4360     		str	r3, [r0, #4]
 255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)resolution;
 418              		.loc 1 255 5 is_stmt 1 view .LVU108
 419 0008 4368     		ldr	r3, [r0, #4]
 420              		.loc 1 255 26 is_stmt 0 view .LVU109
 421 000a 0B43     		orrs	r3, r3, r1
 422 000c 4360     		str	r3, [r0, #4]
 256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 423              		.loc 1 256 1 view .LVU110
 424 000e 7047     		bx	lr
 425              		.cfi_endproc
 426              	.LFE124:
 428              		.section	.text.adc_oversample_mode_config,"ax",%progbits
 429              		.align	1
 430              		.global	adc_oversample_mode_config
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 435              	adc_oversample_mode_config:
 436              	.LVL12:
 437              	.LFB125:
 257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure ADC oversample mode
 260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    mode: ADC oversampling mode
 262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_ALL_CONVERT: all oversampled conversions for a channel are done 
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_ONE_CONVERT: each oversampled conversion for a channel needs a t
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    shift: ADC oversampling shift
 266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_NONE: no oversampling shift
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_1B: 1-bit oversampling shift
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_2B: 2-bit oversampling shift
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_3B: 3-bit oversampling shift
 271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_4B: 3-bit oversampling shift
 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_5B: 5-bit oversampling shift
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_6B: 6-bit oversampling shift
 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_7B: 7-bit oversampling shift
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_8B: 8-bit oversampling shift
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    ratio: ADC oversampling ratio
 277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL2: oversampling ratio multiple 2
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL4: oversampling ratio multiple 4
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL8: oversampling ratio multiple 8
 281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL16: oversampling ratio multiple 16
 282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL32: oversampling ratio multiple 32
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL64: oversampling ratio multiple 64
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL128: oversampling ratio multiple 128
 285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL256: oversampling ratio multiple 256
 286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_oversample_mode_config(uint32_t adc_periph, uint32_t mode, uint16_t shift, uint8_t ratio)
ARM GAS  /tmp/cc0rXydQ.s 			page 14


 290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 438              		.loc 1 290 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(ADC_OVERSAMPLING_ONE_CONVERT == mode) {
 443              		.loc 1 291 5 view .LVU112
 444              		.loc 1 291 7 is_stmt 0 view .LVU113
 445 0000 B1F5007F 		cmp	r1, #512
 292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_OVSAMPCTL(adc_periph) |= (uint32_t)ADC_OVSAMPCTL_TOVS;
 446              		.loc 1 292 9 view .LVU114
 447 0004 D0F88010 		ldr	r1, [r0, #128]
 448              	.LVL13:
 449              		.loc 1 292 9 is_stmt 1 view .LVU115
 450              		.loc 1 292 35 is_stmt 0 view .LVU116
 451 0008 0CBF     		ite	eq
 452 000a 41F40071 		orreq	r1, r1, #512
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_TOVS);
 453              		.loc 1 294 9 is_stmt 1 view .LVU117
 454              		.loc 1 294 35 is_stmt 0 view .LVU118
 455 000e 21F40071 		bicne	r1, r1, #512
 456 0012 C0F88010 		str	r1, [r0, #128]
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* config the shift and ratio */
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)(ADC_OVSAMPCTL_OVSR | ADC_OVSAMPCTL_OVSS));
 457              		.loc 1 297 5 is_stmt 1 view .LVU119
 458 0016 D0F88010 		ldr	r1, [r0, #128]
 459              		.loc 1 297 31 is_stmt 0 view .LVU120
 460 001a 21F4FE71 		bic	r1, r1, #508
 461 001e C0F88010 		str	r1, [r0, #128]
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ((uint32_t)shift | (uint32_t)ratio);
 462              		.loc 1 298 5 is_stmt 1 view .LVU121
 463 0022 D0F88010 		ldr	r1, [r0, #128]
 464              		.loc 1 298 51 is_stmt 0 view .LVU122
 465 0026 1A43     		orrs	r2, r2, r3
 466              	.LVL14:
 467              		.loc 1 298 31 view .LVU123
 468 0028 0A43     		orrs	r2, r2, r1
 469 002a C0F88020 		str	r2, [r0, #128]
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 470              		.loc 1 299 1 view .LVU124
 471 002e 7047     		bx	lr
 472              		.cfi_endproc
 473              	.LFE125:
 475              		.section	.text.adc_oversample_mode_enable,"ax",%progbits
 476              		.align	1
 477              		.global	adc_oversample_mode_enable
 478              		.syntax unified
 479              		.thumb
 480              		.thumb_func
 482              	adc_oversample_mode_enable:
 483              	.LVL15:
 484              	.LFB126:
 300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
ARM GAS  /tmp/cc0rXydQ.s 			page 15


 302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        enable ADC oversample mode
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_oversample_mode_enable(uint32_t adc_periph)
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 485              		.loc 1 308 1 is_stmt 1 view -0
 486              		.cfi_startproc
 487              		@ args = 0, pretend = 0, frame = 0
 488              		@ frame_needed = 0, uses_anonymous_args = 0
 489              		@ link register save eliminated.
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ADC_OVSAMPCTL_OVSEN;
 490              		.loc 1 309 5 view .LVU126
 491 0000 D0F88030 		ldr	r3, [r0, #128]
 492              		.loc 1 309 31 is_stmt 0 view .LVU127
 493 0004 43F00103 		orr	r3, r3, #1
 494 0008 C0F88030 		str	r3, [r0, #128]
 310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 495              		.loc 1 310 1 view .LVU128
 496 000c 7047     		bx	lr
 497              		.cfi_endproc
 498              	.LFE126:
 500              		.section	.text.adc_oversample_mode_disable,"ax",%progbits
 501              		.align	1
 502              		.global	adc_oversample_mode_disable
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 507              	adc_oversample_mode_disable:
 508              	.LVL16:
 509              	.LFB127:
 311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        disable ADC oversample mode
 314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_oversample_mode_disable(uint32_t adc_periph)
 319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 510              		.loc 1 319 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_OVSEN);
 515              		.loc 1 320 5 view .LVU130
 516 0000 D0F88030 		ldr	r3, [r0, #128]
 517              		.loc 1 320 31 is_stmt 0 view .LVU131
 518 0004 23F00103 		bic	r3, r3, #1
 519 0008 C0F88030 		str	r3, [r0, #128]
 321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 520              		.loc 1 321 1 view .LVU132
 521 000c 7047     		bx	lr
 522              		.cfi_endproc
 523              	.LFE127:
ARM GAS  /tmp/cc0rXydQ.s 			page 16


 525              		.section	.text.adc_dma_mode_enable,"ax",%progbits
 526              		.align	1
 527              		.global	adc_dma_mode_enable
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 532              	adc_dma_mode_enable:
 533              	.LVL17:
 534              	.LFB128:
 322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        enable DMA request
 325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_dma_mode_enable(uint32_t adc_periph)
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 535              		.loc 1 330 1 is_stmt 1 view -0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 0, uses_anonymous_args = 0
 539              		@ link register save eliminated.
 331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* enable DMA request */
 332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_DMA);
 540              		.loc 1 332 5 view .LVU134
 541 0000 8368     		ldr	r3, [r0, #8]
 542              		.loc 1 332 26 is_stmt 0 view .LVU135
 543 0002 43F48073 		orr	r3, r3, #256
 544 0006 8360     		str	r3, [r0, #8]
 333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 545              		.loc 1 333 1 view .LVU136
 546 0008 7047     		bx	lr
 547              		.cfi_endproc
 548              	.LFE128:
 550              		.section	.text.adc_dma_mode_disable,"ax",%progbits
 551              		.align	1
 552              		.global	adc_dma_mode_disable
 553              		.syntax unified
 554              		.thumb
 555              		.thumb_func
 557              	adc_dma_mode_disable:
 558              	.LVL18:
 559              	.LFB129:
 334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      disable DMA request
 337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_dma_mode_disable(uint32_t adc_periph)
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 560              		.loc 1 342 1 is_stmt 1 view -0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc0rXydQ.s 			page 17


 564              		@ link register save eliminated.
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* disable DMA request */
 344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DMA);
 565              		.loc 1 344 5 view .LVU138
 566 0000 8368     		ldr	r3, [r0, #8]
 567              		.loc 1 344 26 is_stmt 0 view .LVU139
 568 0002 23F48073 		bic	r3, r3, #256
 569 0006 8360     		str	r3, [r0, #8]
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 570              		.loc 1 345 1 view .LVU140
 571 0008 7047     		bx	lr
 572              		.cfi_endproc
 573              	.LFE129:
 575              		.section	.text.adc_dma_request_after_last_enable,"ax",%progbits
 576              		.align	1
 577              		.global	adc_dma_request_after_last_enable
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 582              	adc_dma_request_after_last_enable:
 583              	.LVL19:
 584              	.LFB130:
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief    when DMA=1, the DMA engine issues a request at end of each routine conversion
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_dma_request_after_last_enable(uint32_t adc_periph)
 354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 585              		.loc 1 354 1 is_stmt 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_DDM);
 590              		.loc 1 355 5 view .LVU142
 591 0000 8368     		ldr	r3, [r0, #8]
 592              		.loc 1 355 26 is_stmt 0 view .LVU143
 593 0002 43F40073 		orr	r3, r3, #512
 594 0006 8360     		str	r3, [r0, #8]
 356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 595              		.loc 1 356 1 view .LVU144
 596 0008 7047     		bx	lr
 597              		.cfi_endproc
 598              	.LFE130:
 600              		.section	.text.adc_dma_request_after_last_disable,"ax",%progbits
 601              		.align	1
 602              		.global	adc_dma_request_after_last_disable
 603              		.syntax unified
 604              		.thumb
 605              		.thumb_func
 607              	adc_dma_request_after_last_disable:
 608              	.LVL20:
 609              	.LFB131:
 357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
ARM GAS  /tmp/cc0rXydQ.s 			page 18


 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief    the DMA engine is disabled after the end of transfer signal from DMA controller is de
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_dma_request_after_last_disable(uint32_t adc_periph)
 365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 610              		.loc 1 365 1 is_stmt 1 view -0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 0
 613              		@ frame_needed = 0, uses_anonymous_args = 0
 614              		@ link register save eliminated.
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DDM);
 615              		.loc 1 366 5 view .LVU146
 616 0000 8368     		ldr	r3, [r0, #8]
 617              		.loc 1 366 26 is_stmt 0 view .LVU147
 618 0002 23F40073 		bic	r3, r3, #512
 619 0006 8360     		str	r3, [r0, #8]
 367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 620              		.loc 1 367 1 view .LVU148
 621 0008 7047     		bx	lr
 622              		.cfi_endproc
 623              	.LFE131:
 625              		.section	.text.adc_discontinuous_mode_config,"ax",%progbits
 626              		.align	1
 627              		.global	adc_discontinuous_mode_config
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 632              	adc_discontinuous_mode_config:
 633              	.LVL21:
 634              	.LFB132:
 368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure ADC discontinuous mode
 371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_sequence: select the sequence
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_ROUTINE_CHANNEL: routine sequence
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_INSERTED_CHANNEL: inserted sequence
 376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_CHANNEL_DISCON_DISABLE: disable discontinuous mode of routine & inserted chan
 377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    length: number of conversions in discontinuous mode,the number can be 1..8
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   for routine sequence ,the number has no effect for inserted sequence
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_discontinuous_mode_config(uint32_t adc_periph, uint8_t adc_sequence, uint8_t length)
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 635              		.loc 1 383 1 is_stmt 1 view -0
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 0
 638              		@ frame_needed = 0, uses_anonymous_args = 0
 639              		@ link register save eliminated.
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* disable discontinuous mode of routine & inserted channel */
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)(ADC_CTL0_DISRC | ADC_CTL0_DISIC));
 640              		.loc 1 385 5 view .LVU150
ARM GAS  /tmp/cc0rXydQ.s 			page 19


 641 0000 4368     		ldr	r3, [r0, #4]
 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 642              		.loc 1 386 5 is_stmt 0 view .LVU151
 643 0002 0129     		cmp	r1, #1
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 644              		.loc 1 385 26 view .LVU152
 645 0004 23F4C053 		bic	r3, r3, #6144
 646 0008 4360     		str	r3, [r0, #4]
 647              		.loc 1 386 5 is_stmt 1 view .LVU153
 648 000a 02D0     		beq	.L73
 649 000c 0229     		cmp	r1, #2
 650 000e 11D0     		beq	.L74
 651 0010 7047     		bx	lr
 652              	.L73:
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* config the number of conversions in discontinuous mode  */
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_DISNUM);
 653              		.loc 1 389 9 view .LVU154
 654 0012 4368     		ldr	r3, [r0, #4]
 390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((length <= 8U) && (length >= 1U)) {
 655              		.loc 1 390 27 is_stmt 0 view .LVU155
 656 0014 013A     		subs	r2, r2, #1
 657              	.LVL22:
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((length <= 8U) && (length >= 1U)) {
 658              		.loc 1 389 30 view .LVU156
 659 0016 23F46043 		bic	r3, r3, #57344
 660 001a 4360     		str	r3, [r0, #4]
 661              		.loc 1 390 9 is_stmt 1 view .LVU157
 662              		.loc 1 390 11 is_stmt 0 view .LVU158
 663 001c D3B2     		uxtb	r3, r2
 664 001e 072B     		cmp	r3, #7
 391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) |= CTL0_DISNUM(((uint32_t)length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE
 665              		.loc 1 391 13 is_stmt 1 view .LVU159
 666 0020 9EBF     		ittt	ls
 667 0022 4368     		ldrls	r3, [r0, #4]
 668              		.loc 1 391 34 is_stmt 0 view .LVU160
 669 0024 43EA4233 		orrls	r3, r3, r2, lsl #13
 670 0028 4360     		strls	r3, [r0, #4]
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable routine sequence discontinuous mode */
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISRC;
 671              		.loc 1 394 9 is_stmt 1 view .LVU161
 672 002a 4368     		ldr	r3, [r0, #4]
 673              		.loc 1 394 30 is_stmt 0 view .LVU162
 674 002c 43F40063 		orr	r3, r3, #2048
 675              	.L77:
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable inserted sequence discontinuous mode */
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISIC;
 676              		.loc 1 398 30 view .LVU163
 677 0030 4360     		str	r3, [r0, #4]
 399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 678              		.loc 1 399 9 is_stmt 1 view .LVU164
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_CHANNEL_DISCON_DISABLE:
 401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* disable discontinuous mode of routine & inserted channel */
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
ARM GAS  /tmp/cc0rXydQ.s 			page 20


 403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 679              		.loc 1 405 1 is_stmt 0 view .LVU165
 680 0032 7047     		bx	lr
 681              	.LVL23:
 682              	.L74:
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 683              		.loc 1 398 9 is_stmt 1 view .LVU166
 684 0034 4368     		ldr	r3, [r0, #4]
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 685              		.loc 1 398 30 is_stmt 0 view .LVU167
 686 0036 43F48053 		orr	r3, r3, #4096
 687 003a F9E7     		b	.L77
 688              		.cfi_endproc
 689              	.LFE132:
 691              		.section	.text.adc_channel_length_config,"ax",%progbits
 692              		.align	1
 693              		.global	adc_channel_length_config
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 698              	adc_channel_length_config:
 699              	.LVL24:
 700              	.LFB133:
 406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure the length of routine sequence or inserted sequence
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_sequence: select the sequence
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_ROUTINE_CHANNEL: routine sequence
 413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_INSERTED_CHANNEL: inserted sequence
 414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    length: the length of the channel
 415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   routine channel 1-16
 416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   inserted channel 1-4
 417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_channel_length_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t length)
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 701              		.loc 1 421 1 is_stmt 1 view -0
 702              		.cfi_startproc
 703              		@ args = 0, pretend = 0, frame = 0
 704              		@ frame_needed = 0, uses_anonymous_args = 0
 705              		@ link register save eliminated.
 422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 706              		.loc 1 422 5 view .LVU169
 707 0000 0129     		cmp	r1, #1
 708 0002 02D0     		beq	.L79
 709 0004 0229     		cmp	r1, #2
 710 0006 0CD0     		beq	.L80
 711 0008 7047     		bx	lr
 712              	.L79:
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((length >= 1U) && (length <= 16U)) {
 713              		.loc 1 424 9 view .LVU170
ARM GAS  /tmp/cc0rXydQ.s 			page 21


 714              		.loc 1 424 27 is_stmt 0 view .LVU171
 715 000a 013A     		subs	r2, r2, #1
 716              	.LVL25:
 717              		.loc 1 424 11 view .LVU172
 718 000c 0F2A     		cmp	r2, #15
 719 000e 13D8     		bhi	.L78
 425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_RSQ0(adc_periph) &= ~((uint32_t)ADC_RSQ0_RL);
 720              		.loc 1 425 13 is_stmt 1 view .LVU173
 721 0010 C36A     		ldr	r3, [r0, #44]
 722              		.loc 1 425 34 is_stmt 0 view .LVU174
 723 0012 23F47003 		bic	r3, r3, #15728640
 724 0016 C362     		str	r3, [r0, #44]
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_RSQ0(adc_periph) |= RSQ0_RL((uint32_t)(length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 725              		.loc 1 426 13 is_stmt 1 view .LVU175
 726 0018 C36A     		ldr	r3, [r0, #44]
 727              		.loc 1 426 34 is_stmt 0 view .LVU176
 728 001a 43EA0253 		orr	r3, r3, r2, lsl #20
 729 001e C362     		str	r3, [r0, #44]
 730 0020 7047     		bx	lr
 731              	.LVL26:
 732              	.L80:
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((length >= 1U) && (length <= 4U)) {
 733              		.loc 1 430 9 is_stmt 1 view .LVU177
 734              		.loc 1 430 27 is_stmt 0 view .LVU178
 735 0022 013A     		subs	r2, r2, #1
 736              	.LVL27:
 737              		.loc 1 430 11 view .LVU179
 738 0024 032A     		cmp	r2, #3
 739 0026 07D8     		bhi	.L78
 431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_ISQ(adc_periph) &= ~((uint32_t)ADC_ISQ_IL);
 740              		.loc 1 431 13 is_stmt 1 view .LVU180
 741 0028 836B     		ldr	r3, [r0, #56]
 742              		.loc 1 431 33 is_stmt 0 view .LVU181
 743 002a 23F44013 		bic	r3, r3, #3145728
 744 002e 8363     		str	r3, [r0, #56]
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_ISQ(adc_periph) |= ISQ_IL((uint32_t)(length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 745              		.loc 1 432 13 is_stmt 1 view .LVU182
 746 0030 836B     		ldr	r3, [r0, #56]
 747              		.loc 1 432 33 is_stmt 0 view .LVU183
 748 0032 43EA0253 		orr	r3, r3, r2, lsl #20
 749 0036 8363     		str	r3, [r0, #56]
 750              	.LVL28:
 751              	.L78:
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 752              		.loc 1 438 1 view .LVU184
 753 0038 7047     		bx	lr
 754              		.cfi_endproc
 755              	.LFE133:
 757              		.section	.text.adc_routine_channel_config,"ax",%progbits
ARM GAS  /tmp/cc0rXydQ.s 			page 22


 758              		.align	1
 759              		.global	adc_routine_channel_config
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 764              	adc_routine_channel_config:
 765              	.LVL29:
 766              	.LFB134:
 439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure ADC routine channel
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    rank: the routine sequence rank,this parameter must be between 0 to 15
 444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_channel: the selected ADC channel
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_CHANNEL_x(x=0..18): ADC channelx
 447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    sample_time: the sample time value
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_3: 3 cycles
 450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_15: 15 cycles
 451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_28: 28 cycles
 452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_56: 56 cycles
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_84: 84 cycles
 454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_112: 112 cycles
 455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_144: 144 cycles
 456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_480: 480 cycles
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_routine_channel_config(uint32_t adc_periph, uint8_t rank, uint8_t adc_channel, uint32_t sa
 461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 767              		.loc 1 461 1 is_stmt 1 view -0
 768              		.cfi_startproc
 769              		@ args = 0, pretend = 0, frame = 0
 770              		@ frame_needed = 0, uses_anonymous_args = 0
 462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t rsq, sampt;
 771              		.loc 1 462 5 view .LVU186
 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* ADC routine sequence config */
 465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(rank < ADC_ROUTINE_CHANNEL_RANK_SIX) {
 772              		.loc 1 465 5 view .LVU187
 773              		.loc 1 465 7 is_stmt 0 view .LVU188
 774 0000 0529     		cmp	r1, #5
 461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t rsq, sampt;
 775              		.loc 1 461 1 view .LVU189
 776 0002 30B5     		push	{r4, r5, lr}
 777              	.LCFI3:
 778              		.cfi_def_cfa_offset 12
 779              		.cfi_offset 4, -12
 780              		.cfi_offset 5, -8
 781              		.cfi_offset 14, -4
 782              		.loc 1 465 7 view .LVU190
 783 0004 18D8     		bhi	.L83
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than six */
 467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq = ADC_RSQ2(adc_periph);
 784              		.loc 1 467 9 is_stmt 1 view .LVU191
 785              		.loc 1 467 13 is_stmt 0 view .LVU192
ARM GAS  /tmp/cc0rXydQ.s 			page 23


 786 0006 446B     		ldr	r4, [r0, #52]
 787              	.LVL30:
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &=  ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * rank)));
 788              		.loc 1 468 9 is_stmt 1 view .LVU193
 789              		.loc 1 468 80 is_stmt 0 view .LVU194
 790 0008 01EB8101 		add	r1, r1, r1, lsl #2
 791              	.LVL31:
 792              		.loc 1 468 19 view .LVU195
 793 000c 1F25     		movs	r5, #31
 794 000e 8D40     		lsls	r5, r5, r1
 795              		.loc 1 468 13 view .LVU196
 796 0010 24EA0504 		bic	r4, r4, r5
 797              	.LVL32:
 469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * rank));
 798              		.loc 1 470 9 is_stmt 1 view .LVU197
 799              		.loc 1 470 39 is_stmt 0 view .LVU198
 800 0014 02FA01F1 		lsl	r1, r2, r1
 801              		.loc 1 470 13 view .LVU199
 802 0018 2143     		orrs	r1, r1, r4
 803              	.LVL33:
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ2(adc_periph) = rsq;
 804              		.loc 1 471 9 is_stmt 1 view .LVU200
 805              		.loc 1 471 30 is_stmt 0 view .LVU201
 806 001a 4163     		str	r1, [r0, #52]
 807              	.LVL34:
 808              	.L84:
 472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_TWELVE) {
 473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than twelve */
 474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq = ADC_RSQ1(adc_periph);
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE_CHA
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_SIXTEEN) {
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than sixteen */
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq = ADC_RSQ0(adc_periph);
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE_CHA
 485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 809              		.loc 1 487 5 is_stmt 1 view .LVU202
 488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* ADC sampling time config */
 490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(adc_channel < ADC_CHANNEL_SAMPLE_TEN) {
 810              		.loc 1 490 5 view .LVU203
 811              		.loc 1 490 7 is_stmt 0 view .LVU204
 812 001c 092A     		cmp	r2, #9
 813 001e 29D8     		bhi	.L86
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than ten */
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 814              		.loc 1 492 9 is_stmt 1 view .LVU205
 815              		.loc 1 492 15 is_stmt 0 view .LVU206
 816 0020 0169     		ldr	r1, [r0, #16]
 817              	.LVL35:
ARM GAS  /tmp/cc0rXydQ.s 			page 24


 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel)));
 818              		.loc 1 493 9 is_stmt 1 view .LVU207
 819              		.loc 1 493 77 is_stmt 0 view .LVU208
 820 0022 02EB4202 		add	r2, r2, r2, lsl #1
 821              	.LVL36:
 822              		.loc 1 493 20 view .LVU209
 823 0026 0724     		movs	r4, #7
 824 0028 9440     		lsls	r4, r4, r2
 825              		.loc 1 493 15 view .LVU210
 826 002a 21EA0401 		bic	r1, r1, r4
 827              	.LVL37:
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt |= (uint32_t)(sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel));
 828              		.loc 1 495 9 is_stmt 1 view .LVU211
 829              		.loc 1 495 41 is_stmt 0 view .LVU212
 830 002e 03FA02F2 		lsl	r2, r3, r2
 831              		.loc 1 495 15 view .LVU213
 832 0032 0A43     		orrs	r2, r2, r1
 833              	.LVL38:
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 834              		.loc 1 496 9 is_stmt 1 view .LVU214
 835              		.loc 1 496 32 is_stmt 0 view .LVU215
 836 0034 0261     		str	r2, [r0, #16]
 837              	.LVL39:
 838              	.L82:
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than eighteen */
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt |= (uint32_t)(sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CHANNEL_
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 839              		.loc 1 506 1 view .LVU216
 840 0036 30BD     		pop	{r4, r5, pc}
 841              	.LVL40:
 842              	.L83:
 472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than twelve */
 843              		.loc 1 472 12 is_stmt 1 view .LVU217
 472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than twelve */
 844              		.loc 1 472 14 is_stmt 0 view .LVU218
 845 0038 0B29     		cmp	r1, #11
 846 003a 0CD8     		bhi	.L85
 474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 847              		.loc 1 474 9 is_stmt 1 view .LVU219
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 848              		.loc 1 475 87 is_stmt 0 view .LVU220
 849 003c 0639     		subs	r1, r1, #6
 850              	.LVL41:
 474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 851              		.loc 1 474 13 view .LVU221
 852 003e 046B     		ldr	r4, [r0, #48]
 853              	.LVL42:
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 854              		.loc 1 475 9 is_stmt 1 view .LVU222
ARM GAS  /tmp/cc0rXydQ.s 			page 25


 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 855              		.loc 1 475 79 is_stmt 0 view .LVU223
 856 0040 01EB8101 		add	r1, r1, r1, lsl #2
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 857              		.loc 1 475 18 view .LVU224
 858 0044 1F25     		movs	r5, #31
 859 0046 8D40     		lsls	r5, r5, r1
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 860              		.loc 1 475 13 view .LVU225
 861 0048 24EA0504 		bic	r4, r4, r5
 862              	.LVL43:
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 863              		.loc 1 477 9 is_stmt 1 view .LVU226
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 864              		.loc 1 477 39 is_stmt 0 view .LVU227
 865 004c 02FA01F1 		lsl	r1, r2, r1
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 866              		.loc 1 477 13 view .LVU228
 867 0050 2143     		orrs	r1, r1, r4
 868              	.LVL44:
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_SIXTEEN) {
 869              		.loc 1 478 9 is_stmt 1 view .LVU229
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_SIXTEEN) {
 870              		.loc 1 478 30 is_stmt 0 view .LVU230
 871 0052 0163     		str	r1, [r0, #48]
 872 0054 E2E7     		b	.L84
 873              	.LVL45:
 874              	.L85:
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than sixteen */
 875              		.loc 1 479 12 is_stmt 1 view .LVU231
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than sixteen */
 876              		.loc 1 479 14 is_stmt 0 view .LVU232
 877 0056 0F29     		cmp	r1, #15
 878 0058 E0D8     		bhi	.L84
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 879              		.loc 1 481 9 is_stmt 1 view .LVU233
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 880              		.loc 1 482 87 is_stmt 0 view .LVU234
 881 005a 0C39     		subs	r1, r1, #12
 882              	.LVL46:
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 883              		.loc 1 481 13 view .LVU235
 884 005c C46A     		ldr	r4, [r0, #44]
 885              	.LVL47:
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 886              		.loc 1 482 9 is_stmt 1 view .LVU236
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 887              		.loc 1 482 79 is_stmt 0 view .LVU237
 888 005e 01EB8101 		add	r1, r1, r1, lsl #2
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 889              		.loc 1 482 18 view .LVU238
 890 0062 1F25     		movs	r5, #31
 891 0064 8D40     		lsls	r5, r5, r1
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 892              		.loc 1 482 13 view .LVU239
 893 0066 24EA0504 		bic	r4, r4, r5
 894              	.LVL48:
ARM GAS  /tmp/cc0rXydQ.s 			page 26


 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 895              		.loc 1 484 9 is_stmt 1 view .LVU240
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 896              		.loc 1 484 39 is_stmt 0 view .LVU241
 897 006a 02FA01F1 		lsl	r1, r2, r1
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 898              		.loc 1 484 13 view .LVU242
 899 006e 2143     		orrs	r1, r1, r4
 900              	.LVL49:
 485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 901              		.loc 1 485 9 is_stmt 1 view .LVU243
 485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 902              		.loc 1 485 30 is_stmt 0 view .LVU244
 903 0070 C162     		str	r1, [r0, #44]
 904 0072 D3E7     		b	.L84
 905              	.LVL50:
 906              	.L86:
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than eighteen */
 907              		.loc 1 497 12 is_stmt 1 view .LVU245
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than eighteen */
 908              		.loc 1 497 14 is_stmt 0 view .LVU246
 909 0074 122A     		cmp	r2, #18
 910 0076 DED8     		bhi	.L82
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 911              		.loc 1 499 9 is_stmt 1 view .LVU247
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 912              		.loc 1 500 92 is_stmt 0 view .LVU248
 913 0078 0A3A     		subs	r2, r2, #10
 914              	.LVL51:
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 915              		.loc 1 499 15 view .LVU249
 916 007a C168     		ldr	r1, [r0, #12]
 917              	.LVL52:
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 918              		.loc 1 500 9 is_stmt 1 view .LVU250
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 919              		.loc 1 500 77 is_stmt 0 view .LVU251
 920 007c 02EB4202 		add	r2, r2, r2, lsl #1
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 921              		.loc 1 500 20 view .LVU252
 922 0080 0724     		movs	r4, #7
 923 0082 9440     		lsls	r4, r4, r2
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 924              		.loc 1 500 15 view .LVU253
 925 0084 21EA0401 		bic	r1, r1, r4
 926              	.LVL53:
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 927              		.loc 1 502 9 is_stmt 1 view .LVU254
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 928              		.loc 1 502 41 is_stmt 0 view .LVU255
 929 0088 9340     		lsls	r3, r3, r2
 930              	.LVL54:
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 931              		.loc 1 502 15 view .LVU256
 932 008a 0B43     		orrs	r3, r3, r1
 933              	.LVL55:
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
ARM GAS  /tmp/cc0rXydQ.s 			page 27


 934              		.loc 1 503 9 is_stmt 1 view .LVU257
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 935              		.loc 1 503 32 is_stmt 0 view .LVU258
 936 008c C360     		str	r3, [r0, #12]
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 937              		.loc 1 505 5 is_stmt 1 view .LVU259
 938              		.loc 1 506 1 is_stmt 0 view .LVU260
 939 008e D2E7     		b	.L82
 940              		.cfi_endproc
 941              	.LFE134:
 943              		.section	.text.adc_inserted_channel_config,"ax",%progbits
 944              		.align	1
 945              		.global	adc_inserted_channel_config
 946              		.syntax unified
 947              		.thumb
 948              		.thumb_func
 950              	adc_inserted_channel_config:
 951              	.LVL56:
 952              	.LFB135:
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief    configure ADC inserted channel
 510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  rank: the inserted sequence rank,this parameter must be between 0 to 3
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_CHANNEL_x(x=0..18): ADC Channelx
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  sample_time: The sample time value
 516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_3: 3 cycles
 518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_15: 15 cycles
 519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_28: 28 cycles
 520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_56: 56 cycles
 521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_84: 84 cycles
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_112: 112 cycles
 523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_144: 144 cycles
 524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_480: 480 cycles
 525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_inserted_channel_config(uint32_t adc_periph, uint8_t rank, uint8_t adc_channel, uint32_t s
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 953              		.loc 1 529 1 is_stmt 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint8_t inserted_length;
 957              		.loc 1 530 5 view .LVU262
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t isq, sampt;
 958              		.loc 1 531 5 view .LVU263
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* get inserted sequence length */
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph), 20U, 21U);
 959              		.loc 1 534 5 view .LVU264
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* the channel number is written to these bits to select a channel as the nth conversion in the
 536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(rank < 4U) {
 960              		.loc 1 536 7 is_stmt 0 view .LVU265
ARM GAS  /tmp/cc0rXydQ.s 			page 28


 961 0000 0329     		cmp	r1, #3
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint8_t inserted_length;
 962              		.loc 1 529 1 view .LVU266
 963 0002 30B5     		push	{r4, r5, lr}
 964              	.LCFI4:
 965              		.cfi_def_cfa_offset 12
 966              		.cfi_offset 4, -12
 967              		.cfi_offset 5, -8
 968              		.cfi_offset 14, -4
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* the channel number is written to these bits to select a channel as the nth conversion in the
 969              		.loc 1 534 32 view .LVU267
 970 0004 846B     		ldr	r4, [r0, #56]
 971              	.LVL57:
 972              		.loc 1 536 5 is_stmt 1 view .LVU268
 973              		.loc 1 536 7 is_stmt 0 view .LVU269
 974 0006 0FD8     		bhi	.L89
 537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         isq = ADC_ISQ(adc_periph);
 975              		.loc 1 537 9 is_stmt 1 view .LVU270
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         isq &= ~((uint32_t)(ADC_ISQ_ISQN << (ADC_INSERTED_CHANNEL_SHIFT_LENGTH - (inserted_length -
 976              		.loc 1 538 99 is_stmt 0 view .LVU271
 977 0008 C4F30154 		ubfx	r4, r4, #20, #2
 978              	.LVL58:
 979              		.loc 1 538 99 view .LVU272
 980 000c 611A     		subs	r1, r4, r1
 981              	.LVL59:
 982              		.loc 1 538 107 view .LVU273
 983 000e 6FF00404 		mvn	r4, #4
 984 0012 6143     		muls	r1, r4, r1
 537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         isq = ADC_ISQ(adc_periph);
 985              		.loc 1 537 13 view .LVU274
 986 0014 856B     		ldr	r5, [r0, #56]
 987              	.LVL60:
 988              		.loc 1 538 9 is_stmt 1 view .LVU275
 989              		.loc 1 538 80 is_stmt 0 view .LVU276
 990 0016 0F31     		adds	r1, r1, #15
 991              		.loc 1 538 18 view .LVU277
 992 0018 1F24     		movs	r4, #31
 993 001a 8C40     		lsls	r4, r4, r1
 994              		.loc 1 538 13 view .LVU278
 995 001c 25EA0404 		bic	r4, r5, r4
 996              	.LVL61:
 539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         isq |= ((uint32_t)adc_channel << (ADC_INSERTED_CHANNEL_SHIFT_LENGTH - (inserted_length - ra
 997              		.loc 1 539 9 is_stmt 1 view .LVU279
 998              		.loc 1 539 39 is_stmt 0 view .LVU280
 999 0020 02FA01F1 		lsl	r1, r2, r1
 1000              		.loc 1 539 13 view .LVU281
 1001 0024 2143     		orrs	r1, r1, r4
 1002              	.LVL62:
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_ISQ(adc_periph) = isq;
 1003              		.loc 1 540 9 is_stmt 1 view .LVU282
 1004              		.loc 1 540 29 is_stmt 0 view .LVU283
 1005 0026 8163     		str	r1, [r0, #56]
 1006              	.LVL63:
 1007              	.L89:
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* ADC sampling time config */
ARM GAS  /tmp/cc0rXydQ.s 			page 29


 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(adc_channel < ADC_CHANNEL_SAMPLE_TEN) {
 1008              		.loc 1 544 5 is_stmt 1 view .LVU284
 1009              		.loc 1 544 7 is_stmt 0 view .LVU285
 1010 0028 092A     		cmp	r2, #9
 1011 002a 0BD8     		bhi	.L90
 545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the inserted sequence rank is smaller than ten */
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 1012              		.loc 1 546 9 is_stmt 1 view .LVU286
 1013              		.loc 1 546 15 is_stmt 0 view .LVU287
 1014 002c 0169     		ldr	r1, [r0, #16]
 1015              	.LVL64:
 547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel)));
 1016              		.loc 1 547 9 is_stmt 1 view .LVU288
 1017              		.loc 1 547 77 is_stmt 0 view .LVU289
 1018 002e 02EB4202 		add	r2, r2, r2, lsl #1
 1019              	.LVL65:
 1020              		.loc 1 547 20 view .LVU290
 1021 0032 0724     		movs	r4, #7
 1022 0034 9440     		lsls	r4, r4, r2
 1023              		.loc 1 547 15 view .LVU291
 1024 0036 21EA0401 		bic	r1, r1, r4
 1025              	.LVL66:
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt |= (uint32_t) sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel);
 1026              		.loc 1 549 9 is_stmt 1 view .LVU292
 1027              		.loc 1 549 41 is_stmt 0 view .LVU293
 1028 003a 03FA02F2 		lsl	r2, r3, r2
 1029              		.loc 1 549 15 view .LVU294
 1030 003e 0A43     		orrs	r2, r2, r1
 1031              	.LVL67:
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 1032              		.loc 1 550 9 is_stmt 1 view .LVU295
 1033              		.loc 1 550 32 is_stmt 0 view .LVU296
 1034 0040 0261     		str	r2, [r0, #16]
 1035              	.LVL68:
 1036              	.L88:
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the inserted sequence rank is smaller than eighteen */
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt |= ((uint32_t)sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CHANNEL_
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1037              		.loc 1 560 1 view .LVU297
 1038 0042 30BD     		pop	{r4, r5, pc}
 1039              	.LVL69:
 1040              	.L90:
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 1041              		.loc 1 551 12 is_stmt 1 view .LVU298
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 1042              		.loc 1 551 14 is_stmt 0 view .LVU299
 1043 0044 122A     		cmp	r2, #18
 1044 0046 FCD8     		bhi	.L88
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
ARM GAS  /tmp/cc0rXydQ.s 			page 30


 1045              		.loc 1 553 9 is_stmt 1 view .LVU300
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1046              		.loc 1 554 92 is_stmt 0 view .LVU301
 1047 0048 0A3A     		subs	r2, r2, #10
 1048              	.LVL70:
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 1049              		.loc 1 553 15 view .LVU302
 1050 004a C168     		ldr	r1, [r0, #12]
 1051              	.LVL71:
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1052              		.loc 1 554 9 is_stmt 1 view .LVU303
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1053              		.loc 1 554 77 is_stmt 0 view .LVU304
 1054 004c 02EB4202 		add	r2, r2, r2, lsl #1
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1055              		.loc 1 554 20 view .LVU305
 1056 0050 0724     		movs	r4, #7
 1057 0052 9440     		lsls	r4, r4, r2
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1058              		.loc 1 554 15 view .LVU306
 1059 0054 21EA0401 		bic	r1, r1, r4
 1060              	.LVL72:
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1061              		.loc 1 556 9 is_stmt 1 view .LVU307
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1062              		.loc 1 556 41 is_stmt 0 view .LVU308
 1063 0058 9340     		lsls	r3, r3, r2
 1064              	.LVL73:
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1065              		.loc 1 556 15 view .LVU309
 1066 005a 0B43     		orrs	r3, r3, r1
 1067              	.LVL74:
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 1068              		.loc 1 557 9 is_stmt 1 view .LVU310
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 1069              		.loc 1 557 32 is_stmt 0 view .LVU311
 1070 005c C360     		str	r3, [r0, #12]
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1071              		.loc 1 559 5 is_stmt 1 view .LVU312
 1072              		.loc 1 560 1 is_stmt 0 view .LVU313
 1073 005e F0E7     		b	.L88
 1074              		.cfi_endproc
 1075              	.LFE135:
 1077              		.section	.text.adc_inserted_channel_offset_config,"ax",%progbits
 1078              		.align	1
 1079              		.global	adc_inserted_channel_offset_config
 1080              		.syntax unified
 1081              		.thumb
 1082              		.thumb_func
 1084              	adc_inserted_channel_offset_config:
 1085              	.LVL75:
 1086              	.LFB136:
 561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC inserted channel offset
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  inserted_channel : insert channel select
ARM GAS  /tmp/cc0rXydQ.s 			page 31


 566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_0: inserted channel0
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_2: inserted channel2
 570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_3: inserted channel3
 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  offset : the offset data
 572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_inserted_channel_offset_config(uint32_t adc_periph, uint8_t inserted_channel, uint16_t off
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1087              		.loc 1 576 1 is_stmt 1 view -0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
 1090              		@ frame_needed = 0, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
 577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint8_t inserted_length;
 1092              		.loc 1 577 5 view .LVU315
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t num = 0U;
 1093              		.loc 1 578 5 view .LVU316
 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph), 20U, 21U);
 1094              		.loc 1 580 5 view .LVU317
 1095              		.loc 1 580 32 is_stmt 0 view .LVU318
 1096 0000 836B     		ldr	r3, [r0, #56]
 1097              	.LVL76:
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     num = ((uint32_t)ADC_OFFSET_LENGTH - ((uint32_t)inserted_length - (uint32_t)inserted_channel));
 1098              		.loc 1 581 5 is_stmt 1 view .LVU319
 1099              		.loc 1 581 9 is_stmt 0 view .LVU320
 1100 0002 0331     		adds	r1, r1, #3
 1101              	.LVL77:
 1102              		.loc 1 581 43 view .LVU321
 1103 0004 C3F30153 		ubfx	r3, r3, #20, #2
 1104              	.LVL78:
 1105              		.loc 1 581 9 view .LVU322
 1106 0008 C91A     		subs	r1, r1, r3
 1107              	.LVL79:
 582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(num <= ADC_OFFSET_LENGTH) {
 1108              		.loc 1 583 5 is_stmt 1 view .LVU323
 1109              		.loc 1 583 7 is_stmt 0 view .LVU324
 1110 000a 0329     		cmp	r1, #3
 584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* calculate the offset of the register */
 585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         num = num * ADC_OFFSET_SHIFT_LENGTH;
 1111              		.loc 1 585 9 is_stmt 1 view .LVU325
 1112              	.LVL80:
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* config the offset of the selected channels */
 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         REG32((adc_periph) + 0x14U + num) = IOFFX_IOFF((uint32_t)offset);
 1113              		.loc 1 587 9 view .LVU326
 1114 000c 9EBF     		ittt	ls
 1115 000e 1430     		addls	r0, r0, #20
 1116              	.LVL81:
 1117              		.loc 1 587 45 is_stmt 0 view .LVU327
 1118 0010 C2F30B02 		ubfxls	r2, r2, #0, #12
 1119              	.LVL82:
 1120              		.loc 1 587 43 view .LVU328
 1121 0014 40F82120 		strls	r2, [r0, r1, lsl #2]
ARM GAS  /tmp/cc0rXydQ.s 			page 32


 588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1122              		.loc 1 589 1 view .LVU329
 1123 0018 7047     		bx	lr
 1124              		.cfi_endproc
 1125              	.LFE136:
 1127              		.section	.text.adc_external_trigger_source_config,"ax",%progbits
 1128              		.align	1
 1129              		.global	adc_external_trigger_source_config
 1130              		.syntax unified
 1131              		.thumb
 1132              		.thumb_func
 1134              	adc_external_trigger_source_config:
 1135              	.LVL83:
 1136              	.LFB137:
 590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC external trigger source
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: select the sequence
 595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  external_trigger_source: routine or inserted sequence trigger source
 599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 for routine sequence:
 600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T0_CH0: external trigger timer 0 CC0 event select for routine s
 602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T0_CH1: external trigger timer 0 CC1 event select for routine s
 603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T0_CH2: external trigger timer 0 CC2 event select for routine s
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_CH1: external trigger timer 1 CC1 event select for routine s
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_CH2: external trigger timer 1 CC2 event select for routine s
 606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_CH3: external trigger timer 1 CC3 event select for routine s
 607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_TRGO: external trigger timer 1 TRGO event select for routine
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T2_CH0 : external trigger timer 2 CC0 event select for routine 
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T2_TRGO : external trigger timer 2 TRGO event select for routin
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T3_CH3: external trigger timer 3 CC3 event select for routine s
 611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T4_CH0: external trigger timer 4 CC0 event select for routine s
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T4_CH1: external trigger timer 4 CC1 event select for routine s
 613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T4_CH2: external trigger timer 4 CC2 event select for routine s
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T7_CH0: external trigger timer 7 CC0 event select for routine s
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T7_TRGO: external trigger timer 7 TRGO event select for routine
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_EXTI_11: external trigger extiline 11 select for routine sequen
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 for inserted sequence:
 618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T0_CH3: timer0 capture compare 3
 620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T0_TRGO: timer0 TRGO event
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T1_CH0: timer1 capture compare 0
 622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T1_TRGO: timer1 TRGO event
 623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T2_CH1: timer2 capture compare 1
 624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T2_CH3: timer2 capture compare 3
 625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_CH0: timer3 capture compare 0
 626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_CH1: timer3 capture compare 1
 627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_CH2: timer3 capture compare 2
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_TRGO: timer3 capture compare TRGO
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T4_CH3: timer4 capture compare 3
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T4_TRGO: timer4 capture compare TRGO
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T7_CH1: timer7 capture compare 1
ARM GAS  /tmp/cc0rXydQ.s 			page 33


 632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T7_CH2: timer7 capture compare 2
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T7_CH3: timer7 capture compare 3
 634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_EXTI_15: external interrupt line 15
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_external_trigger_source_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t externa
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1137              		.loc 1 639 1 is_stmt 1 view -0
 1138              		.cfi_startproc
 1139              		@ args = 0, pretend = 0, frame = 0
 1140              		@ frame_needed = 0, uses_anonymous_args = 0
 1141              		@ link register save eliminated.
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1142              		.loc 1 640 5 view .LVU331
 1143 0000 0129     		cmp	r1, #1
 1144 0002 02D0     		beq	.L95
 1145 0004 0229     		cmp	r1, #2
 1146 0006 08D0     		beq	.L96
 1147 0008 7047     		bx	lr
 1148              	.L95:
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* configure ADC routine sequence external trigger source */
 643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSRC);
 1149              		.loc 1 643 9 view .LVU332
 1150 000a 8368     		ldr	r3, [r0, #8]
 1151              		.loc 1 643 30 is_stmt 0 view .LVU333
 1152 000c 23F07063 		bic	r3, r3, #251658240
 1153              	.L98:
 644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* configure ADC inserted sequence external trigger source */
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSIC);
 1154              		.loc 1 648 30 view .LVU334
 1155 0010 8360     		str	r3, [r0, #8]
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1156              		.loc 1 649 9 is_stmt 1 view .LVU335
 1157 0012 8368     		ldr	r3, [r0, #8]
 1158              		.loc 1 649 30 is_stmt 0 view .LVU336
 1159 0014 1343     		orrs	r3, r3, r2
 1160 0016 8360     		str	r3, [r0, #8]
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1161              		.loc 1 650 9 is_stmt 1 view .LVU337
 651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1162              		.loc 1 654 1 is_stmt 0 view .LVU338
 1163 0018 7047     		bx	lr
 1164              	.L96:
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1165              		.loc 1 648 9 is_stmt 1 view .LVU339
 1166 001a 8368     		ldr	r3, [r0, #8]
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1167              		.loc 1 648 30 is_stmt 0 view .LVU340
 1168 001c 23F47023 		bic	r3, r3, #983040
ARM GAS  /tmp/cc0rXydQ.s 			page 34


 1169 0020 F6E7     		b	.L98
 1170              		.cfi_endproc
 1171              	.LFE137:
 1173              		.section	.text.adc_external_trigger_config,"ax",%progbits
 1174              		.align	1
 1175              		.global	adc_external_trigger_config
 1176              		.syntax unified
 1177              		.thumb
 1178              		.thumb_func
 1180              	adc_external_trigger_config:
 1181              	.LVL84:
 1182              	.LFB138:
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      enable ADC external trigger
 658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: select the sequence
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  trigger_mode: external trigger mode
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_DISABLE: external trigger disable
 666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_RISING: rising edge of external trigger
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_FALLING: falling edge of external trigger
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_RISING_FALLING: rising and falling edge of external trigger
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_external_trigger_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t trigger_mode)
 673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1183              		.loc 1 673 1 is_stmt 1 view -0
 1184              		.cfi_startproc
 1185              		@ args = 0, pretend = 0, frame = 0
 1186              		@ frame_needed = 0, uses_anonymous_args = 0
 1187              		@ link register save eliminated.
 674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1188              		.loc 1 674 5 view .LVU342
 1189 0000 0129     		cmp	r1, #1
 1190 0002 02D0     		beq	.L100
 1191 0004 0229     		cmp	r1, #2
 1192 0006 09D0     		beq	.L101
 1193 0008 7047     		bx	lr
 1194              	.L100:
 675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* configure ADC routine sequence external trigger mode */
 677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETMRC);
 1195              		.loc 1 677 9 view .LVU343
 1196 000a 8368     		ldr	r3, [r0, #8]
 1197              		.loc 1 677 30 is_stmt 0 view .LVU344
 1198 000c 23F04053 		bic	r3, r3, #805306368
 1199 0010 8360     		str	r3, [r0, #8]
 678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(trigger_mode << ROUTINE_TRIGGER_MODE);
 1200              		.loc 1 678 9 is_stmt 1 view .LVU345
 1201 0012 8368     		ldr	r3, [r0, #8]
 1202              		.loc 1 678 30 is_stmt 0 view .LVU346
 1203 0014 43EA0273 		orr	r3, r3, r2, lsl #28
ARM GAS  /tmp/cc0rXydQ.s 			page 35


 1204              	.L103:
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* configure ADC inserted sequence external trigger mode */
 682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &=  ~((uint32_t)ADC_CTL1_ETMIC);
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(trigger_mode << INSERTED_TRIGGER_MODE);
 1205              		.loc 1 683 30 view .LVU347
 1206 0018 8360     		str	r3, [r0, #8]
 684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1207              		.loc 1 684 9 is_stmt 1 view .LVU348
 685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1208              		.loc 1 688 1 is_stmt 0 view .LVU349
 1209 001a 7047     		bx	lr
 1210              	.L101:
 682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(trigger_mode << INSERTED_TRIGGER_MODE);
 1211              		.loc 1 682 9 is_stmt 1 view .LVU350
 1212 001c 8368     		ldr	r3, [r0, #8]
 682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(trigger_mode << INSERTED_TRIGGER_MODE);
 1213              		.loc 1 682 30 is_stmt 0 view .LVU351
 1214 001e 23F44013 		bic	r3, r3, #3145728
 1215 0022 8360     		str	r3, [r0, #8]
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1216              		.loc 1 683 9 is_stmt 1 view .LVU352
 1217 0024 8368     		ldr	r3, [r0, #8]
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1218              		.loc 1 683 30 is_stmt 0 view .LVU353
 1219 0026 43EA0253 		orr	r3, r3, r2, lsl #20
 1220 002a F5E7     		b	.L103
 1221              		.cfi_endproc
 1222              	.LFE138:
 1224              		.section	.text.adc_software_trigger_enable,"ax",%progbits
 1225              		.align	1
 1226              		.global	adc_software_trigger_enable
 1227              		.syntax unified
 1228              		.thumb
 1229              		.thumb_func
 1231              	adc_software_trigger_enable:
 1232              	.LVL85:
 1233              	.LFB139:
 689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      enable ADC software trigger
 692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: select the sequence
 694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_software_trigger_enable(uint32_t adc_periph, uint8_t adc_sequence)
 701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1234              		.loc 1 701 1 is_stmt 1 view -0
 1235              		.cfi_startproc
ARM GAS  /tmp/cc0rXydQ.s 			page 36


 1236              		@ args = 0, pretend = 0, frame = 0
 1237              		@ frame_needed = 0, uses_anonymous_args = 0
 1238              		@ link register save eliminated.
 702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1239              		.loc 1 702 5 view .LVU355
 1240 0000 0129     		cmp	r1, #1
 1241 0002 02D0     		beq	.L105
 1242 0004 0229     		cmp	r1, #2
 1243 0006 05D0     		beq	.L106
 1244 0008 7047     		bx	lr
 1245              	.L105:
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable ADC routine sequence software trigger */
 705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_SWRCST;
 1246              		.loc 1 705 9 view .LVU356
 1247 000a 8368     		ldr	r3, [r0, #8]
 1248              		.loc 1 705 30 is_stmt 0 view .LVU357
 1249 000c 43F08043 		orr	r3, r3, #1073741824
 1250              	.L108:
 706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable ADC inserted sequence software trigger */
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_SWICST;
 1251              		.loc 1 709 30 view .LVU358
 1252 0010 8360     		str	r3, [r0, #8]
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1253              		.loc 1 710 9 is_stmt 1 view .LVU359
 711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1254              		.loc 1 714 1 is_stmt 0 view .LVU360
 1255 0012 7047     		bx	lr
 1256              	.L106:
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1257              		.loc 1 709 9 is_stmt 1 view .LVU361
 1258 0014 8368     		ldr	r3, [r0, #8]
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1259              		.loc 1 709 30 is_stmt 0 view .LVU362
 1260 0016 43F48003 		orr	r3, r3, #4194304
 1261 001a F9E7     		b	.L108
 1262              		.cfi_endproc
 1263              	.LFE139:
 1265              		.section	.text.adc_end_of_conversion_config,"ax",%progbits
 1266              		.align	1
 1267              		.global	adc_end_of_conversion_config
 1268              		.syntax unified
 1269              		.thumb
 1270              		.thumb_func
 1272              	adc_end_of_conversion_config:
 1273              	.LVL86:
 1274              	.LFB140:
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure end of conversion mode
 718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  end_selection: end of conversion mode
ARM GAS  /tmp/cc0rXydQ.s 			page 37


 720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EOC_SET_SEQUENCE: only at the end of a sequence of routine conversions, the EOC
 722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EOC_SET_CONVERSION: at the end of each routine conversion, the EOC bit is set.O
 723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_end_of_conversion_config(uint32_t adc_periph, uint8_t end_selection)
 727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1275              		.loc 1 727 1 is_stmt 1 view -0
 1276              		.cfi_startproc
 1277              		@ args = 0, pretend = 0, frame = 0
 1278              		@ frame_needed = 0, uses_anonymous_args = 0
 1279              		@ link register save eliminated.
 728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(end_selection) {
 1280              		.loc 1 728 5 view .LVU364
 1281 0000 11B1     		cbz	r1, .L110
 1282 0002 0129     		cmp	r1, #1
 1283 0004 05D0     		beq	.L111
 1284 0006 7047     		bx	lr
 1285              	.L110:
 729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_EOC_SET_SEQUENCE:
 730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* only at the end of a sequence of routine conversions, the EOC bit is set */
 731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_EOCM);
 1286              		.loc 1 731 9 view .LVU365
 1287 0008 8368     		ldr	r3, [r0, #8]
 1288              		.loc 1 731 30 is_stmt 0 view .LVU366
 1289 000a 23F48063 		bic	r3, r3, #1024
 1290              	.L113:
 732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_EOC_SET_CONVERSION:
 734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* at the end of each routine conversion, the EOC bit is set.Overflow is detected automatic
 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_EOCM);
 1291              		.loc 1 735 30 view .LVU367
 1292 000e 8360     		str	r3, [r0, #8]
 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1293              		.loc 1 736 9 is_stmt 1 view .LVU368
 737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1294              		.loc 1 740 1 is_stmt 0 view .LVU369
 1295 0010 7047     		bx	lr
 1296              	.L111:
 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1297              		.loc 1 735 9 is_stmt 1 view .LVU370
 1298 0012 8368     		ldr	r3, [r0, #8]
 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1299              		.loc 1 735 30 is_stmt 0 view .LVU371
 1300 0014 43F48063 		orr	r3, r3, #1024
 1301 0018 F9E7     		b	.L113
 1302              		.cfi_endproc
 1303              	.LFE140:
 1305              		.section	.text.adc_routine_data_read,"ax",%progbits
 1306              		.align	1
 1307              		.global	adc_routine_data_read
 1308              		.syntax unified
 1309              		.thumb
ARM GAS  /tmp/cc0rXydQ.s 			page 38


 1310              		.thumb_func
 1312              	adc_routine_data_read:
 1313              	.LVL87:
 1314              	.LFB141:
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      read ADC routine data register
 744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     the conversion value
 748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** uint16_t adc_routine_data_read(uint32_t adc_periph)
 750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1315              		.loc 1 750 1 is_stmt 1 view -0
 1316              		.cfi_startproc
 1317              		@ args = 0, pretend = 0, frame = 0
 1318              		@ frame_needed = 0, uses_anonymous_args = 0
 1319              		@ link register save eliminated.
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return (uint16_t)(ADC_RDATA(adc_periph));
 1320              		.loc 1 751 5 view .LVU373
 1321              		.loc 1 751 23 is_stmt 0 view .LVU374
 1322 0000 C06C     		ldr	r0, [r0, #76]
 1323              	.LVL88:
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1324              		.loc 1 752 1 view .LVU375
 1325 0002 80B2     		uxth	r0, r0
 1326 0004 7047     		bx	lr
 1327              		.cfi_endproc
 1328              	.LFE141:
 1330              		.section	.text.adc_inserted_data_read,"ax",%progbits
 1331              		.align	1
 1332              		.global	adc_inserted_data_read
 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1337              	adc_inserted_data_read:
 1338              	.LVL89:
 1339              	.LFB142:
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      read ADC inserted data register
 756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  inserted_channel : insert channel select
 758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_0: inserted channel0
 760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_2: inserted channel2
 762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_3: inserted channel3
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     the conversion value
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** uint16_t adc_inserted_data_read(uint32_t adc_periph, uint8_t inserted_channel)
 767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1340              		.loc 1 767 1 is_stmt 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc0rXydQ.s 			page 39


 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344              		@ link register save eliminated.
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t idata;
 1345              		.loc 1 768 5 view .LVU377
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* read the data of the selected channel */
 770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(inserted_channel) {
 1346              		.loc 1 770 5 view .LVU378
 1347 0000 0329     		cmp	r1, #3
 1348 0002 0CD8     		bhi	.L122
 1349 0004 DFE801F0 		tbb	[pc, r1]
 1350              	.L118:
 1351 0008 02       		.byte	(.L121-.L118)/2
 1352 0009 05       		.byte	(.L120-.L118)/2
 1353 000a 07       		.byte	(.L119-.L118)/2
 1354 000b 09       		.byte	(.L117-.L118)/2
 1355              		.p2align 1
 1356              	.L121:
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* read the data of channel 0 */
 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA0(adc_periph);
 1357              		.loc 1 773 9 view .LVU379
 1358              		.loc 1 773 15 is_stmt 0 view .LVU380
 1359 000c C06B     		ldr	r0, [r0, #60]
 1360              	.LVL90:
 774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1361              		.loc 1 774 9 is_stmt 1 view .LVU381
 1362              	.L116:
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_1:
 776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* read the data of channel 1 */
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA1(adc_periph);
 778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* read the data of channel 2 */
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA2(adc_periph);
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* read the data of channel 3 */
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA3(adc_periph);
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         idata = 0U;
 789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return (uint16_t)idata;
 1363              		.loc 1 791 5 view .LVU382
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1364              		.loc 1 792 1 is_stmt 0 view .LVU383
 1365 000e 80B2     		uxth	r0, r0
 1366              	.LVL91:
 1367              		.loc 1 792 1 view .LVU384
 1368 0010 7047     		bx	lr
 1369              	.LVL92:
 1370              	.L120:
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1371              		.loc 1 777 9 is_stmt 1 view .LVU385
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1372              		.loc 1 777 15 is_stmt 0 view .LVU386
ARM GAS  /tmp/cc0rXydQ.s 			page 40


 1373 0012 006C     		ldr	r0, [r0, #64]
 1374              	.LVL93:
 778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 1375              		.loc 1 778 9 is_stmt 1 view .LVU387
 1376 0014 FBE7     		b	.L116
 1377              	.LVL94:
 1378              	.L119:
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1379              		.loc 1 781 9 view .LVU388
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1380              		.loc 1 781 15 is_stmt 0 view .LVU389
 1381 0016 406C     		ldr	r0, [r0, #68]
 1382              	.LVL95:
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 1383              		.loc 1 782 9 is_stmt 1 view .LVU390
 1384 0018 F9E7     		b	.L116
 1385              	.LVL96:
 1386              	.L117:
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1387              		.loc 1 785 9 view .LVU391
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1388              		.loc 1 785 15 is_stmt 0 view .LVU392
 1389 001a 806C     		ldr	r0, [r0, #72]
 1390              	.LVL97:
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 1391              		.loc 1 786 9 is_stmt 1 view .LVU393
 1392 001c F7E7     		b	.L116
 1393              	.LVL98:
 1394              	.L122:
 770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1395              		.loc 1 770 5 is_stmt 0 view .LVU394
 1396 001e 0020     		movs	r0, #0
 1397              	.LVL99:
 770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1398              		.loc 1 770 5 view .LVU395
 1399 0020 F5E7     		b	.L116
 1400              		.cfi_endproc
 1401              	.LFE142:
 1403              		.section	.text.adc_watchdog_single_channel_disable,"ax",%progbits
 1404              		.align	1
 1405              		.global	adc_watchdog_single_channel_disable
 1406              		.syntax unified
 1407              		.thumb
 1408              		.thumb_func
 1410              	adc_watchdog_single_channel_disable:
 1411              	.LVL100:
 1412              	.LFB143:
 793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      disable ADC analog watchdog single channel
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_watchdog_single_channel_disable(uint32_t adc_periph)
 801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1413              		.loc 1 801 1 is_stmt 1 view -0
ARM GAS  /tmp/cc0rXydQ.s 			page 41


 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 0
 1416              		@ frame_needed = 0, uses_anonymous_args = 0
 1417              		@ link register save eliminated.
 802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_WDSC);
 1418              		.loc 1 802 5 view .LVU397
 1419 0000 4368     		ldr	r3, [r0, #4]
 1420              		.loc 1 802 26 is_stmt 0 view .LVU398
 1421 0002 23F40073 		bic	r3, r3, #512
 1422 0006 4360     		str	r3, [r0, #4]
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1423              		.loc 1 803 1 view .LVU399
 1424 0008 7047     		bx	lr
 1425              		.cfi_endproc
 1426              	.LFE143:
 1428              		.section	.text.adc_watchdog_single_channel_enable,"ax",%progbits
 1429              		.align	1
 1430              		.global	adc_watchdog_single_channel_enable
 1431              		.syntax unified
 1432              		.thumb
 1433              		.thumb_func
 1435              	adc_watchdog_single_channel_enable:
 1436              	.LVL101:
 1437              	.LFB144:
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      enable ADC analog watchdog single channel
 807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_CHANNEL_x: ADC Channelx(x=0..18)
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_watchdog_single_channel_enable(uint32_t adc_periph, uint8_t adc_channel)
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1438              		.loc 1 815 1 is_stmt 1 view -0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              		@ link register save eliminated.
 816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_WDCHSEL);
 1443              		.loc 1 816 5 view .LVU401
 1444 0000 4368     		ldr	r3, [r0, #4]
 1445              		.loc 1 816 26 is_stmt 0 view .LVU402
 1446 0002 23F01F03 		bic	r3, r3, #31
 1447 0006 4360     		str	r3, [r0, #4]
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* analog watchdog channel select */
 819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)adc_channel;
 1448              		.loc 1 819 5 is_stmt 1 view .LVU403
 1449 0008 4368     		ldr	r3, [r0, #4]
 1450              		.loc 1 819 26 is_stmt 0 view .LVU404
 1451 000a 1943     		orrs	r1, r1, r3
 1452              	.LVL102:
 1453              		.loc 1 819 26 view .LVU405
 1454 000c 4160     		str	r1, [r0, #4]
ARM GAS  /tmp/cc0rXydQ.s 			page 42


 820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_WDSC;
 1455              		.loc 1 820 5 is_stmt 1 view .LVU406
 1456 000e 4368     		ldr	r3, [r0, #4]
 1457              		.loc 1 820 26 is_stmt 0 view .LVU407
 1458 0010 43F40073 		orr	r3, r3, #512
 1459 0014 4360     		str	r3, [r0, #4]
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1460              		.loc 1 821 1 view .LVU408
 1461 0016 7047     		bx	lr
 1462              		.cfi_endproc
 1463              	.LFE144:
 1465              		.section	.text.adc_watchdog_sequence_channel_enable,"ax",%progbits
 1466              		.align	1
 1467              		.global	adc_watchdog_sequence_channel_enable
 1468              		.syntax unified
 1469              		.thumb
 1470              		.thumb_func
 1472              	adc_watchdog_sequence_channel_enable:
 1473              	.LVL103:
 1474              	.LFB145:
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC analog watchdog sequence channel
 825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: the sequence use analog watchdog
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_INSERTED_CHANNEL: both routine and inserted sequence
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_watchdog_sequence_channel_enable(uint32_t adc_periph, uint8_t adc_sequence)
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1475              		.loc 1 835 1 is_stmt 1 view -0
 1476              		.cfi_startproc
 1477              		@ args = 0, pretend = 0, frame = 0
 1478              		@ frame_needed = 0, uses_anonymous_args = 0
 1479              		@ link register save eliminated.
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC));
 1480              		.loc 1 836 5 view .LVU410
 1481 0000 4368     		ldr	r3, [r0, #4]
 1482              		.loc 1 836 26 is_stmt 0 view .LVU411
 1483 0002 23F44003 		bic	r3, r3, #12582912
 1484 0006 23F40073 		bic	r3, r3, #512
 837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* select the sequence */
 838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1485              		.loc 1 838 5 view .LVU412
 1486 000a 0229     		cmp	r1, #2
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC));
 1487              		.loc 1 836 26 view .LVU413
 1488 000c 4360     		str	r3, [r0, #4]
 1489              		.loc 1 838 5 is_stmt 1 view .LVU414
 1490 000e 08D0     		beq	.L126
 1491 0010 0329     		cmp	r1, #3
 1492 0012 0AD0     		beq	.L127
 1493 0014 0129     		cmp	r1, #1
ARM GAS  /tmp/cc0rXydQ.s 			page 43


 1494 0016 03D1     		bne	.L125
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* routine channel analog watchdog enable */
 841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_RWDEN;
 1495              		.loc 1 841 9 view .LVU415
 1496 0018 4368     		ldr	r3, [r0, #4]
 1497              		.loc 1 841 30 is_stmt 0 view .LVU416
 1498 001a 43F40003 		orr	r3, r3, #8388608
 1499              	.L129:
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* inserted channel analog watchdog enable */
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_IWDEN;
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_INSERTED_CHANNEL:
 848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* routine and inserted channel analog watchdog enable */
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN);
 1500              		.loc 1 849 30 view .LVU417
 1501 001e 4360     		str	r3, [r0, #4]
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1502              		.loc 1 850 9 is_stmt 1 view .LVU418
 1503              	.L125:
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1504              		.loc 1 854 1 is_stmt 0 view .LVU419
 1505 0020 7047     		bx	lr
 1506              	.L126:
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1507              		.loc 1 845 9 is_stmt 1 view .LVU420
 1508 0022 4368     		ldr	r3, [r0, #4]
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1509              		.loc 1 845 30 is_stmt 0 view .LVU421
 1510 0024 43F48003 		orr	r3, r3, #4194304
 1511 0028 F9E7     		b	.L129
 1512              	.L127:
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1513              		.loc 1 849 9 is_stmt 1 view .LVU422
 1514 002a 4368     		ldr	r3, [r0, #4]
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1515              		.loc 1 849 30 is_stmt 0 view .LVU423
 1516 002c 43F44003 		orr	r3, r3, #12582912
 1517 0030 F5E7     		b	.L129
 1518              		.cfi_endproc
 1519              	.LFE145:
 1521              		.section	.text.adc_watchdog_disable,"ax",%progbits
 1522              		.align	1
 1523              		.global	adc_watchdog_disable
 1524              		.syntax unified
 1525              		.thumb
 1526              		.thumb_func
 1528              	adc_watchdog_disable:
 1529              	.LVL104:
 1530              	.LFB146:
 855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
ARM GAS  /tmp/cc0rXydQ.s 			page 44


 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      disable ADC analog watchdog
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: the sequence use analog watchdog
 860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_INSERTED_CHANNEL: both routine and inserted sequence
 864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_watchdog_disable(uint32_t adc_periph, uint8_t adc_sequence)
 868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1531              		.loc 1 868 1 is_stmt 1 view -0
 1532              		.cfi_startproc
 1533              		@ args = 0, pretend = 0, frame = 0
 1534              		@ frame_needed = 0, uses_anonymous_args = 0
 1535              		@ link register save eliminated.
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* select the sequence */
 870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1536              		.loc 1 870 5 view .LVU425
 1537 0000 0229     		cmp	r1, #2
 1538 0002 08D0     		beq	.L131
 1539 0004 0329     		cmp	r1, #3
 1540 0006 0AD0     		beq	.L132
 1541 0008 0129     		cmp	r1, #1
 1542 000a 03D1     		bne	.L130
 871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* disable ADC analog watchdog routine sequence */
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &=  ~((uint32_t)ADC_CTL0_RWDEN);
 1543              		.loc 1 873 9 view .LVU426
 1544 000c 4368     		ldr	r3, [r0, #4]
 1545              		.loc 1 873 30 is_stmt 0 view .LVU427
 1546 000e 23F40003 		bic	r3, r3, #8388608
 1547              	.L134:
 874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* disable ADC analog watchdog inserted sequence */
 877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &=  ~((uint32_t)ADC_CTL0_IWDEN);
 878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_INSERTED_CHANNEL:
 880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* disable ADC analog watchdog routine and inserted sequence */
 881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &=  ~((uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN));
 1548              		.loc 1 881 30 view .LVU428
 1549 0012 4360     		str	r3, [r0, #4]
 882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1550              		.loc 1 882 9 is_stmt 1 view .LVU429
 1551              	.L130:
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1552              		.loc 1 886 1 is_stmt 0 view .LVU430
 1553 0014 7047     		bx	lr
 1554              	.L131:
 877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1555              		.loc 1 877 9 is_stmt 1 view .LVU431
 1556 0016 4368     		ldr	r3, [r0, #4]
ARM GAS  /tmp/cc0rXydQ.s 			page 45


 877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1557              		.loc 1 877 30 is_stmt 0 view .LVU432
 1558 0018 23F48003 		bic	r3, r3, #4194304
 1559 001c F9E7     		b	.L134
 1560              	.L132:
 881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1561              		.loc 1 881 9 is_stmt 1 view .LVU433
 1562 001e 4368     		ldr	r3, [r0, #4]
 881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1563              		.loc 1 881 30 is_stmt 0 view .LVU434
 1564 0020 23F44003 		bic	r3, r3, #12582912
 1565 0024 F5E7     		b	.L134
 1566              		.cfi_endproc
 1567              	.LFE146:
 1569              		.section	.text.adc_watchdog_threshold_config,"ax",%progbits
 1570              		.align	1
 1571              		.global	adc_watchdog_threshold_config
 1572              		.syntax unified
 1573              		.thumb
 1574              		.thumb_func
 1576              	adc_watchdog_threshold_config:
 1577              	.LVL105:
 1578              	.LFB147:
 887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC analog watchdog threshold
 890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  low_threshold: analog watchdog low threshold,0..4095
 892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  high_threshold: analog watchdog high threshold,0..4095
 893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_watchdog_threshold_config(uint32_t adc_periph, uint16_t low_threshold, uint16_t high_thres
 897:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1579              		.loc 1 897 1 is_stmt 1 view -0
 1580              		.cfi_startproc
 1581              		@ args = 0, pretend = 0, frame = 0
 1582              		@ frame_needed = 0, uses_anonymous_args = 0
 1583              		@ link register save eliminated.
 898:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* configure ADC analog watchdog low threshold */
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_WDLT(adc_periph) = (uint32_t)WDLT_WDLT(low_threshold);
 1584              		.loc 1 899 5 view .LVU436
 1585              		.loc 1 899 28 is_stmt 0 view .LVU437
 1586 0000 C1F30B01 		ubfx	r1, r1, #0, #12
 1587              	.LVL106:
 900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* configure ADC analog watchdog high threshold */
 901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_WDHT(adc_periph) = (uint32_t)WDHT_WDHT(high_threshold);
 1588              		.loc 1 901 28 view .LVU438
 1589 0004 C2F30B02 		ubfx	r2, r2, #0, #12
 1590              	.LVL107:
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* configure ADC analog watchdog high threshold */
 1591              		.loc 1 899 26 view .LVU439
 1592 0008 8162     		str	r1, [r0, #40]
 1593              		.loc 1 901 5 is_stmt 1 view .LVU440
 1594              		.loc 1 901 26 is_stmt 0 view .LVU441
 1595 000a 4262     		str	r2, [r0, #36]
 902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
ARM GAS  /tmp/cc0rXydQ.s 			page 46


 1596              		.loc 1 902 1 view .LVU442
 1597 000c 7047     		bx	lr
 1598              		.cfi_endproc
 1599              	.LFE147:
 1601              		.section	.text.adc_flag_get,"ax",%progbits
 1602              		.align	1
 1603              		.global	adc_flag_get
 1604              		.syntax unified
 1605              		.thumb
 1606              		.thumb_func
 1608              	adc_flag_get:
 1609              	.LVL108:
 1610              	.LFB148:
 903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      get the ADC flag bits
 906:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 907:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_flag: the adc flag bits
 908:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_WDE: analog watchdog event flag
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOC: end of sequence conversion flag
 911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOIC: end of inserted sequence conversion flag
 912:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STIC: start flag of inserted sequence
 913:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STRC: start flag of routine sequence
 914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_ROVF: routine data register overflow flag
 915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** FlagStatus adc_flag_get(uint32_t adc_periph, uint32_t adc_flag)
 919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1611              		.loc 1 919 1 is_stmt 1 view -0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 0
 1614              		@ frame_needed = 0, uses_anonymous_args = 0
 1615              		@ link register save eliminated.
 920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1616              		.loc 1 920 5 view .LVU444
 921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(ADC_STAT(adc_periph) & adc_flag) {
 1617              		.loc 1 921 5 view .LVU445
 1618              		.loc 1 921 8 is_stmt 0 view .LVU446
 1619 0000 0368     		ldr	r3, [r0]
 1620              	.LVL109:
 922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         reval = SET;
 923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return reval;
 1621              		.loc 1 924 5 is_stmt 1 view .LVU447
 921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(ADC_STAT(adc_periph) & adc_flag) {
 1622              		.loc 1 921 7 is_stmt 0 view .LVU448
 1623 0002 0B42     		tst	r3, r1
 925:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1624              		.loc 1 926 1 view .LVU449
 1625 0004 14BF     		ite	ne
 1626 0006 0120     		movne	r0, #1
 1627              	.LVL110:
 1628              		.loc 1 926 1 view .LVU450
 1629 0008 0020     		moveq	r0, #0
ARM GAS  /tmp/cc0rXydQ.s 			page 47


 1630 000a 7047     		bx	lr
 1631              		.cfi_endproc
 1632              	.LFE148:
 1634              		.section	.text.adc_flag_clear,"ax",%progbits
 1635              		.align	1
 1636              		.global	adc_flag_clear
 1637              		.syntax unified
 1638              		.thumb
 1639              		.thumb_func
 1641              	adc_flag_clear:
 1642              	.LVL111:
 1643              	.LFB149:
 927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 929:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      clear the ADC flag bits
 930:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_flag: the adc flag bits
 932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 933:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_WDE: analog watchdog event flag
 934:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOC: end of sequence conversion flag
 935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOIC: end of inserted sequence conversion flag
 936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STIC: start flag of inserted sequence
 937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STRC: start flag of routine sequence
 938:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_ROVF: routine data register overflow flag
 939:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_flag_clear(uint32_t adc_periph, uint32_t adc_flag)
 943:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1644              		.loc 1 943 1 is_stmt 1 view -0
 1645              		.cfi_startproc
 1646              		@ args = 0, pretend = 0, frame = 0
 1647              		@ frame_needed = 0, uses_anonymous_args = 0
 1648              		@ link register save eliminated.
 944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_STAT(adc_periph) &= ~((uint32_t)adc_flag);
 1649              		.loc 1 944 5 view .LVU452
 1650 0000 0368     		ldr	r3, [r0]
 1651              		.loc 1 944 26 is_stmt 0 view .LVU453
 1652 0002 23EA0103 		bic	r3, r3, r1
 1653 0006 0360     		str	r3, [r0]
 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1654              		.loc 1 945 1 view .LVU454
 1655 0008 7047     		bx	lr
 1656              		.cfi_endproc
 1657              	.LFE149:
 1659              		.section	.text.adc_routine_software_startconv_flag_get,"ax",%progbits
 1660              		.align	1
 1661              		.global	adc_routine_software_startconv_flag_get
 1662              		.syntax unified
 1663              		.thumb
 1664              		.thumb_func
 1666              	adc_routine_software_startconv_flag_get:
 1667              	.LVL112:
 1668              	.LFB150:
 946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 947:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 948:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      get the bit state of ADCx software start conversion
ARM GAS  /tmp/cc0rXydQ.s 			page 48


 949:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2 only one among these parameters can be selected
 950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
 951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 952:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** FlagStatus adc_routine_software_startconv_flag_get(uint32_t adc_periph)
 955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1669              		.loc 1 955 1 is_stmt 1 view -0
 1670              		.cfi_startproc
 1671              		@ args = 0, pretend = 0, frame = 0
 1672              		@ frame_needed = 0, uses_anonymous_args = 0
 1673              		@ link register save eliminated.
 956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1674              		.loc 1 956 5 view .LVU456
 957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if((uint32_t)RESET != (ADC_STAT(adc_periph) & ADC_STAT_STRC)) {
 1675              		.loc 1 957 5 view .LVU457
 1676              		.loc 1 957 28 is_stmt 0 view .LVU458
 1677 0000 0068     		ldr	r0, [r0]
 1678              	.LVL113:
 958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         reval = SET;
 959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 960:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return reval;
 1679              		.loc 1 960 5 is_stmt 1 view .LVU459
 961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1680              		.loc 1 961 1 is_stmt 0 view .LVU460
 1681 0002 C0F30010 		ubfx	r0, r0, #4, #1
 1682              	.LVL114:
 1683              		.loc 1 961 1 view .LVU461
 1684 0006 7047     		bx	lr
 1685              		.cfi_endproc
 1686              	.LFE150:
 1688              		.section	.text.adc_inserted_software_startconv_flag_get,"ax",%progbits
 1689              		.align	1
 1690              		.global	adc_inserted_software_startconv_flag_get
 1691              		.syntax unified
 1692              		.thumb
 1693              		.thumb_func
 1695              	adc_inserted_software_startconv_flag_get:
 1696              	.LVL115:
 1697              	.LFB151:
 962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      get the bit state of ADCx software inserted channel start conversion
 965:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2 only one among these parameters can be selected
 966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
 967:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 968:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** FlagStatus adc_inserted_software_startconv_flag_get(uint32_t adc_periph)
 971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1698              		.loc 1 971 1 is_stmt 1 view -0
 1699              		.cfi_startproc
 1700              		@ args = 0, pretend = 0, frame = 0
 1701              		@ frame_needed = 0, uses_anonymous_args = 0
 1702              		@ link register save eliminated.
 972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1703              		.loc 1 972 5 view .LVU463
ARM GAS  /tmp/cc0rXydQ.s 			page 49


 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if((uint32_t)RESET != (ADC_STAT(adc_periph) & ADC_STAT_STIC)) {
 1704              		.loc 1 973 5 view .LVU464
 1705              		.loc 1 973 28 is_stmt 0 view .LVU465
 1706 0000 0068     		ldr	r0, [r0]
 1707              	.LVL116:
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         reval = SET;
 975:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return reval;
 1708              		.loc 1 976 5 is_stmt 1 view .LVU466
 977:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1709              		.loc 1 977 1 is_stmt 0 view .LVU467
 1710 0002 C0F3C000 		ubfx	r0, r0, #3, #1
 1711              	.LVL117:
 1712              		.loc 1 977 1 view .LVU468
 1713 0006 7047     		bx	lr
 1714              		.cfi_endproc
 1715              	.LFE151:
 1717              		.section	.text.adc_interrupt_flag_get,"ax",%progbits
 1718              		.align	1
 1719              		.global	adc_interrupt_flag_get
 1720              		.syntax unified
 1721              		.thumb
 1722              		.thumb_func
 1724              	adc_interrupt_flag_get:
 1725              	.LVL118:
 1726              	.LFB152:
 978:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      get the ADC interrupt bits
 981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_interrupt: the adc interrupt bits
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOC: end of sequence conversion interrupt
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOIC: end of inserted sequence conversion interrupt
 987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_ROVF: routine data register overflow interrupt
 988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** FlagStatus adc_interrupt_flag_get(uint32_t adc_periph, uint32_t adc_interrupt)
 992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1727              		.loc 1 992 1 is_stmt 1 view -0
 1728              		.cfi_startproc
 1729              		@ args = 0, pretend = 0, frame = 0
 1730              		@ frame_needed = 0, uses_anonymous_args = 0
 1731              		@ link register save eliminated.
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus interrupt_flag = RESET;
 1732              		.loc 1 993 5 view .LVU470
 994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1733              		.loc 1 994 5 view .LVU471
 995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* check the interrupt bits */
 996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 1734              		.loc 1 996 5 view .LVU472
 1735 0000 0429     		cmp	r1, #4
 1736 0002 20D0     		beq	.L141
 1737 0004 05D8     		bhi	.L142
 1738 0006 0129     		cmp	r1, #1
ARM GAS  /tmp/cc0rXydQ.s 			page 50


 1739 0008 0DD0     		beq	.L143
 1740 000a 0229     		cmp	r1, #2
 1741 000c 13D0     		beq	.L144
 1742              	.L151:
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1743              		.loc 1 993 16 is_stmt 0 view .LVU473
 1744 000e 0020     		movs	r0, #0
 1745              	.LVL119:
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1746              		.loc 1 993 16 view .LVU474
 1747 0010 7047     		bx	lr
 1748              	.LVL120:
 1749              	.L142:
 1750              		.loc 1 996 5 view .LVU475
 1751 0012 2029     		cmp	r1, #32
 1752 0014 FBD1     		bne	.L151
 997:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_WDE:
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* get the ADC analog watchdog interrupt bits */
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_WDE;
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state) {
1001:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
1002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
1003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_EOC:
1005:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* get the ADC end of sequence conversion interrupt bits */
1006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOC;
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state) {
1008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
1009:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
1010:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_EOIC:
1012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* get the ADC end of inserted sequence conversion interrupt bits */
1013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOIC;
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state) {
1015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
1016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
1017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1018:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_ROVF:
1019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* get the ADC routine data register overflow interrupt bits */
1020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_ROVF;
 1753              		.loc 1 1020 9 is_stmt 1 view .LVU476
 1754              		.loc 1 1020 17 is_stmt 0 view .LVU477
 1755 0016 0368     		ldr	r3, [r0]
 1756              	.LVL121:
1021:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_ROVFIE) && state) {
 1757              		.loc 1 1021 9 is_stmt 1 view .LVU478
 1758              		.loc 1 1021 13 is_stmt 0 view .LVU479
 1759 0018 4068     		ldr	r0, [r0, #4]
 1760              	.LVL122:
 1761              		.loc 1 1021 11 view .LVU480
 1762 001a 10F08060 		ands	r0, r0, #67108864
 1763              		.loc 1 1021 53 view .LVU481
 1764 001e 18BF     		it	ne
 1765 0020 C3F34010 		ubfxne	r0, r3, #5, #1
 1766              	.LVL123:
 1767              	.L145:
1022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
ARM GAS  /tmp/cc0rXydQ.s 			page 51


1023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
1024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1025:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
1026:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
1028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return interrupt_flag;
 1768              		.loc 1 1028 5 is_stmt 1 view .LVU482
1029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1769              		.loc 1 1029 1 is_stmt 0 view .LVU483
 1770 0024 7047     		bx	lr
 1771              	.LVL124:
 1772              	.L143:
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state) {
 1773              		.loc 1 999 9 is_stmt 1 view .LVU484
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state) {
 1774              		.loc 1 999 17 is_stmt 0 view .LVU485
 1775 0026 0368     		ldr	r3, [r0]
 1776              	.LVL125:
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1777              		.loc 1 1000 9 is_stmt 1 view .LVU486
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1778              		.loc 1 1000 13 is_stmt 0 view .LVU487
 1779 0028 4068     		ldr	r0, [r0, #4]
 1780              	.LVL126:
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1781              		.loc 1 1000 11 view .LVU488
 1782 002a 10F04000 		ands	r0, r0, #64
 1783 002e F9D0     		beq	.L145
 1784 0030 03F00100 		and	r0, r3, #1
 1785              	.LVL127:
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1786              		.loc 1 1000 11 view .LVU489
 1787 0034 7047     		bx	lr
 1788              	.LVL128:
 1789              	.L144:
1006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state) {
 1790              		.loc 1 1006 9 is_stmt 1 view .LVU490
1006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state) {
 1791              		.loc 1 1006 17 is_stmt 0 view .LVU491
 1792 0036 0368     		ldr	r3, [r0]
 1793              	.LVL129:
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1794              		.loc 1 1007 9 is_stmt 1 view .LVU492
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1795              		.loc 1 1007 13 is_stmt 0 view .LVU493
 1796 0038 4068     		ldr	r0, [r0, #4]
 1797              	.LVL130:
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1798              		.loc 1 1007 11 view .LVU494
 1799 003a 10F02000 		ands	r0, r0, #32
 1800 003e F1D0     		beq	.L145
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1801              		.loc 1 1007 52 discriminator 1 view .LVU495
 1802 0040 C3F34000 		ubfx	r0, r3, #1, #1
 1803 0044 7047     		bx	lr
 1804              	.LVL131:
 1805              	.L141:
ARM GAS  /tmp/cc0rXydQ.s 			page 52


1013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state) {
 1806              		.loc 1 1013 9 is_stmt 1 view .LVU496
1013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state) {
 1807              		.loc 1 1013 17 is_stmt 0 view .LVU497
 1808 0046 0368     		ldr	r3, [r0]
 1809              	.LVL132:
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1810              		.loc 1 1014 9 is_stmt 1 view .LVU498
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1811              		.loc 1 1014 13 is_stmt 0 view .LVU499
 1812 0048 4068     		ldr	r0, [r0, #4]
 1813              	.LVL133:
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1814              		.loc 1 1014 11 view .LVU500
 1815 004a 10F08000 		ands	r0, r0, #128
 1816 004e E9D0     		beq	.L145
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1817              		.loc 1 1014 53 discriminator 1 view .LVU501
 1818 0050 C3F38000 		ubfx	r0, r3, #2, #1
 1819 0054 7047     		bx	lr
 1820              		.cfi_endproc
 1821              	.LFE152:
 1823              		.section	.text.adc_interrupt_flag_clear,"ax",%progbits
 1824              		.align	1
 1825              		.global	adc_interrupt_flag_clear
 1826              		.syntax unified
 1827              		.thumb
 1828              		.thumb_func
 1830              	adc_interrupt_flag_clear:
 1831              	.LFB163:
 1832              		.cfi_startproc
1030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      clear the ADC flag
1033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
1034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_interrupt: the adc status flag
1035:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
1037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOC: end of sequence conversion interrupt
1038:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOIC: end of inserted sequence conversion interrupt
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_ROVF: routine data register overflow interrupt
1040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_interrupt_flag_clear(uint32_t adc_periph, uint32_t adc_interrupt)
 1833              		.loc 1 1043 6 is_stmt 1 view -0
 1834              		@ args = 0, pretend = 0, frame = 0
 1835              		@ frame_needed = 0, uses_anonymous_args = 0
 1836              		@ link register save eliminated.
 1837 0000 FFF7FEBF 		b	adc_flag_clear
 1838              		.cfi_endproc
 1839              	.LFE163:
 1841              		.section	.text.adc_interrupt_enable,"ax",%progbits
 1842              		.align	1
 1843              		.global	adc_interrupt_enable
 1844              		.syntax unified
 1845              		.thumb
ARM GAS  /tmp/cc0rXydQ.s 			page 53


 1846              		.thumb_func
 1848              	adc_interrupt_enable:
 1849              	.LVL134:
 1850              	.LFB154:
1044:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
1045:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_STAT(adc_periph) &= ~((uint32_t)adc_interrupt);
1046:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
1047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1049:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      enable ADC interrupt
1050:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
1051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_interrupt: the adc interrupt flag
1052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_WDE: analog watchdog interrupt flag
1054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_EOC: end of sequence conversion interrupt flag
1055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_EOIC: end of inserted sequence conversion interrupt flag
1056:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_ROVF: routine data register overflow interrupt flag
1057:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1058:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1059:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1060:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_interrupt_enable(uint32_t adc_periph, uint32_t adc_interrupt)
1061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1851              		.loc 1 1061 1 view -0
 1852              		.cfi_startproc
 1853              		@ args = 0, pretend = 0, frame = 0
 1854              		@ frame_needed = 0, uses_anonymous_args = 0
 1855              		@ link register save eliminated.
1062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 1856              		.loc 1 1062 5 view .LVU504
 1857 0000 8029     		cmp	r1, #128
 1858 0002 12D0     		beq	.L154
 1859 0004 04D8     		bhi	.L155
 1860 0006 2029     		cmp	r1, #32
 1861 0008 0BD0     		beq	.L156
 1862 000a 4029     		cmp	r1, #64
 1863 000c 04D0     		beq	.L157
 1864 000e 7047     		bx	lr
 1865              	.L155:
 1866 0010 B1F1806F 		cmp	r1, #67108864
 1867 0014 0DD0     		beq	.L159
 1868 0016 7047     		bx	lr
 1869              	.L157:
1063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_WDE:
1064:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable analog watchdog interrupt */
1065:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_WDEIE;
 1870              		.loc 1 1065 9 view .LVU505
 1871 0018 4368     		ldr	r3, [r0, #4]
 1872              		.loc 1 1065 30 is_stmt 0 view .LVU506
 1873 001a 43F04003 		orr	r3, r3, #64
 1874              	.L160:
1066:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1067:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_EOC:
1068:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable end of sequence conversion interrupt */
1069:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOCIE;
1070:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_EOIC:
1072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable end of inserted sequence conversion interrupt */
ARM GAS  /tmp/cc0rXydQ.s 			page 54


1073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOICIE;
1074:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1075:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_ROVF:
1076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_ROVFIE;
 1875              		.loc 1 1076 30 view .LVU507
 1876 001e 4360     		str	r3, [r0, #4]
1077:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1877              		.loc 1 1077 9 is_stmt 1 view .LVU508
1078:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
1079:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1080:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
1081:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1878              		.loc 1 1081 1 is_stmt 0 view .LVU509
 1879 0020 7047     		bx	lr
 1880              	.L156:
1069:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1881              		.loc 1 1069 9 is_stmt 1 view .LVU510
 1882 0022 4368     		ldr	r3, [r0, #4]
1069:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1883              		.loc 1 1069 30 is_stmt 0 view .LVU511
 1884 0024 43F02003 		orr	r3, r3, #32
 1885 0028 F9E7     		b	.L160
 1886              	.L154:
1073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1887              		.loc 1 1073 9 is_stmt 1 view .LVU512
 1888 002a 4368     		ldr	r3, [r0, #4]
1073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1889              		.loc 1 1073 30 is_stmt 0 view .LVU513
 1890 002c 43F08003 		orr	r3, r3, #128
 1891 0030 F5E7     		b	.L160
 1892              	.L159:
1076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1893              		.loc 1 1076 9 is_stmt 1 view .LVU514
 1894 0032 4368     		ldr	r3, [r0, #4]
1076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1895              		.loc 1 1076 30 is_stmt 0 view .LVU515
 1896 0034 43F08063 		orr	r3, r3, #67108864
 1897 0038 F1E7     		b	.L160
 1898              		.cfi_endproc
 1899              	.LFE154:
 1901              		.section	.text.adc_interrupt_disable,"ax",%progbits
 1902              		.align	1
 1903              		.global	adc_interrupt_disable
 1904              		.syntax unified
 1905              		.thumb
 1906              		.thumb_func
 1908              	adc_interrupt_disable:
 1909              	.LVL135:
 1910              	.LFB155:
1082:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1083:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1084:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      disable ADC interrupt
1085:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
1086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_flag: the adc interrupt flag
1087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1088:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_WDE: analog watchdog interrupt flag
1089:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_EOC: end of sequence conversion interrupt flag
ARM GAS  /tmp/cc0rXydQ.s 			page 55


1090:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_EOIC: end of inserted sequence conversion interrupt flag
1091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_ROVF: routine data register overflow interrupt flag
1092:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1095:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_interrupt_disable(uint32_t adc_periph, uint32_t adc_interrupt)
1096:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1911              		.loc 1 1096 1 is_stmt 1 view -0
 1912              		.cfi_startproc
 1913              		@ args = 0, pretend = 0, frame = 0
 1914              		@ frame_needed = 0, uses_anonymous_args = 0
 1915              		@ link register save eliminated.
1097:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 1916              		.loc 1 1097 5 view .LVU517
 1917 0000 8029     		cmp	r1, #128
 1918 0002 12D0     		beq	.L162
 1919 0004 04D8     		bhi	.L163
 1920 0006 2029     		cmp	r1, #32
 1921 0008 0BD0     		beq	.L164
 1922 000a 4029     		cmp	r1, #64
 1923 000c 04D0     		beq	.L165
 1924 000e 7047     		bx	lr
 1925              	.L163:
 1926 0010 B1F1806F 		cmp	r1, #67108864
 1927 0014 0DD0     		beq	.L167
 1928 0016 7047     		bx	lr
 1929              	.L165:
1098:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* select the interrupt source */
1099:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_WDE:
1100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_WDEIE);
 1930              		.loc 1 1100 9 view .LVU518
 1931 0018 4368     		ldr	r3, [r0, #4]
 1932              		.loc 1 1100 30 is_stmt 0 view .LVU519
 1933 001a 23F04003 		bic	r3, r3, #64
 1934              	.L168:
1101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_EOC:
1103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_EOCIE);
1104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_EOIC:
1106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_EOICIE);
1107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_ROVF:
1109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_ROVFIE);
 1935              		.loc 1 1109 30 view .LVU520
 1936 001e 4360     		str	r3, [r0, #4]
1110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1937              		.loc 1 1110 9 is_stmt 1 view .LVU521
1111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
1112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
1114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1938              		.loc 1 1114 1 is_stmt 0 view .LVU522
 1939 0020 7047     		bx	lr
 1940              	.L164:
1103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1941              		.loc 1 1103 9 is_stmt 1 view .LVU523
ARM GAS  /tmp/cc0rXydQ.s 			page 56


 1942 0022 4368     		ldr	r3, [r0, #4]
1103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1943              		.loc 1 1103 30 is_stmt 0 view .LVU524
 1944 0024 23F02003 		bic	r3, r3, #32
 1945 0028 F9E7     		b	.L168
 1946              	.L162:
1106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1947              		.loc 1 1106 9 is_stmt 1 view .LVU525
 1948 002a 4368     		ldr	r3, [r0, #4]
1106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1949              		.loc 1 1106 30 is_stmt 0 view .LVU526
 1950 002c 23F08003 		bic	r3, r3, #128
 1951 0030 F5E7     		b	.L168
 1952              	.L167:
1109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1953              		.loc 1 1109 9 is_stmt 1 view .LVU527
 1954 0032 4368     		ldr	r3, [r0, #4]
1109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1955              		.loc 1 1109 30 is_stmt 0 view .LVU528
 1956 0034 23F08063 		bic	r3, r3, #67108864
 1957 0038 F1E7     		b	.L168
 1958              		.cfi_endproc
 1959              	.LFE155:
 1961              		.section	.text.adc_sync_mode_config,"ax",%progbits
 1962              		.align	1
 1963              		.global	adc_sync_mode_config
 1964              		.syntax unified
 1965              		.thumb
 1966              		.thumb_func
 1968              	adc_sync_mode_config:
 1969              	.LVL136:
 1970              	.LFB156:
1115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure the ADC sync mode
1118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  sync_mode: ADC sync mode
1119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_MODE_INDEPENDENT: all the ADCs work independently
1121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_PARALLEL_INSERTED_PARALLEL: ADC0 and ADC1 work in combined routine
1122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_PARALLEL_INSERTED_ROTATION: ADC0 and ADC1 work in combined routine
1123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_INSERTED_PARALLEL: ADC0 and ADC1 work in inserted parallel mode
1124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_PARALLEL: ADC0 and ADC1 work in routine parallel mode
1125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_FOLLOW_UP: ADC0 and ADC1 work in follow-up mode
1126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_INSERTED_TRRIGGER_ROTATION: ADC0 and ADC1 work in trigger rotation mode
1127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_PARALLEL_INSERTED_PARALLEL: all ADCs work in combined routine paral
1128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_PARALLEL_INSERTED_ROTATION: all ADCs work in combined routine paral
1129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_INSERTED_PARALLEL: all ADCs work in inserted parallel mode
1130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_PARALLEL: all ADCs work in routine parallel mode
1131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_FOLLOW_UP: all ADCs work in follow-up mode
1132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_INSERTED_TRRIGGER_ROTATION: all ADCs work in trigger rotation mode
1133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_sync_mode_config(uint32_t sync_mode)
1137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1971              		.loc 1 1137 1 is_stmt 1 view -0
 1972              		.cfi_startproc
ARM GAS  /tmp/cc0rXydQ.s 			page 57


 1973              		@ args = 0, pretend = 0, frame = 0
 1974              		@ frame_needed = 0, uses_anonymous_args = 0
 1975              		@ link register save eliminated.
1138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCM);
 1976              		.loc 1 1138 5 view .LVU530
 1977 0000 064B     		ldr	r3, .L170
 1978 0002 D3F80423 		ldr	r2, [r3, #772]
 1979              		.loc 1 1138 17 is_stmt 0 view .LVU531
 1980 0006 22F01F02 		bic	r2, r2, #31
 1981 000a C3F80423 		str	r2, [r3, #772]
1139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= sync_mode;
 1982              		.loc 1 1139 5 is_stmt 1 view .LVU532
 1983 000e D3F80423 		ldr	r2, [r3, #772]
 1984              		.loc 1 1139 17 is_stmt 0 view .LVU533
 1985 0012 0243     		orrs	r2, r2, r0
 1986 0014 C3F80423 		str	r2, [r3, #772]
1140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1987              		.loc 1 1140 1 view .LVU534
 1988 0018 7047     		bx	lr
 1989              	.L171:
 1990 001a 00BF     		.align	2
 1991              	.L170:
 1992 001c 00200140 		.word	1073815552
 1993              		.cfi_endproc
 1994              	.LFE156:
 1996              		.section	.text.adc_sync_delay_config,"ax",%progbits
 1997              		.align	1
 1998              		.global	adc_sync_delay_config
 1999              		.syntax unified
 2000              		.thumb
 2001              		.thumb_func
 2003              	adc_sync_delay_config:
 2004              	.LVL137:
 2005              	.LFB157:
1141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure the delay between 2 sampling phases in ADC sync modes
1144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  sample_delay:  the delay between 2 sampling phases in ADC sync modes
1145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg      ADC_SYNC_DELAY_xCYCLE: x=5..20,the delay between 2 sampling phases in ADC sync mode
1147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_sync_delay_config(uint32_t sample_delay)
1151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2006              		.loc 1 1151 1 is_stmt 1 view -0
 2007              		.cfi_startproc
 2008              		@ args = 0, pretend = 0, frame = 0
 2009              		@ frame_needed = 0, uses_anonymous_args = 0
 2010              		@ link register save eliminated.
1152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCDLY);
 2011              		.loc 1 1152 5 view .LVU536
 2012 0000 064B     		ldr	r3, .L173
 2013 0002 D3F80423 		ldr	r2, [r3, #772]
 2014              		.loc 1 1152 17 is_stmt 0 view .LVU537
 2015 0006 22F47062 		bic	r2, r2, #3840
 2016 000a C3F80423 		str	r2, [r3, #772]
ARM GAS  /tmp/cc0rXydQ.s 			page 58


1153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= sample_delay;
 2017              		.loc 1 1153 5 is_stmt 1 view .LVU538
 2018 000e D3F80423 		ldr	r2, [r3, #772]
 2019              		.loc 1 1153 17 is_stmt 0 view .LVU539
 2020 0012 0243     		orrs	r2, r2, r0
 2021 0014 C3F80423 		str	r2, [r3, #772]
1154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2022              		.loc 1 1154 1 view .LVU540
 2023 0018 7047     		bx	lr
 2024              	.L174:
 2025 001a 00BF     		.align	2
 2026              	.L173:
 2027 001c 00200140 		.word	1073815552
 2028              		.cfi_endproc
 2029              	.LFE157:
 2031              		.section	.text.adc_sync_dma_config,"ax",%progbits
 2032              		.align	1
 2033              		.global	adc_sync_dma_config
 2034              		.syntax unified
 2035              		.thumb
 2036              		.thumb_func
 2038              	adc_sync_dma_config:
 2039              	.LVL138:
 2040              	.LFB158:
1155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC sync DMA mode selection
1158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  dma_mode:  ADC sync DMA mode
1159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_DMA_DISABLE: ADC sync DMA disabled
1161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_DMA_MODE0: ADC sync DMA mode 0
1162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_DMA_MODE1: ADC sync DMA mode 1
1163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_sync_dma_config(uint32_t dma_mode)
1167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2041              		.loc 1 1167 1 is_stmt 1 view -0
 2042              		.cfi_startproc
 2043              		@ args = 0, pretend = 0, frame = 0
 2044              		@ frame_needed = 0, uses_anonymous_args = 0
 2045              		@ link register save eliminated.
1168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCDMA);
 2046              		.loc 1 1168 5 view .LVU542
 2047 0000 064B     		ldr	r3, .L176
 2048 0002 D3F80423 		ldr	r2, [r3, #772]
 2049              		.loc 1 1168 17 is_stmt 0 view .LVU543
 2050 0006 22F44042 		bic	r2, r2, #49152
 2051 000a C3F80423 		str	r2, [r3, #772]
1169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= dma_mode;
 2052              		.loc 1 1169 5 is_stmt 1 view .LVU544
 2053 000e D3F80423 		ldr	r2, [r3, #772]
 2054              		.loc 1 1169 17 is_stmt 0 view .LVU545
 2055 0012 0243     		orrs	r2, r2, r0
 2056 0014 C3F80423 		str	r2, [r3, #772]
1170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2057              		.loc 1 1170 1 view .LVU546
ARM GAS  /tmp/cc0rXydQ.s 			page 59


 2058 0018 7047     		bx	lr
 2059              	.L177:
 2060 001a 00BF     		.align	2
 2061              	.L176:
 2062 001c 00200140 		.word	1073815552
 2063              		.cfi_endproc
 2064              	.LFE158:
 2066              		.section	.text.adc_sync_dma_request_after_last_enable,"ax",%progbits
 2067              		.align	1
 2068              		.global	adc_sync_dma_request_after_last_enable
 2069              		.syntax unified
 2070              		.thumb
 2071              		.thumb_func
 2073              	adc_sync_dma_request_after_last_enable:
 2074              	.LFB159:
1171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC sync DMA engine is disabled after the end of transfer signal from DMA
1174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_sync_dma_request_after_last_enable(void)
1179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2075              		.loc 1 1179 1 is_stmt 1 view -0
 2076              		.cfi_startproc
 2077              		@ args = 0, pretend = 0, frame = 0
 2078              		@ frame_needed = 0, uses_anonymous_args = 0
 2079              		@ link register save eliminated.
1180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= ADC_SYNCCTL_SYNCDDM;
 2080              		.loc 1 1180 5 view .LVU548
 2081 0000 034A     		ldr	r2, .L179
 2082 0002 D2F80433 		ldr	r3, [r2, #772]
 2083              		.loc 1 1180 17 is_stmt 0 view .LVU549
 2084 0006 43F40053 		orr	r3, r3, #8192
 2085 000a C2F80433 		str	r3, [r2, #772]
1181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2086              		.loc 1 1181 1 view .LVU550
 2087 000e 7047     		bx	lr
 2088              	.L180:
 2089              		.align	2
 2090              	.L179:
 2091 0010 00200140 		.word	1073815552
 2092              		.cfi_endproc
 2093              	.LFE159:
 2095              		.section	.text.adc_sync_dma_request_after_last_disable,"ax",%progbits
 2096              		.align	1
 2097              		.global	adc_sync_dma_request_after_last_disable
 2098              		.syntax unified
 2099              		.thumb
 2100              		.thumb_func
 2102              	adc_sync_dma_request_after_last_disable:
 2103              	.LFB160:
1182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC sync DMA engine issues requests according to the SYNCDMA bits
1185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
ARM GAS  /tmp/cc0rXydQ.s 			page 60


1186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_sync_dma_request_after_last_disable(void)
1190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2104              		.loc 1 1190 1 is_stmt 1 view -0
 2105              		.cfi_startproc
 2106              		@ args = 0, pretend = 0, frame = 0
 2107              		@ frame_needed = 0, uses_anonymous_args = 0
 2108              		@ link register save eliminated.
1191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCDDM);
 2109              		.loc 1 1191 5 view .LVU552
 2110 0000 034A     		ldr	r2, .L182
 2111 0002 D2F80433 		ldr	r3, [r2, #772]
 2112              		.loc 1 1191 17 is_stmt 0 view .LVU553
 2113 0006 23F40053 		bic	r3, r3, #8192
 2114 000a C2F80433 		str	r3, [r2, #772]
1192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2115              		.loc 1 1192 1 view .LVU554
 2116 000e 7047     		bx	lr
 2117              	.L183:
 2118              		.align	2
 2119              	.L182:
 2120 0010 00200140 		.word	1073815552
 2121              		.cfi_endproc
 2122              	.LFE160:
 2124              		.section	.text.adc_sync_routine_data_read,"ax",%progbits
 2125              		.align	1
 2126              		.global	adc_sync_routine_data_read
 2127              		.syntax unified
 2128              		.thumb
 2129              		.thumb_func
 2131              	adc_sync_routine_data_read:
 2132              	.LFB161:
1193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      read ADC sync routine data register
1196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
1197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     sync routine data
1199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** uint32_t adc_sync_routine_data_read(void)
1201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2133              		.loc 1 1201 1 is_stmt 1 view -0
 2134              		.cfi_startproc
 2135              		@ args = 0, pretend = 0, frame = 0
 2136              		@ frame_needed = 0, uses_anonymous_args = 0
 2137              		@ link register save eliminated.
1202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return (uint32_t)ADC_SYNCDATA;
 2138              		.loc 1 1202 5 view .LVU556
 2139              		.loc 1 1202 12 is_stmt 0 view .LVU557
 2140 0000 014B     		ldr	r3, .L185
 2141 0002 D3F80803 		ldr	r0, [r3, #776]
1203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2142              		.loc 1 1203 1 view .LVU558
 2143 0006 7047     		bx	lr
 2144              	.L186:
ARM GAS  /tmp/cc0rXydQ.s 			page 61


 2145              		.align	2
 2146              	.L185:
 2147 0008 00200140 		.word	1073815552
 2148              		.cfi_endproc
 2149              	.LFE161:
 2151              		.text
 2152              	.Letext0:
 2153              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2154              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2155              		.file 4 "Drivers/CMSIS/Include/gd32f4xx.h"
 2156              		.file 5 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
ARM GAS  /tmp/cc0rXydQ.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_adc.c
     /tmp/cc0rXydQ.s:19     .text.adc_deinit:0000000000000000 $t
     /tmp/cc0rXydQ.s:25     .text.adc_deinit:0000000000000000 adc_deinit
     /tmp/cc0rXydQ.s:57     .text.adc_clock_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:63     .text.adc_clock_config:0000000000000000 adc_clock_config
     /tmp/cc0rXydQ.s:87     .text.adc_clock_config:000000000000001c $d
     /tmp/cc0rXydQ.s:92     .text.adc_special_function_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:98     .text.adc_special_function_config:0000000000000000 adc_special_function_config
     /tmp/cc0rXydQ.s:182    .text.adc_data_alignment_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:188    .text.adc_data_alignment_config:0000000000000000 adc_data_alignment_config
     /tmp/cc0rXydQ.s:218    .text.adc_enable:0000000000000000 $t
     /tmp/cc0rXydQ.s:224    .text.adc_enable:0000000000000000 adc_enable
     /tmp/cc0rXydQ.s:249    .text.adc_disable:0000000000000000 $t
     /tmp/cc0rXydQ.s:255    .text.adc_disable:0000000000000000 adc_disable
     /tmp/cc0rXydQ.s:274    .text.adc_calibration_enable:0000000000000000 $t
     /tmp/cc0rXydQ.s:280    .text.adc_calibration_enable:0000000000000000 adc_calibration_enable
     /tmp/cc0rXydQ.s:325    .text.adc_channel_16_to_18:0000000000000000 $t
     /tmp/cc0rXydQ.s:331    .text.adc_channel_16_to_18:0000000000000000 adc_channel_16_to_18
     /tmp/cc0rXydQ.s:394    .text.adc_channel_16_to_18:000000000000004c $d
     /tmp/cc0rXydQ.s:399    .text.adc_resolution_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:405    .text.adc_resolution_config:0000000000000000 adc_resolution_config
     /tmp/cc0rXydQ.s:429    .text.adc_oversample_mode_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:435    .text.adc_oversample_mode_config:0000000000000000 adc_oversample_mode_config
     /tmp/cc0rXydQ.s:476    .text.adc_oversample_mode_enable:0000000000000000 $t
     /tmp/cc0rXydQ.s:482    .text.adc_oversample_mode_enable:0000000000000000 adc_oversample_mode_enable
     /tmp/cc0rXydQ.s:501    .text.adc_oversample_mode_disable:0000000000000000 $t
     /tmp/cc0rXydQ.s:507    .text.adc_oversample_mode_disable:0000000000000000 adc_oversample_mode_disable
     /tmp/cc0rXydQ.s:526    .text.adc_dma_mode_enable:0000000000000000 $t
     /tmp/cc0rXydQ.s:532    .text.adc_dma_mode_enable:0000000000000000 adc_dma_mode_enable
     /tmp/cc0rXydQ.s:551    .text.adc_dma_mode_disable:0000000000000000 $t
     /tmp/cc0rXydQ.s:557    .text.adc_dma_mode_disable:0000000000000000 adc_dma_mode_disable
     /tmp/cc0rXydQ.s:576    .text.adc_dma_request_after_last_enable:0000000000000000 $t
     /tmp/cc0rXydQ.s:582    .text.adc_dma_request_after_last_enable:0000000000000000 adc_dma_request_after_last_enable
     /tmp/cc0rXydQ.s:601    .text.adc_dma_request_after_last_disable:0000000000000000 $t
     /tmp/cc0rXydQ.s:607    .text.adc_dma_request_after_last_disable:0000000000000000 adc_dma_request_after_last_disable
     /tmp/cc0rXydQ.s:626    .text.adc_discontinuous_mode_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:632    .text.adc_discontinuous_mode_config:0000000000000000 adc_discontinuous_mode_config
     /tmp/cc0rXydQ.s:692    .text.adc_channel_length_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:698    .text.adc_channel_length_config:0000000000000000 adc_channel_length_config
     /tmp/cc0rXydQ.s:758    .text.adc_routine_channel_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:764    .text.adc_routine_channel_config:0000000000000000 adc_routine_channel_config
     /tmp/cc0rXydQ.s:944    .text.adc_inserted_channel_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:950    .text.adc_inserted_channel_config:0000000000000000 adc_inserted_channel_config
     /tmp/cc0rXydQ.s:1078   .text.adc_inserted_channel_offset_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:1084   .text.adc_inserted_channel_offset_config:0000000000000000 adc_inserted_channel_offset_config
     /tmp/cc0rXydQ.s:1128   .text.adc_external_trigger_source_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:1134   .text.adc_external_trigger_source_config:0000000000000000 adc_external_trigger_source_config
     /tmp/cc0rXydQ.s:1174   .text.adc_external_trigger_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:1180   .text.adc_external_trigger_config:0000000000000000 adc_external_trigger_config
     /tmp/cc0rXydQ.s:1225   .text.adc_software_trigger_enable:0000000000000000 $t
     /tmp/cc0rXydQ.s:1231   .text.adc_software_trigger_enable:0000000000000000 adc_software_trigger_enable
     /tmp/cc0rXydQ.s:1266   .text.adc_end_of_conversion_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:1272   .text.adc_end_of_conversion_config:0000000000000000 adc_end_of_conversion_config
     /tmp/cc0rXydQ.s:1306   .text.adc_routine_data_read:0000000000000000 $t
     /tmp/cc0rXydQ.s:1312   .text.adc_routine_data_read:0000000000000000 adc_routine_data_read
     /tmp/cc0rXydQ.s:1331   .text.adc_inserted_data_read:0000000000000000 $t
ARM GAS  /tmp/cc0rXydQ.s 			page 63


     /tmp/cc0rXydQ.s:1337   .text.adc_inserted_data_read:0000000000000000 adc_inserted_data_read
     /tmp/cc0rXydQ.s:1351   .text.adc_inserted_data_read:0000000000000008 $d
     /tmp/cc0rXydQ.s:1355   .text.adc_inserted_data_read:000000000000000c $t
     /tmp/cc0rXydQ.s:1404   .text.adc_watchdog_single_channel_disable:0000000000000000 $t
     /tmp/cc0rXydQ.s:1410   .text.adc_watchdog_single_channel_disable:0000000000000000 adc_watchdog_single_channel_disable
     /tmp/cc0rXydQ.s:1429   .text.adc_watchdog_single_channel_enable:0000000000000000 $t
     /tmp/cc0rXydQ.s:1435   .text.adc_watchdog_single_channel_enable:0000000000000000 adc_watchdog_single_channel_enable
     /tmp/cc0rXydQ.s:1466   .text.adc_watchdog_sequence_channel_enable:0000000000000000 $t
     /tmp/cc0rXydQ.s:1472   .text.adc_watchdog_sequence_channel_enable:0000000000000000 adc_watchdog_sequence_channel_enable
     /tmp/cc0rXydQ.s:1522   .text.adc_watchdog_disable:0000000000000000 $t
     /tmp/cc0rXydQ.s:1528   .text.adc_watchdog_disable:0000000000000000 adc_watchdog_disable
     /tmp/cc0rXydQ.s:1570   .text.adc_watchdog_threshold_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:1576   .text.adc_watchdog_threshold_config:0000000000000000 adc_watchdog_threshold_config
     /tmp/cc0rXydQ.s:1602   .text.adc_flag_get:0000000000000000 $t
     /tmp/cc0rXydQ.s:1608   .text.adc_flag_get:0000000000000000 adc_flag_get
     /tmp/cc0rXydQ.s:1635   .text.adc_flag_clear:0000000000000000 $t
     /tmp/cc0rXydQ.s:1641   .text.adc_flag_clear:0000000000000000 adc_flag_clear
     /tmp/cc0rXydQ.s:1660   .text.adc_routine_software_startconv_flag_get:0000000000000000 $t
     /tmp/cc0rXydQ.s:1666   .text.adc_routine_software_startconv_flag_get:0000000000000000 adc_routine_software_startconv_flag_get
     /tmp/cc0rXydQ.s:1689   .text.adc_inserted_software_startconv_flag_get:0000000000000000 $t
     /tmp/cc0rXydQ.s:1695   .text.adc_inserted_software_startconv_flag_get:0000000000000000 adc_inserted_software_startconv_flag_get
     /tmp/cc0rXydQ.s:1718   .text.adc_interrupt_flag_get:0000000000000000 $t
     /tmp/cc0rXydQ.s:1724   .text.adc_interrupt_flag_get:0000000000000000 adc_interrupt_flag_get
     /tmp/cc0rXydQ.s:1824   .text.adc_interrupt_flag_clear:0000000000000000 $t
     /tmp/cc0rXydQ.s:1830   .text.adc_interrupt_flag_clear:0000000000000000 adc_interrupt_flag_clear
     /tmp/cc0rXydQ.s:1842   .text.adc_interrupt_enable:0000000000000000 $t
     /tmp/cc0rXydQ.s:1848   .text.adc_interrupt_enable:0000000000000000 adc_interrupt_enable
     /tmp/cc0rXydQ.s:1902   .text.adc_interrupt_disable:0000000000000000 $t
     /tmp/cc0rXydQ.s:1908   .text.adc_interrupt_disable:0000000000000000 adc_interrupt_disable
     /tmp/cc0rXydQ.s:1962   .text.adc_sync_mode_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:1968   .text.adc_sync_mode_config:0000000000000000 adc_sync_mode_config
     /tmp/cc0rXydQ.s:1992   .text.adc_sync_mode_config:000000000000001c $d
     /tmp/cc0rXydQ.s:1997   .text.adc_sync_delay_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:2003   .text.adc_sync_delay_config:0000000000000000 adc_sync_delay_config
     /tmp/cc0rXydQ.s:2027   .text.adc_sync_delay_config:000000000000001c $d
     /tmp/cc0rXydQ.s:2032   .text.adc_sync_dma_config:0000000000000000 $t
     /tmp/cc0rXydQ.s:2038   .text.adc_sync_dma_config:0000000000000000 adc_sync_dma_config
     /tmp/cc0rXydQ.s:2062   .text.adc_sync_dma_config:000000000000001c $d
     /tmp/cc0rXydQ.s:2067   .text.adc_sync_dma_request_after_last_enable:0000000000000000 $t
     /tmp/cc0rXydQ.s:2073   .text.adc_sync_dma_request_after_last_enable:0000000000000000 adc_sync_dma_request_after_last_enable
     /tmp/cc0rXydQ.s:2091   .text.adc_sync_dma_request_after_last_enable:0000000000000010 $d
     /tmp/cc0rXydQ.s:2096   .text.adc_sync_dma_request_after_last_disable:0000000000000000 $t
     /tmp/cc0rXydQ.s:2102   .text.adc_sync_dma_request_after_last_disable:0000000000000000 adc_sync_dma_request_after_last_disable
     /tmp/cc0rXydQ.s:2120   .text.adc_sync_dma_request_after_last_disable:0000000000000010 $d
     /tmp/cc0rXydQ.s:2125   .text.adc_sync_routine_data_read:0000000000000000 $t
     /tmp/cc0rXydQ.s:2131   .text.adc_sync_routine_data_read:0000000000000000 adc_sync_routine_data_read
     /tmp/cc0rXydQ.s:2147   .text.adc_sync_routine_data_read:0000000000000008 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
