Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  24 Dec 2018 15:52:28 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 0595E580522
	for <like.xu@linux.intel.com>; Fri, 21 Dec 2018 08:04:20 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by orsmga005-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 21 Dec 2018 08:04:19 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A5hqx7B1eqO7zLmixsmDT+DRfVm0co7zxezQtwd8Z?=
 =?us-ascii?q?seMeI/ad9pjvdHbS+e9qxAeQG9mDu7Qc06L/iOPJYSQ4+5GPsXQPItRndiQuro?=
 =?us-ascii?q?EopTEmG9OPEkbhLfTnPGQQFcVGU0J5rTngaRAGUMnxaEfPrXKs8DUcBgvwNRZv?=
 =?us-ascii?q?JuTyB4Xek9m72/q99pHPYAhEniaxba9vJxiqsAvdsdUbj5F/Iagr0BvJpXVIe+?=
 =?us-ascii?q?VSxWx2IF+Yggjx6MSt8pN96ipco/0u+dJOXqX8ZKQ4UKdXDC86PGAv5c3krgfM?=
 =?us-ascii?q?QA2S7XYBSGoWkx5IAw/Y7BHmW5r6ryX3uvZh1CScIMb7S60/Vza/4KdxUBLmhi?=
 =?us-ascii?q?QJOTk5/m/Jl8JwlKBWrhCuqhBizYPYfJ+aNOFlc6/BYd8XX3ZNU9xNWyBdBI63?=
 =?us-ascii?q?cosBD/AGPeZdt4TzvUEBrR+7BQayHuPk1zFGiWXt0qIhzeshFR3G1xEnEtIWqn?=
 =?us-ascii?q?vUqND1O7kIUe2u16nIzDvDb/JI2Tjj8oTHbhchofSVUL92bMHfx04vFwbfgVWR?=
 =?us-ascii?q?r4zoJzyV1uURs2ib8upvTvijhHIgqwF0pDWk28QiipHRi44L1lzJ9j91zJsoKd?=
 =?us-ascii?q?C7UkJ3f9CpHZtKuy2HNYZ6Wt0uTmB0tConz7AKpJ22cDYPxZs7wxPSaOCLfo2M?=
 =?us-ascii?q?7x/iSOmcJDR1i294d7+6iBu//kutx+75W8SwzFpFtTdJn9zMu30JyhPf986KQe?=
 =?us-ascii?q?Zn8Ei7wzaAzQXT5/lEIU8qkarbLIYswroxlpoIrUTDBTX6mErwjK+LbEkk/fKo?=
 =?us-ascii?q?6+v/brXnoJ+TKZN0hxngPqgymcGzG/k0PhUNUmSB5+ix2r3u8VfkTLhIlvE2l7?=
 =?us-ascii?q?PWsJHeJcQVvK65BApV35466xmhCjemzc0UkmQZI1JbZh2Hi5HlNErJIPDlC/ew?=
 =?us-ascii?q?n0qjkCxsy/DCP73hAYvCImLMkbf8Zbt9709cyAwuzdFQ/Z5UC7cBIO7tVU/1rt?=
 =?us-ascii?q?DXEhg5MwmvzubhD9V90IweWWSSAqODN6PSq1CI6vo1I+aQfI8VpCr9K/896v7q?=
 =?us-ascii?q?jH85mkEScbOm3JsKc324GvVmI0OEYXvjmNsBEGEKvhYgQ+zuklGNTTlTZ3PhF5?=
 =?us-ascii?q?86/SwxXYK6EZ/YFMfqhL2awDz9GJpQaWZbTFeWHjDtfoSAXv4KLyWKPs5mlCdD?=
 =?us-ascii?q?TLWkVsot2A+jsFzHzaF6JL/R8ywcqZWxzdVw+qjfmA8/8XluAt2A3nqRZ2dzmG?=
 =?us-ascii?q?wOWnkxxq8oulF3yFqIzf1lhedFH8dY/fJDX1QGMsvFwulnTsrzQQnfVtGOTlmg?=
 =?us-ascii?q?X5OhGz5iYMg2xoo2akJ4Fs/qohnJ1SeuH/dBj7WPAZEu2rnd0XnvKoB2zHOQh/?=
 =?us-ascii?q?pptEUvXsYabT7uvaV47QWGX4M=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0B7CgDLDR1chxHrdtBkHAEBAR8EAQEFA?=
 =?us-ascii?q?QEGgUYCgS+BOYEpjHWKaDWDCY1KiRmBcRUBARgDEYcwIjYHDQEDAQEBAQEBAgE?=
 =?us-ascii?q?TAQEBCgsJCBsOIwyCOgUCAxgOgmQEAj0BAQQKKQECAwECBgJICAMBMAEFATqDH?=
 =?us-ascii?q?QGCAQEEmjU8iimCH4J2AQEFgkSEZwgSh2yEQReBf4EQAYJdB4NMAoIuhRKJTYc?=
 =?us-ascii?q?VkGUJgimEaYpLDBhigUuHTYdlmXUCBAIEBQIFDyGBLAuBfDMaCBsVgycJhX+Kd?=
 =?us-ascii?q?FGBAgUhE4tkgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0B7CgDLDR1chxHrdtBkHAEBAR8EAQEFAQEGgUYCgS+BOYE?=
 =?us-ascii?q?pjHWKaDWDCY1KiRmBcRUBARgDEYcwIjYHDQEDAQEBAQEBAgETAQEBCgsJCBsOI?=
 =?us-ascii?q?wyCOgUCAxgOgmQEAj0BAQQKKQECAwECBgJICAMBMAEFATqDHQGCAQEEmjU8iim?=
 =?us-ascii?q?CH4J2AQEFgkSEZwgSh2yEQReBf4EQAYJdB4NMAoIuhRKJTYcVkGUJgimEaYpLD?=
 =?us-ascii?q?BhigUuHTYdlmXUCBAIEBQIFDyGBLAuBfDMaCBsVgycJhX+KdFGBAgUhE4tkgXc?=
 =?us-ascii?q?BAQ?=
X-IronPort-AV: E=Sophos;i="5.56,382,1539673200"; 
   d="scan'208";a="57861684"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 21 Dec 2018 08:04:11 -0800
Received: from localhost ([::1]:46398 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gaNHX-0001G5-1K
	for like.xu@linux.intel.com; Fri, 21 Dec 2018 11:04:11 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:52691)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1gaNGw-0001FE-F1
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:03:35 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1gaNGv-0003xc-KD
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:03:34 -0500
Received: from mail-qt1-x833.google.com ([2607:f8b0:4864:20::833]:40302)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <palmer@sifive.com>) id 1gaNGv-0003xD-Fu
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:03:33 -0500
Received: by mail-qt1-x833.google.com with SMTP id k12so6181895qtf.7
	for <qemu-devel@nongnu.org>; Fri, 21 Dec 2018 08:03:33 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
	h=subject:date:message-id:cc:from:to;
	bh=ACO3xZNidVZe/8lJl6dILcNtHXgshs90c10YxGoZDdw=;
	b=m6osPkrjRIu6a3iNHn6MtUW1XCASEenefbGAoK8mOG816ItfYf65/lKbj9EF9Q7K3L
	WHUkH1LDGpJzMKqBE7SicS9eLGFEv/KvHVwyTryAmvwgLG7cqeH4VNIUj8tJe/oGHQ9k
	DSiHndLzTw05J7fyyaSHJdwpeKLUFskPZzI0DykuhyBLnzABEFkSpevOVoOZkDIxDnmY
	RknpnmO+RB5LNueETX0uq2CAyWxqeb+mm78mpPLJDc5QvNGRTeOWLZl4InYNyJYK+CBl
	ErmjgwG0AOJBmSl3TMe1sMqgPJzUp/K2XRdIWGeXqHeq4SDe8AjwJQcu7BDIM2kXr2io
	f/lQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:date:message-id:cc:from:to;
	bh=ACO3xZNidVZe/8lJl6dILcNtHXgshs90c10YxGoZDdw=;
	b=TKeqH3/viVLYIa7d1weHVs2wDmm+I5nxHuyIXBf1kL5emlSWn0+8XZuHLngCUty4ra
	WsgYZ+06uobmpSsaOt0lCLFllnDBrCiJA/Jf1l1uDejoV7A4QppPq7jIXtBIQ8wLXx9/
	tmlC9pc8HMc/15AOgcvMKDCbul/KNotWhu6fSOYrXNkSeKpoBL+knYz++4smO3wJ0Xtw
	EIZ/7vlWt7urOgnjN59yUAbjrama8SGqI0Tt3yJPdRsCjPvelB5RINeVHxZf+wRV2JhW
	EYbyHbrqJsu/r9q9lc37Ud1Cmi815vBroc1b2KInT7u8w2NYjo3d0lbPSjY8o+EJqbI8
	HjIA==
X-Gm-Message-State: AA+aEWb2F8AUyY7dZB0KaXbd2QLx6rrO2bfw8ylb8a4AbXxSQSZ3SJYQ
	lQRN4QCY4UPg/6PWQibkehpspydfD3Y=
X-Google-Smtp-Source: ALg8bN6r3Hz+1BmKWUDJGKqDBuQmHQ8GvdtflpBSDPVcX2ztZF0mWYW0rLgpWVeVIanvecT8/jRx4Q==
X-Received: by 2002:ac8:d03:: with SMTP id q3mr2896551qti.387.1545408212517;
	Fri, 21 Dec 2018 08:03:32 -0800 (PST)
Received: from localhost ([2601:182:c980:96c:8dd:4488:90b1:59d1])
	by smtp.gmail.com with ESMTPSA id
	k22sm4472666qtm.73.2018.12.21.08.03.31
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Fri, 21 Dec 2018 08:03:31 -0800 (PST)
Date: Fri, 21 Dec 2018 08:02:53 -0800
Message-Id: <20181221160307.14819-1-palmer@sifive.com>
X-Mailer: git-send-email 2.18.1
From: Palmer Dabbelt <palmer@sifive.com>
To: qemu-riscv@nongnu.org
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::833
Subject: [Qemu-devel] [PR RFC] RISC-V Changes for 3.2, Part 1
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

The following changes since commit b72566a4ffaddbc0c0c1f6f5ee91b42ab13ff429:

  Merge remote-tracking branch 'remotes/vivier2/tags/trivial-patches-pull-request' into staging (2018-12-19 15:31:02 +0000)

are available in the Git repository at:

  git://github.com/palmer-dabbelt/qemu.git tags/riscv-for-master-3.2-part1

for you to fetch changes up to 7b91ae7d7944056c5e8045342e4039e978e43c82:

  MAINTAINERS: Mark RISC-V as Supported (2018-12-21 07:57:15 -0800)

----------------------------------------------------------------
RISC-V Changes for 3.2, Part 1

This pull request contains the first set of RISC-V patches I'd like to
target for the 3.2 development cycle.  It's really just a collection of
bug fixes with one major new feature: PCIe can now be attached to RISC-V
guests.

This has passed my usual test of booting the latest Linux RC into a
Fedora disk image on the virt machine.

----------------------------------------------------------------
Alistair Francis (4):
      hw/riscv/virt: Increase the number of interrupts
      hw/riscv/virt: Adjust memory layout spacing
      hw/riscv/virt: Connect the gpex PCIe
      riscv: Enable VGA and PCIE_VGA

Anup Patel (3):
      sifive_u: Add clock DT node for GEM ethernet
      sifive_u: Set 'clock-frequency' DT property for SiFive UART
      target/riscv/pmp.c: Fix pmp_decode_napot()

Mao Zhongyi (1):
      riscv/cpu: use device_class_set_parent_realize

Michael Clark (4):
      RISC-V: Add hartid and \n to interrupt logging
      RISC-V: Fix CLINT timecmp low 32-bit writes
      RISC-V: Fix PLIC pending bitfield reads
      RISC-V: Enable second UART on sifive_e and sifive_u

Nathaniel Graff (1):
      sifive_uart: Implement interrupt pending register

Palmer Dabbelt (1):
      MAINTAINERS: Mark RISC-V as Supported

 MAINTAINERS                         |   2 +-
 default-configs/riscv32-softmmu.mak |   8 +-
 default-configs/riscv64-softmmu.mak |   8 +-
 hw/riscv/sifive_clint.c             |   8 +-
 hw/riscv/sifive_e.c                 |   5 +-
 hw/riscv/sifive_plic.c              |   2 +-
 hw/riscv/sifive_u.c                 |  25 +++++-
 hw/riscv/sifive_uart.c              |  24 ++++--
 hw/riscv/virt.c                     | 147 +++++++++++++++++++++++++++++++++---
 include/hw/riscv/sifive_u.h         |   3 +-
 include/hw/riscv/sifive_uart.h      |   3 +
 include/hw/riscv/virt.h             |  15 +++-
 target/riscv/cpu.c                  |   4 +-
 target/riscv/cpu_helper.c           |  18 +++--
 target/riscv/pmp.c                  |   2 +-
 15 files changed, 231 insertions(+), 43 deletions(-)


