# do StackMachine_sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:21 on Dec 05,2022
# vlog -work work StackMachine_sim.vo 
# -- Compiling module StackMachine_sim
# 
# Top level modules:
# 	StackMachine_sim
# End time: 17:27:21 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:21 on Dec 05,2022
# vlog -work work StackMachine_sim.vwf.vt 
# -- Compiling module StackMachine_sim_vlg_vec_tst
# 
# Top level modules:
# 	StackMachine_sim_vlg_vec_tst
# End time: 17:27:21 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.StackMachine_sim_vlg_vec_tst 
# Start time: 17:27:22 on Dec 05,2022
# Loading work.StackMachine_sim_vlg_vec_tst
# Loading work.StackMachine_sim
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : StackMachine_sim.vwf.vt(131)
#    Time: 100 us  Iteration: 0  Instance: /StackMachine_sim_vlg_vec_tst
# End time: 17:27:24 on Dec 05,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
