centos@ip-172-31-20-191 fasta2bit_kafka $ ls
2BitOut.2b  emconfig.json        [0m[01;32mFastaTo2Bit[0m  Makefile      rand128.fasta  randFasta.cpp  [01;32mrun.sh[0m       testfile.fasta  xcd.log
[01;34mdevice[0m      emulation_debug.log  [01;34mhost[0m         rand10.fasta  rand256.fasta  [01;32mrandFasta.out[0m  screenlog.0  [01;32mutils.mk[0m        xrc.log
centos@ip-172-31-20-191 fasta2bit_kafka $ lsvim Makefile [2Pcat run.sh[Cls[Kmake check TARGET=sw_emu DEVICE=$AWS_PLATFORM all[K build TARGET=sw_emu DEVICE=$AWS_PLATFORM allcheck[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[Cbuild[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[K build TARGET=sw_emu DEVICE=$AWS_PLATFORM all[1P[1P[1P[1P[1P[1P[1@h[1@w
/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2
mkdir -p ./device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1
mkdir -p ./device/logs
v++ -t hw --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps  --temp_dir ./device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1 --log_dir ./device/logs -c -k FastaTo2Bit_loop -I'device' -o'device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit_loop.xo' 'device/FastaTo2Bit-loop.cl'
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/FastaTo2Bit_loop
	Log files: /home/centos/fasta2bit_kafka/device/logs/FastaTo2Bit_loop
Running Dispatch Server on port:42375
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit_loop.xo.compile_summary, at Sun Jul 26 08:33:56 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jul 26 08:33:56 2020
Running Rule Check Server on port:40338
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/FastaTo2Bit_loop/v++_compile_FastaTo2Bit_loop_guidance.html', at Sun Jul 26 08:33:57 2020
INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_1
INFO: [v++ 60-242] Creating kernel: 'FastaTo2Bit_loop'

===>The following messages were generated while  performing high-level synthesis for kernel: FastaTo2Bit_loop Log file: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit_loop/FastaTo2Bit_loop/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/FastaTo2Bit_loop/system_estimate_FastaTo2Bit_loop.xtxt
INFO: [v++ 60-586] Created device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit_loop.xo
INFO: [v++ 60-791] Total elapsed time: 0h 0m 29s
#v++ -t hw --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps  --temp_dir ./device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1 -c -k FastaTo2Bit_loop -I'device' -o'device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit_loop.xo' 'device/FastaTo2Bit-loop.cl'
mkdir -p ./device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1
v++ -t hw --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps  --temp_dir ./device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1 --log_dir ./device/logs -l  -o'device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit-loop.xclbin' device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit_loop.xo
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-897] Reading --xp value from platform: param:compiler.lockFlowCritSlackThreshold=0
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.routingContainmentAreaExpansion=true
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:bitstream.enablePR=4123
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:physynth.ultraRAMOptOutput=false
INFO: [v++ 60-897] Reading --xp value from platform: vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
WARNING: [v++ 60-642] Deprecated parameter name: compiler.lockFlowCritSlackThreshold
INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/link
	Log files: /home/centos/fasta2bit_kafka/device/logs/link
Running Dispatch Server on port:40586
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit-loop.xclbin.link_summary, at Sun Jul 26 08:34:27 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jul 26 08:34:27 2020
Running Rule Check Server on port:36226
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/link/v++_link_FastaTo2Bit-loop_guidance.html', at Sun Jul 26 08:34:28 2020
INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [08:34:31] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit_loop.xo -keep --xpfm /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --target hw --output_dir /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int --temp_dir /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jul 26 08:34:32 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit_loop.xo
INFO: [KernelCheck 83-118] 'FastaTo2Bit_loop' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'inp_dna' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'outp_dna' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'size' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [08:34:32] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.hpfm -clkid 0 -ip /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/iprepo/xilinx_com_hls_FastaTo2Bit_loop_1_0,FastaTo2Bit_loop -o /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [08:34:36] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 278.945 ; gain = 0.000 ; free physical = 26075 ; free virtual = 50001
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [08:34:36] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen -dmclkid 0 -r /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: FastaTo2Bit_loop, num: 1  {FastaTo2Bit_loop_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument FastaTo2Bit_loop_1.inp_dna to DDR[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument FastaTo2Bit_loop_1.outp_dna to DDR[0]
INFO: [SYSTEM_LINK 82-37] [08:34:37] cfgen finished successfully
Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.97 . Memory (MB): peak = 288.684 ; gain = 0.000 ; free physical = 26075 ; free virtual = 50001
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [08:34:37] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/_sysl/.xsd --temp_dir /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link --output_dir /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int --target_bd cl.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd cl.bd -dn dr -dp /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link/_sysl/.xsd
[KINFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [08:34:39] cf2bd finished successfully
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 288.684 ; gain = 0.000 ; free physical = 26069 ; free virtual = 49999
INFO: [v++ 60-1441] [08:34:39] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 686.586 ; gain = 0.000 ; free physical = 26088 ; free virtual = 50018
INFO: [v++ 60-1443] [08:34:39] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/sdsl.dat -rtd /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/cf2sw.rtd -xclbin /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xclbin_orig.xml -o /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/run_link
INFO: [v++ 60-1441] [08:34:39] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.51 . Memory (MB): peak = 686.586 ; gain = 0.000 ; free physical = 26088 ; free virtual = 50019
INFO: [v++ 60-1443] [08:34:39] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/cf2sw.rtd --diagramJsonFileName /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/systemDiagramModel.json --platformFilePath /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2700185 --generatedByTimeStamp Thu Oct 24 18:45:48 MDT 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps --temp_dir ./device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1 --log_dir ./device/logs -l -odevice/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit-loop.xclbin device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit_loop.xo  --generatedByXclbinName FastaTo2Bit-loop --kernelInfoDataFileName /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/run_link
WARNING: [v++ 82-168] hardwarePlatform.board.name is not in the platform information.
WARNING: [v++ 82-169] hardwarePlatform.board.part is not in the platform information.
WARNING: [v++ 82-167] hardwarePlatform.board.boardPart is not in the platform information.
INFO: [v++ 60-839] Read in kernel information from file '/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/kernel_info.dat'.
WARNING: [v++ 82-158] Unable to populate kernel available resources DSP entry.
WARNING: [v++ 82-163] Unable to populate user region available resources.  The platform file deos not contain a hardwarePlatform.devices..core.availableResources entry
INFO: [v++ 60-1441] [08:34:41] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 686.586 ; gain = 0.000 ; free physical = 26089 ; free virtual = 50019
INFO: [v++ 60-1443] [08:34:41] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm -s --output_dir /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int --log_dir /home/centos/fasta2bit_kafka/device/logs/link --report_dir /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/link --config /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/vplConfig.ini -k /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link --no-info --tlog_dir /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/.tlog/v++_link_FastaTo2Bit-loop --iprepo /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/ip_repo/xilinx_com_hls_FastaTo2Bit_loop_1_0 --messageDb /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/run_link/vpl.pb /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/kernel_info.dat'.
WARNING: [VPL 60-642] Deprecated parameter name: compiler.lockFlowCritSlackThreshold
INFO: [VPL 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/hw_platform
[08:34:55] Run vpl: Step create_project: Started
Creating Vivado project.
[08:34:56] Run vpl: Step create_project: Completed
[08:34:56] Run vpl: Step create_bd: Started
[08:35:23] Run vpl: Step create_bd: Completed
[08:35:23] Run vpl: Step update_bd: Started
[08:35:25] Run vpl: Step update_bd: Completed
[08:35:25] Run vpl: Step generate_target: Started
[08:36:41] Run vpl: Step generate_target: RUNNING...
^Xa   [08:37:51] Run vpl: Step generate_target: Completed
[08:37:51] Run vpl: Step config_hw_runs: Started
[08:37:54] Run vpl: Step config_hw_runs: Completed
[08:37:54] Run vpl: Step synth: Started
[08:38:25] Block-level synthesis in progress, 0 of 36 jobs complete, 2 jobs running.
[08:38:55] Block-level synthesis in progress, 0 of 36 jobs complete, 2 jobs running.
[08:39:26] Block-level synthesis in progress, 0 of 36 jobs complete, 2 jobs running.
[08:39:57] Block-level synthesis in progress, 0 of 36 jobs complete, 2 jobs running.
[08:40:27] Block-level synthesis in progress, 0 of 36 jobs complete, 2 jobs running.
[08:40:57] Block-level synthesis in progress, 1 of 36 jobs complete, 1 job running.
[08:41:28] Block-level synthesis in progress, 1 of 36 jobs complete, 2 jobs running.
[08:41:58] Block-level synthesis in progress, 1 of 36 jobs complete, 2 jobs running.
[08:42:28] Block-level synthesis in progress, 1 of 36 jobs complete, 2 jobs running.
[08:42:58] Block-level synthesis in progress, 1 of 36 jobs complete, 2 jobs running.
[08:43:28] Block-level synthesis in progress, 1 of 36 jobs complete, 2 jobs running.
[08:43:59] Block-level synthesis in progress, 2 of 36 jobs complete, 2 jobs running.
[08:44:29] Block-level synthesis in progress, 3 of 36 jobs complete, 1 job running.
[08:44:59] Block-level synthesis in progress, 3 of 36 jobs complete, 2 jobs running.
[08:45:29] Block-level synthesis in progress, 3 of 36 jobs complete, 2 jobs running.
[08:45:59] Block-level synthesis in progress, 3 of 36 jobs complete, 2 jobs running.
[08:46:30] Block-level synthesis in progress, 3 of 36 jobs complete, 2 jobs running.
[08:47:00] Block-level synthesis in progress, 4 of 36 jobs complete, 1 job running.
[08:47:30] Block-level synthesis in progress, 5 of 36 jobs complete, 1 job running.
[08:48:00] Block-level synthesis in progress, 5 of 36 jobs complete, 2 jobs running.
[08:48:31] Block-level synthesis in progress, 5 of 36 jobs complete, 2 jobs running.
[08:49:01] Block-level synthesis in progress, 5 of 36 jobs complete, 2 jobs running.
[08:49:31] Block-level synthesis in progress, 5 of 36 jobs complete, 2 jobs running.
[08:50:01] Block-level synthesis in progress, 6 of 36 jobs complete, 2 jobs running.
[08:50:32] Block-level synthesis in progress, 6 of 36 jobs complete, 2 jobs running.
[08:51:02] Block-level synthesis in progress, 7 of 36 jobs complete, 2 jobs running.
[08:51:32] Block-level synthesis in progress, 7 of 36 jobs complete, 2 jobs running.
[08:52:02] Block-level synthesis in progress, 7 of 36 jobs complete, 2 jobs running.
[08:52:33] Block-level synthesis in progress, 8 of 36 jobs complete, 1 job running.
[08:53:03] Block-level synthesis in progress, 8 of 36 jobs complete, 2 jobs running.
[08:53:33] Block-level synthesis in progress, 8 of 36 jobs complete, 2 jobs running.
[08:54:04] Block-level synthesis in progress, 8 of 36 jobs complete, 2 jobs running.
[08:54:34] Block-level synthesis in progress, 9 of 36 jobs complete, 1 job running.
[08:55:04] Block-level synthesis in progress, 10 of 36 jobs complete, 1 job running.
[08:55:34] Block-level synthesis in progress, 10 of 36 jobs complete, 2 jobs running.
[08:56:05] Block-level synthesis in progress, 10 of 36 jobs complete, 2 jobs running.
[08:56:35] Block-level synthesis in progress, 10 of 36 jobs complete, 2 jobs running.
[08:57:05] Block-level synthesis in progress, 10 of 36 jobs complete, 2 jobs running.
[08:57:36] Block-level synthesis in progress, 11 of 36 jobs complete, 2 jobs running.
[08:58:06] Block-level synthesis in progress, 11 of 36 jobs complete, 2 jobs running.
[08:58:36] Block-level synthesis in progress, 11 of 36 jobs complete, 2 jobs running.
[08:59:06] Block-level synthesis in progress, 12 of 36 jobs complete, 1 job running.
[08:59:37] Block-level synthesis in progress, 12 of 36 jobs complete, 2 jobs running.
[09:00:07] Block-level synthesis in progress, 13 of 36 jobs complete, 1 job running.
[09:00:37] Block-level synthesis in progress, 13 of 36 jobs complete, 2 jobs running.
[09:01:08] Block-level synthesis in progress, 13 of 36 jobs complete, 2 jobs running.
[09:01:38] Block-level synthesis in progress, 13 of 36 jobs complete, 2 jobs running.
[09:02:08] Block-level synthesis in progress, 15 of 36 jobs complete, 1 job running.
[09:02:39] Block-level synthesis in progress, 15 of 36 jobs complete, 2 jobs running.
[09:03:09] Block-level synthesis in progress, 15 of 36 jobs complete, 2 jobs running.
[09:03:39] Block-level synthesis in progress, 15 of 36 jobs complete, 2 jobs running.
[09:04:10] Block-level synthesis in progress, 15 of 36 jobs complete, 2 jobs running.
[09:04:40] Block-level synthesis in progress, 15 of 36 jobs complete, 2 jobs running.
[09:05:10] Block-level synthesis in progress, 16 of 36 jobs complete, 2 jobs running.
[09:05:41] Block-level synthesis in progress, 17 of 36 jobs complete, 1 job running.
[09:06:11] Block-level synthesis in progress, 17 of 36 jobs complete, 2 jobs running.
[09:06:41] Block-level synthesis in progress, 17 of 36 jobs complete, 2 jobs running.
[09:07:12] Block-level synthesis in progress, 17 of 36 jobs complete, 2 jobs running.
[09:07:42] Block-level synthesis in progress, 18 of 36 jobs complete, 1 job running.
[09:08:12] Block-level synthesis in progress, 18 of 36 jobs complete, 2 jobs running.
[09:08:43] Block-level synthesis in progress, 18 of 36 jobs complete, 2 jobs running.
[09:09:13] Block-level synthesis in progress, 18 of 36 jobs complete, 2 jobs running.
[09:09:43] Block-level synthesis in progress, 18 of 36 jobs complete, 2 jobs running.
[09:10:14] Block-level synthesis in progress, 19 of 36 jobs complete, 1 job running.
[09:10:44] Block-level synthesis in progress, 19 of 36 jobs complete, 2 jobs running.
[09:11:14] Block-level synthesis in progress, 20 of 36 jobs complete, 2 jobs running.
[09:11:45] Block-level synthesis in progress, 20 of 36 jobs complete, 2 jobs running.
[09:12:15] Block-level synthesis in progress, 20 of 36 jobs complete, 2 jobs running.
[09:12:45] Block-level synthesis in progress, 20 of 36 jobs complete, 2 jobs running.
[09:13:16] Block-level synthesis in progress, 21 of 36 jobs complete, 1 job running.
[09:13:46] Block-level synthesis in progress, 22 of 36 jobs complete, 1 job running.
[09:14:17] Block-level synthesis in progress, 22 of 36 jobs complete, 2 jobs running.
[09:14:47] Block-level synthesis in progress, 22 of 36 jobs complete, 2 jobs running.
[09:15:17] Block-level synthesis in progress, 22 of 36 jobs complete, 2 jobs running.
[09:15:48] Block-level synthesis in progress, 22 of 36 jobs complete, 2 jobs running.
[09:16:18] Block-level synthesis in progress, 23 of 36 jobs complete, 2 jobs running.
[09:16:49] Block-level synthesis in progress, 24 of 36 jobs complete, 2 jobs running.
[09:17:19] Block-level synthesis in progress, 24 of 36 jobs complete, 2 jobs running.
[09:17:49] Block-level synthesis in progress, 24 of 36 jobs complete, 2 jobs running.
[09:18:20] Block-level synthesis in progress, 24 of 36 jobs complete, 2 jobs running.
[09:18:50] Block-level synthesis in progress, 25 of 36 jobs complete, 1 job running.
[09:19:21] Block-level synthesis in progress, 27 of 36 jobs complete, 1 job running.
[09:19:51] Block-level synthesis in progress, 27 of 36 jobs complete, 2 jobs running.
[09:20:21] Block-level synthesis in progress, 27 of 36 jobs complete, 2 jobs running.
[09:20:52] Block-level synthesis in progress, 27 of 36 jobs complete, 2 jobs running.
[09:21:22] Block-level synthesis in progress, 27 of 36 jobs complete, 2 jobs running.
[09:21:53] Block-level synthesis in progress, 29 of 36 jobs complete, 0 jobs running.
[09:22:23] Block-level synthesis in progress, 29 of 36 jobs complete, 2 jobs running.
[09:22:53] Block-level synthesis in progress, 29 of 36 jobs complete, 2 jobs running.
[09:23:24] Block-level synthesis in progress, 29 of 36 jobs complete, 2 jobs running.
[09:23:54] Block-level synthesis in progress, 29 of 36 jobs complete, 2 jobs running.
[09:24:25] Block-level synthesis in progress, 29 of 36 jobs complete, 2 jobs running.
[09:24:55] Block-level synthesis in progress, 29 of 36 jobs complete, 2 jobs running.
[09:25:25] Block-level synthesis in progress, 31 of 36 jobs complete, 1 job running.
[09:25:56] Block-level synthesis in progress, 31 of 36 jobs complete, 2 jobs running.
[09:26:26] Block-level synthesis in progress, 31 of 36 jobs complete, 2 jobs running.
[09:26:57] Block-level synthesis in progress, 31 of 36 jobs complete, 2 jobs running.
[09:27:27] Block-level synthesis in progress, 31 of 36 jobs complete, 2 jobs running.
[09:27:58] Block-level synthesis in progress, 33 of 36 jobs complete, 0 jobs running.
[09:28:28] Block-level synthesis in progress, 33 of 36 jobs complete, 2 jobs running.
[09:28:59] Block-level synthesis in progress, 33 of 36 jobs complete, 2 jobs running.
[09:29:29] Block-level synthesis in progress, 33 of 36 jobs complete, 2 jobs running.
[09:29:59] Block-level synthesis in progress, 33 of 36 jobs complete, 2 jobs running.
[09:30:30] Block-level synthesis in progress, 33 of 36 jobs complete, 2 jobs running.
[09:31:00] Block-level synthesis in progress, 33 of 36 jobs complete, 2 jobs running.
[09:31:31] Block-level synthesis in progress, 35 of 36 jobs complete, 0 jobs running.
[09:32:01] Block-level synthesis in progress, 35 of 36 jobs complete, 1 job running.
[09:32:32] Block-level synthesis in progress, 35 of 36 jobs complete, 1 job running.
[09:33:02] Block-level synthesis in progress, 35 of 36 jobs complete, 1 job running.
[09:33:32] Block-level synthesis in progress, 35 of 36 jobs complete, 1 job running.
[09:34:03] Block-level synthesis in progress, 35 of 36 jobs complete, 1 job running.
[09:34:33] Block-level synthesis in progress, 36 of 36 jobs complete, 0 jobs running.
[09:35:03] Top-level synthesis in progress.
[09:35:34] Top-level synthesis in progress.
[09:36:04] Top-level synthesis in progress.
[09:36:35] Top-level synthesis in progress.
[09:37:05] Top-level synthesis in progress.
[09:37:13] Run vpl: Step synth: Completed
[09:37:13] Run vpl: Step impl: Started
[09:46:51] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 12m 09s 

[09:46:51] Starting logic optimization..
[09:47:52] Phase 1 Retarget
[09:47:52] Phase 2 Constant propagation
[09:48:23] Phase 3 Sweep
[09:48:53] Phase 4 BUFG optimization
[09:49:23] Phase 5 Shift Register Optimization
[09:49:23] Phase 6 Post Processing Netlist
[09:50:25] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 33s 

[09:50:25] Starting logic placement..
[09:51:25] Phase 1 Placer Initialization
[09:51:25] Phase 1.1 Placer Initialization Netlist Sorting
[09:52:26] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[09:53:58] Phase 1.3 Build Placer Netlist Model
[09:55:59] Phase 1.4 Constrain Clocks/Macros
[09:56:30] Phase 2 Global Placement
[09:56:30] Phase 2.1 Floorplanning
[09:58:32] Phase 2.2 Global Placement Core
[10:06:39] Phase 2.2.1 Physical Synthesis In Placer
[10:07:40] Phase 3 Detail Placement
[10:07:40] Phase 3.1 Commit Multi Column Macros
[10:07:40] Phase 3.2 Commit Most Macros & LUTRAMs
[10:08:10] Phase 3.3 Area Swap Optimization
[10:08:41] Phase 3.4 Pipeline Register Optimization
[10:08:41] Phase 3.5 IO Cut Optimizer
[10:08:41] Phase 3.6 Fast Optimization
[10:09:43] Phase 3.7 Small Shape DP
[10:09:43] Phase 3.7.1 Small Shape Clustering
[10:09:43] Phase 3.7.2 Flow Legalize Slice Clusters
[10:10:13] Phase 3.7.3 Slice Area Swap
[10:10:13] Phase 3.7.4 Commit Slice Clusters
[10:10:44] Phase 3.8 Place Remaining
[10:10:44] Phase 3.9 Re-assign LUT pins
[10:10:44] Phase 3.10 Pipeline Register Optimization
[10:10:44] Phase 3.11 Fast Optimization
[10:13:46] Phase 4 Post Placement Optimization and Clean-Up
[10:13:46] Phase 4.1 Post Commit Optimization
[10:15:18] Phase 4.1.1 Post Placement Optimization
[10:15:18] Phase 4.1.1.1 BUFG Insertion
[10:15:48] Phase 4.1.1.2 BUFG Replication
[10:16:18] Phase 4.1.1.3 Replication
[10:16:49] Phase 4.2 Post Placement Cleanup
[10:17:50] Phase 4.3 Placer Reporting
[10:17:50] Phase 4.4 Final Placement Cleanup
[10:22:54] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 32m 29s 

[10:22:54] Starting logic routing..
[10:23:25] Phase 1 Build RT Design
[10:25:57] Phase 2 Router Initialization
[10:25:57] Phase 2.1 Fix Topology Constraints
[10:25:57] Phase 2.2 Pre Route Cleanup
[10:25:57] Phase 2.3 Global Clock Net Routing
[10:26:28] Phase 2.4 Update Timing
[10:28:30] Phase 2.5 Update Timing for Bus Skew
[10:28:30] Phase 2.5.1 Update Timing
[10:29:31] Phase 3 Initial Routing
[10:30:01] Phase 4 Rip-up And Reroute
[10:30:01] Phase 4.1 Global Iteration 0
[10:33:04] Phase 4.2 Global Iteration 1
[10:34:05] Phase 4.3 Global Iteration 2
[10:35:06] Phase 5 Delay and Skew Optimization
[10:35:06] Phase 5.1 Delay CleanUp
[10:35:06] Phase 5.1.1 Update Timing
[10:36:07] Phase 5.2 Clock Skew Optimization
[10:36:07] Phase 6 Post Hold Fix
[10:36:07] Phase 6.1 Hold Fix Iter
[10:36:07] Phase 6.1.1 Update Timing
[10:37:08] Phase 7 Leaf Clock Prog Delay Opt
[10:38:08] Phase 8 Route finalize
[10:38:08] Phase 9 Verifying routed nets
[10:38:08] Phase 10 Depositing Routes
[10:38:39] Phase 11 Post Router Timing
[10:39:09] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 16m 14s 

[10:39:09] Starting bitstream generation..
[10:44:59] Run vpl: Step impl: Completed
[10:45:00] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [10:45:01] Run run_link: Step vpl: Completed
Time (s): cpu = 00:55:43 ; elapsed = 02:10:20 . Memory (MB): peak = 686.586 ; gain = 0.000 ; free physical = 24232 ; free virtual = 49893
INFO: [v++ 60-1443] [10:45:01] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/run_link
WARNING: [v++ 60-990] _new_clk_freq contains more clocks than we expect, check Platform
INFO: [v++ 60-991] clock name 'clk_main_a0' (clock ID '2') is being mapped to clock name 'clk_main_a0' in the xclbin
INFO: [v++ 60-991] clock name 'clk_extra_b0' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
WARNING: [v++ 60-990] _new_clk_freq contains more clocks than we expect, check Platform
INFO: [v++ 60-991] clock name 'clk_extra_a1' (clock ID '3') is being mapped to clock name 'clk_extra_a1' in the xclbin
INFO: [v++ 60-991] clock name 'clk_extra_c0' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_main_a0' (clock ID '') is being mapped to clock name 'clk_main_a0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_main_a0 = 250, Unused (UNUSED) clock: clk_main_a0 = 250, Kernel (DATA) clock: clk_extra_b0 = 250, Unused (UNUSED) clock: clk_extra_a1 = 125, Kernel (KERNEL) clock: clk_extra_c0 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/address_map.xml -sdsl /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/sdsl.dat -xclbin /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xclbin_orig.xml -rtd /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop.rtd -o /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop.xml
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [10:45:02] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 686.586 ; gain = 0.000 ; free physical = 24233 ; free virtual = 49894
INFO: [v++ 60-1443] [10:45:02] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/routed.dcp --force --key-value SYS:mode:hw_pr --add-section :JSON:/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop.rtd --append-section :JSON:/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop_xml.rtd --add-section BUILD_METADATA:JSON:/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop.xml --add-section SYSTEM_METADATA:RAW:/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_1 --output /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop.xcp
INFO: [v++ 60-1454] Run Directory: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/run_link
XRT Build Version: 2.3.0
       Build Date: 2020-02-06 15:08:44
          Hash ID: 9e13d57c4563e2c19bf5f518993f6e5a8dadc18a
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 202687588 bytes
Format : RAW
File   : '/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/routed.dcp'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 682 bytes
Format : JSON
File   : '/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2354 bytes
Format : JSON
File   : '/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3163 bytes
Format : RAW
File   : '/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 5489 bytes
Format : RAW
File   : '/home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'
Successfully wrote (202706695 bytes) to the output file: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop.xcp
Leaving xclbinutil.
INFO: [v++ 60-1441] [10:45:03] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.15 . Memory (MB): peak = 686.586 ; gain = 0.000 ; free physical = 24035 ; free virtual = 49889
INFO: [v++ 60-1443] [10:45:03] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --info /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop.xclbin.info --input /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/FastaTo2Bit-loop.xcp
INFO: [v++ 60-1454] Run Directory: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/run_link
INFO: [v++ 60-1441] [10:45:04] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 686.586 ; gain = 0.000 ; free physical = 24035 ; free virtual = 49889
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/link/system_estimate_FastaTo2Bit-loop.xtxt
INFO: [v++ 60-586] Created /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit-loop.ltx
INFO: [v++ 60-586] Created device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/FastaTo2Bit-loop.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/link/v++_link_FastaTo2Bit-loop_guidance.html
	Timing Report: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/link/imp/xilinx_aws-vu9p-f1_shell-v04261818_201920_1_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /home/centos/fasta2bit_kafka/device/FastaTo2Bit-loop_build/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /home/centos/fasta2bit_kafka/device/logs/link/vivado.log
	Steps Log File: /home/centos/fasta2bit_kafka/device/logs/link/link.steps.log

INFO: [v++ 60-791] Total elapsed time: 2h 10m 37s
g++ -I/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx/common/includes/xcl2 -I/opt/xilinx/xrt/include -I/opt/Xilinx/Vivado/2019.2/include -Wall -O0 -g -std=c++11 -fmessage-length=0  ./host/src/err_code.cpp ./host/src/main.cpp /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx/common/includes/xcl2/xcl2.cpp ./host/inc/fastato2bit.h ./host/inc/err_code.h  -o 'FastaTo2Bit'  -L/opt/xilinx/xrt/lib -lOpenCL -lpthread  ../librdkafka/src-cpp/librdkafka++.a ../librdkafka/src/librdkafka.a -lrt -lstdc++  -lpthread -lssl -lcrypto -lz -ldl -lzstd
emconfigutil --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --od ./device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1

****** configutil v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [ConfigUtil 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm
INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xsa'
emulation configuration file `emconfig.json` is created in ./device/FastaTo2Bit-loop_temp_dir/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_1 directory 
centos@ip-172-31-20-191 fasta2bit_kafka $ ls
2BitOut.2b  emconfig.json        [0m[01;32mFastaTo2Bit[0m  Makefile      rand128.fasta  randFasta.cpp  [01;32mrun.sh[0m       testfile.fasta  xcd.log
[01;34mdevice[0m      emulation_debug.log  [01;34mhost[0m         rand10.fasta  rand256.fasta  [01;32mrandFasta.out[0m  screenlog.0  [01;32mutils.mk[0m        xrc.log
centos@ip-172-31-20-191 fasta2bit_kafka $ cd device[K[K[K[K[K[K[K[K[Kexit
exit
