\hypertarget{structtms570__selftest__par__desc}{}\section{tms570\+\_\+selftest\+\_\+par\+\_\+desc Struct Reference}
\label{structtms570__selftest__par__desc}\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}


{\ttfamily \#include $<$tms570\+\_\+selftest\+\_\+parity.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
unsigned char \mbox{\hyperlink{structtms570__selftest__par__desc_a38968c33aa222c2d8f68683da796fbb7}{esm\+\_\+prim\+\_\+grp}}
\item 
unsigned char \mbox{\hyperlink{structtms570__selftest__par__desc_ac800a521c60550f15d2dd8f6a4ee679a}{esm\+\_\+prim\+\_\+chan}}
\item 
unsigned char \mbox{\hyperlink{structtms570__selftest__par__desc_ac4c35c2a4c0b10754805cb9d16bb9ee2}{esm\+\_\+sec\+\_\+grp}}
\item 
unsigned char \mbox{\hyperlink{structtms570__selftest__par__desc_a68e1575df4557ec24ac01bbf0743ae0d}{esm\+\_\+sec\+\_\+chan}}
\item 
int \mbox{\hyperlink{structtms570__selftest__par__desc_a732e7b38b092ecc88c2b75ca66a8ec45}{fail\+\_\+code}}
\item 
volatile uint32\+\_\+t $\ast$ \mbox{\hyperlink{structtms570__selftest__par__desc_a7c364d85889eb06ebad18a04d6b4bed6}{ram\+\_\+loc}}
\item 
volatile uint32\+\_\+t $\ast$ \mbox{\hyperlink{structtms570__selftest__par__desc_ad57338ea17ca720b7450e5c902281498}{par\+\_\+loc}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structtms570__selftest__par__desc_a8fd1eacb2c65a2a88ee1154a2cd74518}{par\+\_\+xor}}
\item 
volatile uint32\+\_\+t $\ast$ \mbox{\hyperlink{structtms570__selftest__par__desc_a7f800142a0a663c9c9b04102ff777fd4}{par\+\_\+cr\+\_\+reg}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structtms570__selftest__par__desc_aa9f536afd6a277707f7fecfcfdb63892}{par\+\_\+cr\+\_\+test}}
\item 
volatile uint32\+\_\+t $\ast$ \mbox{\hyperlink{structtms570__selftest__par__desc_ac5757ab8c22f4eee6817cd4b303c53a5}{par\+\_\+st\+\_\+reg}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structtms570__selftest__par__desc_aaf4bbd7fb84a47bc319c4feb56a8c3a6}{par\+\_\+st\+\_\+clear}}
\item 
tms570\+\_\+selftest\+\_\+par\+\_\+fnc\+\_\+t $\ast$ \mbox{\hyperlink{structtms570__selftest__par__desc_ae79833e55a310290a4345fd31ef43c99}{partest\+\_\+fnc}}
\item 
volatile void $\ast$ \mbox{\hyperlink{structtms570__selftest__par__desc_abbcbb9b5e9bfd26d0c92445481ca717f}{fnc\+\_\+data}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Decriptor specifying registers addresses and values used to test that parity protection is working for given hardware module/peripheral. It is used during initial chip self-\/tests. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structtms570__selftest__par__desc_ac800a521c60550f15d2dd8f6a4ee679a}\label{structtms570__selftest__par__desc_ac800a521c60550f15d2dd8f6a4ee679a}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!esm\_prim\_chan@{esm\_prim\_chan}}
\index{esm\_prim\_chan@{esm\_prim\_chan}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{esm\_prim\_chan}{esm\_prim\_chan}}
{\footnotesize\ttfamily unsigned char tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::esm\+\_\+prim\+\_\+chan}

E\+SM primary signalling channel number. \mbox{\Hypertarget{structtms570__selftest__par__desc_a38968c33aa222c2d8f68683da796fbb7}\label{structtms570__selftest__par__desc_a38968c33aa222c2d8f68683da796fbb7}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!esm\_prim\_grp@{esm\_prim\_grp}}
\index{esm\_prim\_grp@{esm\_prim\_grp}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{esm\_prim\_grp}{esm\_prim\_grp}}
{\footnotesize\ttfamily unsigned char tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::esm\+\_\+prim\+\_\+grp}

E\+SM primary signalling group number. \mbox{\Hypertarget{structtms570__selftest__par__desc_a68e1575df4557ec24ac01bbf0743ae0d}\label{structtms570__selftest__par__desc_a68e1575df4557ec24ac01bbf0743ae0d}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!esm\_sec\_chan@{esm\_sec\_chan}}
\index{esm\_sec\_chan@{esm\_sec\_chan}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{esm\_sec\_chan}{esm\_sec\_chan}}
{\footnotesize\ttfamily unsigned char tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::esm\+\_\+sec\+\_\+chan}

E\+SM optional/alternative signalling channel. \mbox{\Hypertarget{structtms570__selftest__par__desc_ac4c35c2a4c0b10754805cb9d16bb9ee2}\label{structtms570__selftest__par__desc_ac4c35c2a4c0b10754805cb9d16bb9ee2}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!esm\_sec\_grp@{esm\_sec\_grp}}
\index{esm\_sec\_grp@{esm\_sec\_grp}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{esm\_sec\_grp}{esm\_sec\_grp}}
{\footnotesize\ttfamily unsigned char tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::esm\+\_\+sec\+\_\+grp}

E\+SM optional/alternative signalling group. \mbox{\Hypertarget{structtms570__selftest__par__desc_a732e7b38b092ecc88c2b75ca66a8ec45}\label{structtms570__selftest__par__desc_a732e7b38b092ecc88c2b75ca66a8ec45}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!fail\_code@{fail\_code}}
\index{fail\_code@{fail\_code}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{fail\_code}{fail\_code}}
{\footnotesize\ttfamily int tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::fail\+\_\+code}

Error code reported to bsp\+\_\+selftest\+\_\+fail\+\_\+notification() in the case of the test failure. \mbox{\Hypertarget{structtms570__selftest__par__desc_abbcbb9b5e9bfd26d0c92445481ca717f}\label{structtms570__selftest__par__desc_abbcbb9b5e9bfd26d0c92445481ca717f}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!fnc\_data@{fnc\_data}}
\index{fnc\_data@{fnc\_data}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{fnc\_data}{fnc\_data}}
{\footnotesize\ttfamily volatile void$\ast$ tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::fnc\+\_\+data}

Pointer to the base of tested peripheral registers. It is required by some test functions (C\+AN and Mib\+S\+PI) \mbox{\Hypertarget{structtms570__selftest__par__desc_a7f800142a0a663c9c9b04102ff777fd4}\label{structtms570__selftest__par__desc_a7f800142a0a663c9c9b04102ff777fd4}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!par\_cr\_reg@{par\_cr\_reg}}
\index{par\_cr\_reg@{par\_cr\_reg}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{par\_cr\_reg}{par\_cr\_reg}}
{\footnotesize\ttfamily volatile uint32\+\_\+t$\ast$ tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::par\+\_\+cr\+\_\+reg}

Address of module parity test control register. \mbox{\Hypertarget{structtms570__selftest__par__desc_aa9f536afd6a277707f7fecfcfdb63892}\label{structtms570__selftest__par__desc_aa9f536afd6a277707f7fecfcfdb63892}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!par\_cr\_test@{par\_cr\_test}}
\index{par\_cr\_test@{par\_cr\_test}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{par\_cr\_test}{par\_cr\_test}}
{\footnotesize\ttfamily uint32\+\_\+t tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::par\+\_\+cr\+\_\+test}

Mask of bit which cause switch to a test mode. \mbox{\Hypertarget{structtms570__selftest__par__desc_ad57338ea17ca720b7450e5c902281498}\label{structtms570__selftest__par__desc_ad57338ea17ca720b7450e5c902281498}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!par\_loc@{par\_loc}}
\index{par\_loc@{par\_loc}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{par\_loc}{par\_loc}}
{\footnotesize\ttfamily volatile uint32\+\_\+t$\ast$ tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::par\+\_\+loc}

Address of mapping of parity bits into C\+PU address space. \mbox{\Hypertarget{structtms570__selftest__par__desc_aaf4bbd7fb84a47bc319c4feb56a8c3a6}\label{structtms570__selftest__par__desc_aaf4bbd7fb84a47bc319c4feb56a8c3a6}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!par\_st\_clear@{par\_st\_clear}}
\index{par\_st\_clear@{par\_st\_clear}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{par\_st\_clear}{par\_st\_clear}}
{\footnotesize\ttfamily uint32\+\_\+t tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::par\+\_\+st\+\_\+clear}

Optional value which is written to status register to clear error. \mbox{\Hypertarget{structtms570__selftest__par__desc_ac5757ab8c22f4eee6817cd4b303c53a5}\label{structtms570__selftest__par__desc_ac5757ab8c22f4eee6817cd4b303c53a5}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!par\_st\_reg@{par\_st\_reg}}
\index{par\_st\_reg@{par\_st\_reg}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{par\_st\_reg}{par\_st\_reg}}
{\footnotesize\ttfamily volatile uint32\+\_\+t$\ast$ tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::par\+\_\+st\+\_\+reg}

Optional module parity status register which. \mbox{\Hypertarget{structtms570__selftest__par__desc_a8fd1eacb2c65a2a88ee1154a2cd74518}\label{structtms570__selftest__par__desc_a8fd1eacb2c65a2a88ee1154a2cd74518}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!par\_xor@{par\_xor}}
\index{par\_xor@{par\_xor}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{par\_xor}{par\_xor}}
{\footnotesize\ttfamily uint32\+\_\+t tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::par\+\_\+xor}

Bitmask used to alter parity to cause intentional parity failure. \mbox{\Hypertarget{structtms570__selftest__par__desc_ae79833e55a310290a4345fd31ef43c99}\label{structtms570__selftest__par__desc_ae79833e55a310290a4345fd31ef43c99}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!partest\_fnc@{partest\_fnc}}
\index{partest\_fnc@{partest\_fnc}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{partest\_fnc}{partest\_fnc}}
{\footnotesize\ttfamily tms570\+\_\+selftest\+\_\+par\+\_\+fnc\+\_\+t$\ast$ tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::partest\+\_\+fnc}

Function which specialized for given kind of peripheral/module mechanism testing. \mbox{\Hypertarget{structtms570__selftest__par__desc_a7c364d85889eb06ebad18a04d6b4bed6}\label{structtms570__selftest__par__desc_a7c364d85889eb06ebad18a04d6b4bed6}} 
\index{tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}!ram\_loc@{ram\_loc}}
\index{ram\_loc@{ram\_loc}!tms570\_selftest\_par\_desc@{tms570\_selftest\_par\_desc}}
\subsubsection{\texorpdfstring{ram\_loc}{ram\_loc}}
{\footnotesize\ttfamily volatile uint32\+\_\+t$\ast$ tms570\+\_\+selftest\+\_\+par\+\_\+desc\+::ram\+\_\+loc}

Address of memory protected by parity. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/tms570/include/bsp/\mbox{\hyperlink{tms570__selftest__parity_8h}{tms570\+\_\+selftest\+\_\+parity.\+h}}\end{DoxyCompactItemize}
