{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558412041637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558412041645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 12:14:01 2019 " "Processing started: Tue May 21 12:14:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558412041645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558412041645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_MD -c ALU_MD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_MD -c ALU_MD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558412041646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558412042021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558412042021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/alu_md_alu181a/alu81a.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/alu_md_alu181a/alu81a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181A " "Found entity 1: ALU181A" {  } { { "../ALU_MD_ALU181A/ALU81A.v" "" { Text "E:/CPU/ALU_MD_ALU181A/ALU81A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558412051605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558412051605 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../11.bdf " "Can't analyze file -- file ../11.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1558412051608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/alu_md_data register/ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/alu_md_data register/ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "../ALU_MD_Data register/LDR0_2.bdf" "" { Schematic "E:/CPU/ALU_MD_Data register/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558412051609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558412051609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/alu_md_reg0_2/reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/alu_md_reg0_2/reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "../ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/CPU/ALU_MD_REG0_2/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558412051611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558412051611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558412051612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558412051612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_MD " "Elaborating entity \"ALU_MD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558412051648 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DR2\[7..0\] " "Pin \"DR2\[7..0\]\" is missing source" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 408 104 280 424 "DR2\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558412051649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181A ALU181A:inst3 " "Elaborating entity \"ALU181A\" for hierarchy \"ALU181A:inst3\"" {  } { { "ALU_MD.bdf" "inst3" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 144 968 1120 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558412051650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst\"" {  } { { "ALU_MD.bdf" "inst" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 152 712 824 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558412051686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst " "Elaborated megafunction instantiation \"LPM_LATCH:inst\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 152 712 824 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558412051687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst " "Instantiated megafunction \"LPM_LATCH:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558412051687 ""}  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 152 712 824 264 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558412051687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI LPM_BUSTRI:inst18 " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"LPM_BUSTRI:inst18\"" {  } { { "ALU_MD.bdf" "inst18" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -32 480 624 64 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558412051704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_BUSTRI:inst18 " "Elaborated megafunction instantiation \"LPM_BUSTRI:inst18\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -32 480 624 64 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558412051705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_BUSTRI:inst18 " "Instantiated megafunction \"LPM_BUSTRI:inst18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558412051705 ""}  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -32 480 624 64 "inst18" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558412051705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 LDR0_2:inst6 " "Elaborating entity \"LDR0_2\" for hierarchy \"LDR0_2:inst6\"" {  } { { "ALU_MD.bdf" "inst6" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 152 0 120 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558412051706 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "../ALU_MD_Data register/LDR0_2.bdf" "" { Schematic "E:/CPU/ALU_MD_Data register/LDR0_2.bdf" { { 144 624 672 176 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1558412051707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M LDR0_2:inst6\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"LDR0_2:inst6\|74139M:inst\"" {  } { { "../ALU_MD_Data register/LDR0_2.bdf" "inst" { Schematic "E:/CPU/ALU_MD_Data register/LDR0_2.bdf" { { 112 456 560 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558412051725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LDR0_2:inst6\|74139M:inst " "Elaborated megafunction instantiation \"LDR0_2:inst6\|74139M:inst\"" {  } { { "../ALU_MD_Data register/LDR0_2.bdf" "" { Schematic "E:/CPU/ALU_MD_Data register/LDR0_2.bdf" { { 112 456 560 208 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558412051726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 REG0_2:inst2 " "Elaborating entity \"REG0_2\" for hierarchy \"REG0_2:inst2\"" {  } { { "ALU_MD.bdf" "inst2" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 120 200 344 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558412051730 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_LATCH inst7 " "Block or symbol \"LPM_LATCH\" of instance \"inst7\" overlaps another block or symbol" {  } { { "../ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/CPU/ALU_MD_REG0_2/REG0_2.bdf" { { 232 560 672 344 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1558412051731 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst18\|dout\[7\] lpm_latch:inst\|latches\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst18\|dout\[7\]\" to the node \"lpm_latch:inst\|latches\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558412052290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst18\|dout\[6\] lpm_latch:inst\|latches\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst18\|dout\[6\]\" to the node \"lpm_latch:inst\|latches\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558412052290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst18\|dout\[5\] lpm_latch:inst\|latches\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst18\|dout\[5\]\" to the node \"lpm_latch:inst\|latches\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558412052290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst18\|dout\[4\] lpm_latch:inst\|latches\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst18\|dout\[4\]\" to the node \"lpm_latch:inst\|latches\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558412052290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst18\|dout\[3\] lpm_latch:inst\|latches\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst18\|dout\[3\]\" to the node \"lpm_latch:inst\|latches\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558412052290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst18\|dout\[2\] lpm_latch:inst\|latches\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst18\|dout\[2\]\" to the node \"lpm_latch:inst\|latches\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558412052290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst18\|dout\[1\] lpm_latch:inst\|latches\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst18\|dout\[1\]\" to the node \"lpm_latch:inst\|latches\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558412052290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst18\|dout\[0\] lpm_latch:inst\|latches\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst18\|dout\[0\]\" to the node \"lpm_latch:inst\|latches\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558412052290 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1558412052290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[7\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052291 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[6\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052292 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[5\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052292 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[4\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052292 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[3\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052292 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[2\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052292 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[1\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052292 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[0\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052292 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[7\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052293 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[7\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052293 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[6\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052293 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[6\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052293 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[5\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052293 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[5\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052293 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[4\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052293 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[4\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052293 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[3\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052293 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[3\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052293 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[2\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052294 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[2\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052294 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[1\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052294 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[1\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052294 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[0\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052294 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[0\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -32 0 185 "IR\[0\]" "" } { 184 -32 0 201 "IR\[1\]" "" } { 232 -32 0 249 "IR\[2\]" "" } { 264 -32 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558412052294 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558412052294 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[7\] GND " "Pin \"DR2\[7\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 408 104 280 424 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558412052363 "|ALU_MD|DR2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[6\] GND " "Pin \"DR2\[6\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 408 104 280 424 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558412052363 "|ALU_MD|DR2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[5\] GND " "Pin \"DR2\[5\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 408 104 280 424 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558412052363 "|ALU_MD|DR2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[4\] GND " "Pin \"DR2\[4\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 408 104 280 424 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558412052363 "|ALU_MD|DR2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[3\] GND " "Pin \"DR2\[3\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 408 104 280 424 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558412052363 "|ALU_MD|DR2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[2\] GND " "Pin \"DR2\[2\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 408 104 280 424 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558412052363 "|ALU_MD|DR2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[1\] GND " "Pin \"DR2\[1\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 408 104 280 424 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558412052363 "|ALU_MD|DR2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[0\] GND " "Pin \"DR2\[0\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 408 104 280 424 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558412052363 "|ALU_MD|DR2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558412052363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558412052449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558412053576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558412053576 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_B " "No output dependent on input pin \"SW_B\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 496 688 856 512 "SW_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558412053628 "|ALU_MD|SW_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[7\] " "No output dependent on input pin \"IN\[7\]\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 424 696 864 440 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558412053628 "|ALU_MD|IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[6\] " "No output dependent on input pin \"IN\[6\]\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 424 696 864 440 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558412053628 "|ALU_MD|IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[5\] " "No output dependent on input pin \"IN\[5\]\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 424 696 864 440 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558412053628 "|ALU_MD|IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[4\] " "No output dependent on input pin \"IN\[4\]\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 424 696 864 440 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558412053628 "|ALU_MD|IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "No output dependent on input pin \"IN\[3\]\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 424 696 864 440 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558412053628 "|ALU_MD|IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "No output dependent on input pin \"IN\[2\]\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 424 696 864 440 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558412053628 "|ALU_MD|IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "No output dependent on input pin \"IN\[1\]\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 424 696 864 440 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558412053628 "|ALU_MD|IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "No output dependent on input pin \"IN\[0\]\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 424 696 864 440 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558412053628 "|ALU_MD|IN[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558412053628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558412053629 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558412053629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "422 " "Implemented 422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558412053629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558412053629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558412053645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 12:14:13 2019 " "Processing ended: Tue May 21 12:14:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558412053645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558412053645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558412053645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558412053645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558412055421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558412055429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 12:14:14 2019 " "Processing started: Tue May 21 12:14:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558412055429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558412055429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU_MD -c ALU_MD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU_MD -c ALU_MD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558412055429 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1558412057065 ""}
{ "Info" "0" "" "Project  = ALU_MD" {  } {  } 0 0 "Project  = ALU_MD" 0 0 "Fitter" 0 0 1558412057068 ""}
{ "Info" "0" "" "Revision = ALU_MD" {  } {  } 0 0 "Revision = ALU_MD" 0 0 "Fitter" 0 0 1558412057068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558412057147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558412057147 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU_MD EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ALU_MD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558412057156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558412057227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558412057227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558412057596 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558412057600 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558412057921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558412057921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558412057921 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558412057921 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/CPU/ALU_MD/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558412057926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/CPU/ALU_MD/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558412057926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/CPU/ALU_MD/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558412057926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/CPU/ALU_MD/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558412057926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/CPU/ALU_MD/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558412057926 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558412057926 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558412057927 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558412058177 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "TimeQuest Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1558412059145 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU_MD.sdc " "Synopsys Design Constraints File file not found: 'ALU_MD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558412059146 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558412059146 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558412059150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558412059151 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558412059151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst4  " "Automatically promoted node inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558412059177 ""}  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 352 584 648 400 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/CPU/ALU_MD/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558412059177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558412059177 ""}  } { { "ALU_MD.bdf" "" { Schematic "E:/CPU/ALU_MD/ALU_MD.bdf" { { 400 584 648 448 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "E:/CPU/ALU_MD/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558412059177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REG0_2:inst2\|inst  " "Automatically promoted node REG0_2:inst2\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558412059177 ""}  } { { "../ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/CPU/ALU_MD_REG0_2/REG0_2.bdf" { { 152 416 480 200 "inst" "" } } } } { "temporary_test_loc" "" { Generic "E:/CPU/ALU_MD/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558412059177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REG0_2:inst2\|inst2  " "Automatically promoted node REG0_2:inst2\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558412059177 ""}  } { { "../ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/CPU/ALU_MD_REG0_2/REG0_2.bdf" { { 264 416 480 312 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "E:/CPU/ALU_MD/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558412059177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REG0_2:inst2\|inst3~0  " "Automatically promoted node REG0_2:inst2\|inst3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558412059177 ""}  } { { "../ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/CPU/ALU_MD_REG0_2/REG0_2.bdf" { { 368 416 480 416 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/CPU/ALU_MD/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558412059177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558412059449 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558412059449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558412059449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558412059450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558412059451 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558412059451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558412059451 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558412059451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558412059451 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558412059451 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558412059451 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "67 unused 2.5V 27 40 0 " "Number of I/O pins in group: 67 (unused VREF, 2.5V VCCIO, 27 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1558412059454 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1558412059454 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558412059454 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558412059454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558412059454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558412059454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558412059454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558412059454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558412059454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558412059454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558412059454 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1558412059454 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558412059454 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558412059497 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558412059500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558412060202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558412060345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558412060356 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558412062290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558412062290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558412062620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "E:/CPU/ALU_MD/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558412063604 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558412063604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558412064554 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558412064554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558412064557 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.07 " "Total time spent on timing analysis during the Fitter is 1.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558412064675 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558412064683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558412065131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558412065131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558412065386 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558412066021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CPU/ALU_MD/output_files/ALU_MD.fit.smsg " "Generated suppressed messages file E:/CPU/ALU_MD/output_files/ALU_MD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558412066336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5537 " "Peak virtual memory: 5537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558412066684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 12:14:26 2019 " "Processing ended: Tue May 21 12:14:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558412066684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558412066684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558412066684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558412066684 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558412068117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558412068125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 12:14:27 2019 " "Processing started: Tue May 21 12:14:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558412068125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558412068125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU_MD -c ALU_MD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU_MD -c ALU_MD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558412068125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558412068427 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558412068770 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558412068788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558412069131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 12:14:29 2019 " "Processing ended: Tue May 21 12:14:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558412069131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558412069131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558412069131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558412069131 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558412069777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558412070984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558412070992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 12:14:30 2019 " "Processing started: Tue May 21 12:14:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558412070992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412070992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU_MD -c ALU_MD " "Command: quartus_sta ALU_MD -c ALU_MD" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412070992 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1558412071171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071374 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "TimeQuest Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071521 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU_MD.sdc " "Synopsys Design Constraints File file not found: 'ALU_MD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071550 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071550 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LDDR2 LDDR2 " "create_clock -period 1.000 -name LDDR2 LDDR2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1558412071552 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR\[0\] IR\[0\] " "create_clock -period 1.000 -name IR\[0\] IR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1558412071552 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LDDR1 LDDR1 " "create_clock -period 1.000 -name LDDR1 LDDR1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1558412071552 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071552 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071554 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071554 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1558412071555 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558412071563 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558412071602 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.897 " "Worst-case setup slack is -9.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.897             -73.623 LDDR1  " "   -9.897             -73.623 LDDR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.451             -71.335 LDDR2  " "   -9.451             -71.335 LDDR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.364            -209.485 IR\[0\]  " "   -9.364            -209.485 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.204 " "Worst-case hold slack is 1.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204               0.000 IR\[0\]  " "    1.204               0.000 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.969               0.000 LDDR2  " "    1.969               0.000 LDDR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.147               0.000 LDDR1  " "    2.147               0.000 LDDR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 IR\[0\]  " "   -3.000              -3.000 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LDDR1  " "   -3.000              -3.000 LDDR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LDDR2  " "   -3.000              -3.000 LDDR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412071619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071619 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558412071770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412071818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072302 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558412072317 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.276 " "Worst-case setup slack is -9.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.276             -68.817 LDDR1  " "   -9.276             -68.817 LDDR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.909             -67.351 LDDR2  " "   -8.909             -67.351 LDDR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.768            -196.980 IR\[0\]  " "   -8.768            -196.980 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.181 " "Worst-case hold slack is 1.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.181               0.000 IR\[0\]  " "    1.181               0.000 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.815               0.000 LDDR2  " "    1.815               0.000 LDDR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.974               0.000 LDDR1  " "    1.974               0.000 LDDR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 IR\[0\]  " "   -3.000              -3.000 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LDDR1  " "   -3.000              -3.000 LDDR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LDDR2  " "   -3.000              -3.000 LDDR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072342 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558412072509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072627 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558412072633 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.204 " "Worst-case setup slack is -4.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.204             -87.811 IR\[0\]  " "   -4.204             -87.811 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.827             -27.992 LDDR1  " "   -3.827             -27.992 LDDR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.534             -26.177 LDDR2  " "   -3.534             -26.177 LDDR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 IR\[0\]  " "    0.352               0.000 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 LDDR2  " "    0.772               0.000 LDDR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 LDDR1  " "    0.901               0.000 LDDR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.526 IR\[0\]  " "   -3.000              -3.526 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LDDR1  " "   -3.000              -3.000 LDDR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LDDR2  " "   -3.000              -3.000 LDDR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558412072663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412072663 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412073287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412073291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558412073368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 12:14:33 2019 " "Processing ended: Tue May 21 12:14:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558412073368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558412073368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558412073368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412073368 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558412074076 ""}
