

================================================================
== Vitis HLS Report for 'mp_mul_144_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:32:31 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_114 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'v_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_offset1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset1"   --->   Operation 15 'read' 'a_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 16 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 17 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 18 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 19 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 20 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 21 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_40 = load i4 %j" [src/generic/fp_generic.c:144]   --->   Operation 25 'load' 'j_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_40, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 26 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_40, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 27 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 28 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i4 %j_40" [src/generic/fp_generic.c:144]   --->   Operation 29 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_418 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %a_offset1_read, i3 %trunc_ln144" [src/generic/fp_generic.c:145]   --->   Operation 30 'bitconcatenate' 'tmp_418' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %tmp_418" [src/generic/fp_generic.c:145]   --->   Operation 31 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 32 'getelementptr' 'a_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 33 'load' 'a_load' <Predicate = (!icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (1.65ns)   --->   "%sub_ln145 = sub i3 %tmp, i3 %trunc_ln144" [src/generic/fp_generic.c:145]   --->   Operation 34 'sub' 'sub_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln145_23 = zext i3 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 35 'zext' 'zext_ln145_23' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln145_23" [src/generic/fp_generic.c:145]   --->   Operation 36 'getelementptr' 'b_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 37 'load' 'b_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 38 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 39 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 39 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:145]   --->   Operation 40 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 41 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 42 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 43 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 44 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 45 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 46 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln105_155 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 47 'zext' 'zext_ln105_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 48 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_155, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 49 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 50 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_155, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 51 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 52 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 53 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_155, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 54 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln106_231 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 56 'trunc' 'trunc_ln106_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_155, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106_232 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 58 'trunc' 'trunc_ln106_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 59 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_233 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'trunc' 'trunc_ln106_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 61 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'partselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 63 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 64 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_419" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 65 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_232" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 66 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln123_145 = zext i32 %trunc_ln106_231" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 67 'zext' 'zext_ln123_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_145" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 68 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln123_146 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 69 'zext' 'zext_ln123_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_146, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 70 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 71 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 72 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106_196 = zext i2 %tmp_420" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln106_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106_197 = zext i32 %tmp_421" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln106_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln106_198 = zext i32 %tmp_422" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 75 'zext' 'zext_ln106_198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_233" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 76 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_181 = add i32 %trunc_ln106_233, i32 %tmp_421" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 77 'add' 'add_ln130_181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_197" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 78 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln130_145 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln130_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln130_176 = add i33 %zext_ln106_198, i33 %zext_ln106_196" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 80 'add' 'add_ln130_176' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_176" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 81 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130_146 = zext i33 %add_ln130_176" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'zext' 'zext_ln130_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_181" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 83 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (2.59ns)   --->   "%temp_76 = add i34 %zext_ln130_146, i34 %zext_ln130_145" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'add' 'temp_76' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_76, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 85 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%v_114_load = load i64 %v_114" [src/generic/fp_generic.c:146]   --->   Operation 86 'load' 'v_114_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 87 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_423, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 88 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_424, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 89 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 90 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 91 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 92 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (3.52ns)   --->   "%v_185 = add i64 %or_ln, i64 %v_114_load" [src/generic/fp_generic.c:146]   --->   Operation 93 'add' 'v_185' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_185, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 94 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_61 = xor i64 %shl_ln, i64 %v_114_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 95 'xor' 'xor_ln105_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_61" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 96 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_62 = xor i64 %or_ln105, i64 %v_185" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 97 'xor' 'xor_ln105_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_62, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 98 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_156 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 99 'zext' 'zext_ln105_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 100 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 101 'bitconcatenate' 'or_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln44, i64 %zext_ln105_156" [src/generic/fp_generic.c:147]   --->   Operation 102 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_185, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 103 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%u_95_out_load = load i64 %u_95_out" [src/generic/fp_generic.c:147]   --->   Operation 104 'load' 'u_95_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 105 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 106 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%v_114_load21 = load i64 %v_114"   --->   Operation 126 'load' 'v_114_load21' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load21"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 107 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 108 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 110 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 111 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%xor_ln147_37 = xor i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 112 'xor' 'xor_ln147_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_37" [src/generic/fp_generic.c:147]   --->   Operation 113 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 114 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_46 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 115 'xor' 'xor_ln147_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 116 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_46, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 117 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 118 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_39 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 119 'xor' 'xor_ln147_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_25 = or i64 %xor_ln147_39, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 120 'or' 'or_ln147_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_25, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 121 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp_146" [src/generic/fp_generic.c:148]   --->   Operation 122 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 123 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 124 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 125 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ v_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_95_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_114                   (alloca           ) [ 0111111110]
j                       (alloca           ) [ 0100000000]
tmp                     (read             ) [ 0000000000]
a_offset1_read          (read             ) [ 0000000000]
indvars_iv31_read       (read             ) [ 0000000000]
zext_ln143_read         (read             ) [ 0000000000]
v_017_read              (read             ) [ 0000000000]
zext_ln143_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j_40                    (load             ) [ 0000000000]
icmp_ln144              (icmp             ) [ 0111111110]
add_ln144               (add              ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
trunc_ln144             (trunc            ) [ 0000000000]
tmp_418                 (bitconcatenate   ) [ 0000000000]
zext_ln145              (zext             ) [ 0000000000]
a_addr                  (getelementptr    ) [ 0110000000]
sub_ln145               (sub              ) [ 0000000000]
zext_ln145_23           (zext             ) [ 0000000000]
b_addr                  (getelementptr    ) [ 0110000000]
store_ln139             (store            ) [ 0000000000]
a_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_load                  (load             ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_155          (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_231         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_232         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_233         (trunc            ) [ 0100011000]
tmp_419                 (partselect       ) [ 0100010000]
tmp_421                 (partselect       ) [ 0100011000]
tmp_422                 (partselect       ) [ 0100011000]
tmp_423                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_145          (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_146          (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_420                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_196          (zext             ) [ 0000000000]
zext_ln106_197          (zext             ) [ 0000000000]
zext_ln106_198          (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130_181           (add              ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
zext_ln130_145          (zext             ) [ 0000000000]
add_ln130_176           (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_146          (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_76                 (add              ) [ 0000000000]
tmp_424                 (partselect       ) [ 0100000100]
v_114_load              (load             ) [ 0000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000]
and_ln                  (bitconcatenate   ) [ 0000000000]
and_ln133_s             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_185                   (add              ) [ 0000000000]
xor_ln105               (xor              ) [ 0000000000]
xor_ln105_61            (xor              ) [ 0000000000]
or_ln105                (or               ) [ 0000000000]
xor_ln105_62            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_156          (zext             ) [ 0000000000]
tmp_s                   (partselect       ) [ 0000000000]
or_ln44                 (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_95_out_load           (load             ) [ 0100000001]
v                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_out_load              (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln144      (specloopname     ) [ 0000000000]
xor_ln147               (xor              ) [ 0000000000]
xor_ln147_37            (xor              ) [ 0000000000]
or_ln147                (or               ) [ 0000000000]
bit_sel                 (bitselect        ) [ 0000000000]
xor_ln147_46            (xor              ) [ 0000000000]
trunc_ln147             (trunc            ) [ 0000000000]
xor_ln147_s             (bitconcatenate   ) [ 0000000000]
and_ln147               (and              ) [ 0000000000]
xor_ln147_39            (xor              ) [ 0000000000]
or_ln147_25             (or               ) [ 0000000000]
tmp_146                 (bitselect        ) [ 0000000000]
zext_ln148              (zext             ) [ 0000000000]
u                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
v_114_load21            (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_114_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_114_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_95_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_95_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="v_114_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_offset1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvars_iv31_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln143_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v_017_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="a_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="b_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln143_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln139_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln140_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln140_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln140_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_40_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_40/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln144_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln144_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln144_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_418_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_418/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln145_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sub_ln145_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln145_23_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_23/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln139_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="al_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="bl_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ah_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="bh_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="0" index="3" bw="7" slack="0"/>
<pin id="266" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln105_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln110_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln105_155_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_155/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln112_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln106_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln106_231_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_231/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln106_232_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_232/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln106_233_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_233/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_419_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_419/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_421_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_421/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_422_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_422/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_423_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_423/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln106_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln123_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln123_145_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_145/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln123_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln123_146_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="33" slack="0"/>
<pin id="364" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_146/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="temp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="33" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_420_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="34" slack="0"/>
<pin id="375" dir="0" index="2" bw="7" slack="0"/>
<pin id="376" dir="0" index="3" bw="7" slack="0"/>
<pin id="377" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_420/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln125_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="34" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln106_196_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="1"/>
<pin id="388" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_196/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln106_197_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2"/>
<pin id="391" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_197/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln106_198_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2"/>
<pin id="394" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_198/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln130_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2"/>
<pin id="397" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln130_181_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="0" index="1" bw="32" slack="2"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_181/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln130_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln130_145_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="33" slack="0"/>
<pin id="410" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_145/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln130_176_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_176/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln130_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="33" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln130_146_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="33" slack="0"/>
<pin id="424" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_146/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln105_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="temp_76_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="33" slack="0"/>
<pin id="434" dir="0" index="1" bw="33" slack="0"/>
<pin id="435" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_76/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_424_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="0" index="1" bw="34" slack="0"/>
<pin id="441" dir="0" index="2" bw="7" slack="0"/>
<pin id="442" dir="0" index="3" bw="7" slack="0"/>
<pin id="443" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_424/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="v_114_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="6"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="shl_ln_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="2"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="and_ln_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="3"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="and_ln133_s_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="34" slack="0"/>
<pin id="467" dir="0" index="1" bw="2" slack="1"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln133_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="34" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln133_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="34" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="or_ln_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="2"/>
<pin id="485" dir="0" index="2" bw="32" slack="3"/>
<pin id="486" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="v_185_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_185/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln105_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xor_ln105_61_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_61/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln105_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln105_62_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_62/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="carry_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="0" index="2" bw="7" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln105_156_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_156/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_s_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="0" index="2" bw="7" slack="0"/>
<pin id="534" dir="0" index="3" bw="7" slack="0"/>
<pin id="535" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="or_ln44_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="0" index="2" bw="32" slack="1"/>
<pin id="544" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln44/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tempReg_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln140_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="6"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="u_95_out_load_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_95_out_load/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="v_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="1"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln140_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="t_out_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln147_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="1"/>
<pin id="579" dir="0" index="1" bw="64" slack="2"/>
<pin id="580" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln147_37_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="2"/>
<pin id="583" dir="0" index="1" bw="64" slack="1"/>
<pin id="584" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_37/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln147_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="bit_sel_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="2"/>
<pin id="594" dir="0" index="2" bw="7" slack="0"/>
<pin id="595" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="xor_ln147_46_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_46/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln147_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="2"/>
<pin id="606" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="xor_ln147_s_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="0" index="2" bw="63" slack="0"/>
<pin id="611" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="and_ln147_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="2"/>
<pin id="618" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/9 "/>
</bind>
</comp>

<comp id="620" class="1004" name="xor_ln147_39_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="1"/>
<pin id="623" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_39/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="or_ln147_25_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="0"/>
<pin id="628" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_25/9 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_146_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="0"/>
<pin id="634" dir="0" index="2" bw="7" slack="0"/>
<pin id="635" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_146/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln148_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="u_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="4" slack="0"/>
<pin id="646" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="649" class="1004" name="store_ln140_store_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="0"/>
<pin id="651" dir="0" index="1" bw="4" slack="0"/>
<pin id="652" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="655" class="1004" name="v_114_load21_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="7"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load21/8 "/>
</bind>
</comp>

<comp id="659" class="1005" name="v_114_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_114 "/>
</bind>
</comp>

<comp id="667" class="1005" name="j_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="674" class="1005" name="icmp_ln144_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="7"/>
<pin id="676" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="678" class="1005" name="a_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="1"/>
<pin id="680" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="b_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="1"/>
<pin id="685" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="al_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="693" class="1005" name="bl_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="698" class="1005" name="ah_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="703" class="1005" name="bh_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="708" class="1005" name="zext_ln105_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="714" class="1005" name="zext_ln110_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="1"/>
<pin id="716" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="720" class="1005" name="zext_ln105_155_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="64" slack="1"/>
<pin id="722" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_155 "/>
</bind>
</comp>

<comp id="726" class="1005" name="zext_ln112_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="64" slack="1"/>
<pin id="728" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="732" class="1005" name="trunc_ln106_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="3"/>
<pin id="734" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="737" class="1005" name="trunc_ln106_231_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_231 "/>
</bind>
</comp>

<comp id="742" class="1005" name="trunc_ln106_232_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_232 "/>
</bind>
</comp>

<comp id="747" class="1005" name="trunc_ln106_233_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="2"/>
<pin id="749" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_233 "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_419_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_419 "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_421_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="2"/>
<pin id="760" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_421 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_422_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="2"/>
<pin id="766" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_422 "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_423_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="3"/>
<pin id="771" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_423 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_420_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="1"/>
<pin id="776" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_420 "/>
</bind>
</comp>

<comp id="779" class="1005" name="trunc_ln125_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="2"/>
<pin id="781" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="785" class="1005" name="add_ln105_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_424_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="1"/>
<pin id="792" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_424 "/>
</bind>
</comp>

<comp id="795" class="1005" name="add_ln133_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="2"/>
<pin id="797" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="800" class="1005" name="tempReg_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="1"/>
<pin id="802" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="809" class="1005" name="u_95_out_load_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="64" slack="1"/>
<pin id="811" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_95_out_load "/>
</bind>
</comp>

<comp id="814" class="1005" name="v_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="64" slack="1"/>
<pin id="816" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="80" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="172"><net_src comp="108" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="114" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="169" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="102" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="195" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="96" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="231"><net_src comp="90" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="210" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="242"><net_src comp="204" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="134" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="147" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="134" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="147" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="294"><net_src comp="153" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="157" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="161" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="165" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="153" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="161" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="157" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="165" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="347" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="46" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="366" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="406"><net_src comp="395" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="389" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="392" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="386" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="412" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="418" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="398" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="422" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="408" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="44" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="40" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="36" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="50" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="36" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="475"><net_src comp="465" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="458" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="48" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="448" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="451" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="451" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="448" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="494" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="488" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="52" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="42" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="38" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="476" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="40" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="42" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="545"><net_src comp="48" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="530" pin="4"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="526" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="488" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="16" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="16" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="18" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="589"><net_src comp="577" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="72" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="74" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="76" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="612"><net_src comp="78" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="598" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="604" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="607" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="585" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="615" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="52" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="625" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="42" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="631" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="573" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="18" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="655" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="662"><net_src comp="82" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="666"><net_src comp="659" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="670"><net_src comp="86" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="677"><net_src comp="198" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="127" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="686"><net_src comp="140" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="691"><net_src comp="243" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="696"><net_src comp="247" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="701"><net_src comp="251" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="706"><net_src comp="261" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="711"><net_src comp="271" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="717"><net_src comp="276" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="723"><net_src comp="281" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="729"><net_src comp="286" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="735"><net_src comp="291" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="740"><net_src comp="295" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="745"><net_src comp="299" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="750"><net_src comp="303" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="756"><net_src comp="307" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="761"><net_src comp="317" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="767"><net_src comp="327" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="772"><net_src comp="337" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="777"><net_src comp="372" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="782"><net_src comp="382" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="788"><net_src comp="426" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="793"><net_src comp="438" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="798"><net_src comp="476" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="803"><net_src comp="547" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="812"><net_src comp="558" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="817"><net_src comp="562" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="620" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_114_out | {8 }
	Port: u_95_out | {1 8 }
	Port: t_out | {1 9 }
 - Input state : 
	Port: mp_mul.144_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.144_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.144_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.144_Pipeline_VITIS_LOOP_144_2 : a_offset1 | {1 }
	Port: mp_mul.144_Pipeline_VITIS_LOOP_144_2 : a | {1 2 }
	Port: mp_mul.144_Pipeline_VITIS_LOOP_144_2 : empty | {1 }
	Port: mp_mul.144_Pipeline_VITIS_LOOP_144_2 : b | {1 2 }
	Port: mp_mul.144_Pipeline_VITIS_LOOP_144_2 : u_95_out | {8 }
	Port: mp_mul.144_Pipeline_VITIS_LOOP_144_2 : t_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_40 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		trunc_ln144 : 2
		tmp_418 : 3
		zext_ln145 : 4
		a_addr : 5
		a_load : 6
		sub_ln145 : 3
		zext_ln145_23 : 4
		b_addr : 5
		b_load : 6
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_231 : 1
		trunc_ln106_232 : 1
		trunc_ln106_233 : 1
		tmp_419 : 1
		tmp_421 : 1
		tmp_422 : 1
		tmp_423 : 1
	State 5
		add_ln123 : 1
		zext_ln123_146 : 2
		temp : 3
		tmp_420 : 4
		trunc_ln125 : 4
	State 6
		add_ln130 : 1
		zext_ln130_145 : 2
		add_ln130_176 : 1
		trunc_ln130 : 2
		zext_ln130_146 : 2
		add_ln105 : 3
		temp_76 : 3
		tmp_424 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_185 : 1
		xor_ln105 : 2
		xor_ln105_61 : 1
		or_ln105 : 2
		xor_ln105_62 : 2
		carry : 2
		zext_ln105_156 : 3
		tmp_s : 3
		or_ln44 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 9
		xor_ln147_46 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_25 : 2
		tmp_146 : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_153          |    4    |   165   |    50   |
|    mul   |           grp_fu_157          |    4    |   165   |    50   |
|          |           grp_fu_161          |    4    |   165   |    50   |
|          |           grp_fu_165          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln144_fu_204       |    0    |    0    |    13   |
|          |        add_ln123_fu_356       |    0    |    0    |    39   |
|          |          temp_fu_366          |    0    |    0    |    40   |
|          |      add_ln130_181_fu_398     |    0    |    0    |    32   |
|          |        add_ln130_fu_402       |    0    |    0    |    39   |
|          |      add_ln130_176_fu_412     |    0    |    0    |    39   |
|    add   |        add_ln105_fu_426       |    0    |    0    |    32   |
|          |         temp_76_fu_432        |    0    |    0    |    40   |
|          |        add_ln133_fu_476       |    0    |    0    |    71   |
|          |          v_185_fu_488         |    0    |    0    |    71   |
|          |         tempReg_fu_547        |    0    |    0    |    71   |
|          |            v_fu_562           |    0    |    0    |    71   |
|          |            u_fu_643           |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln105_fu_494       |    0    |    0    |    64   |
|          |      xor_ln105_61_fu_500      |    0    |    0    |    64   |
|          |      xor_ln105_62_fu_512      |    0    |    0    |    64   |
|    xor   |        xor_ln147_fu_577       |    0    |    0    |    64   |
|          |      xor_ln147_37_fu_581      |    0    |    0    |    64   |
|          |      xor_ln147_46_fu_598      |    0    |    0    |    2    |
|          |      xor_ln147_39_fu_620      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln105_fu_506        |    0    |    0    |    64   |
|    or    |        or_ln147_fu_585        |    0    |    0    |    64   |
|          |       or_ln147_25_fu_625      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln147_fu_615       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_198       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln145_fu_227       |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_read_fu_90        |    0    |    0    |    0    |
|          |   a_offset1_read_read_fu_96   |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_102 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_108  |    0    |    0    |    0    |
|          |     v_017_read_read_fu_114    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_120    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     zext_ln143_cast_fu_169    |    0    |    0    |    0    |
|          |       zext_ln145_fu_222       |    0    |    0    |    0    |
|          |      zext_ln145_23_fu_233     |    0    |    0    |    0    |
|          |       zext_ln105_fu_271       |    0    |    0    |    0    |
|          |       zext_ln110_fu_276       |    0    |    0    |    0    |
|          |     zext_ln105_155_fu_281     |    0    |    0    |    0    |
|          |       zext_ln112_fu_286       |    0    |    0    |    0    |
|          |       zext_ln106_fu_347       |    0    |    0    |    0    |
|          |       zext_ln123_fu_350       |    0    |    0    |    0    |
|   zext   |     zext_ln123_145_fu_353     |    0    |    0    |    0    |
|          |     zext_ln123_146_fu_362     |    0    |    0    |    0    |
|          |     zext_ln106_196_fu_386     |    0    |    0    |    0    |
|          |     zext_ln106_197_fu_389     |    0    |    0    |    0    |
|          |     zext_ln106_198_fu_392     |    0    |    0    |    0    |
|          |       zext_ln130_fu_395       |    0    |    0    |    0    |
|          |     zext_ln130_145_fu_408     |    0    |    0    |    0    |
|          |     zext_ln130_146_fu_422     |    0    |    0    |    0    |
|          |       zext_ln133_fu_472       |    0    |    0    |    0    |
|          |     zext_ln105_156_fu_526     |    0    |    0    |    0    |
|          |       zext_ln148_fu_639       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln144_fu_210      |    0    |    0    |    0    |
|          |           al_fu_243           |    0    |    0    |    0    |
|          |           bl_fu_247           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_291      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_231_fu_295    |    0    |    0    |    0    |
|          |     trunc_ln106_232_fu_299    |    0    |    0    |    0    |
|          |     trunc_ln106_233_fu_303    |    0    |    0    |    0    |
|          |       trunc_ln125_fu_382      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_418      |    0    |    0    |    0    |
|          |       trunc_ln147_fu_604      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_418_fu_214        |    0    |    0    |    0    |
|          |         shl_ln_fu_451         |    0    |    0    |    0    |
|          |         and_ln_fu_458         |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_s_fu_465      |    0    |    0    |    0    |
|          |          or_ln_fu_482         |    0    |    0    |    0    |
|          |         or_ln44_fu_540        |    0    |    0    |    0    |
|          |       xor_ln147_s_fu_607      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           ah_fu_251           |    0    |    0    |    0    |
|          |           bh_fu_261           |    0    |    0    |    0    |
|          |         tmp_419_fu_307        |    0    |    0    |    0    |
|          |         tmp_421_fu_317        |    0    |    0    |    0    |
|partselect|         tmp_422_fu_327        |    0    |    0    |    0    |
|          |         tmp_423_fu_337        |    0    |    0    |    0    |
|          |         tmp_420_fu_372        |    0    |    0    |    0    |
|          |         tmp_424_fu_438        |    0    |    0    |    0    |
|          |          tmp_s_fu_530         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_518         |    0    |    0    |    0    |
| bitselect|         bit_sel_fu_591        |    0    |    0    |    0    |
|          |         tmp_146_fu_631        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1437  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_678    |    4   |
|   add_ln105_reg_785   |   32   |
|   add_ln133_reg_795   |   64   |
|       ah_reg_698      |   32   |
|       al_reg_688      |   32   |
|     b_addr_reg_683    |    3   |
|       bh_reg_703      |   32   |
|       bl_reg_693      |   32   |
|   icmp_ln144_reg_674  |    1   |
|       j_reg_667       |    4   |
|    tempReg_reg_800    |   64   |
|    tmp_419_reg_753    |   32   |
|    tmp_420_reg_774    |    2   |
|    tmp_421_reg_758    |   32   |
|    tmp_422_reg_764    |   32   |
|    tmp_423_reg_769    |   32   |
|    tmp_424_reg_790    |    2   |
|trunc_ln106_231_reg_737|   32   |
|trunc_ln106_232_reg_742|   32   |
|trunc_ln106_233_reg_747|   32   |
|  trunc_ln106_reg_732  |   32   |
|  trunc_ln125_reg_779  |   32   |
| u_95_out_load_reg_809 |   64   |
|     v_114_reg_659     |   64   |
|       v_reg_814       |   64   |
| zext_ln105_155_reg_720|   64   |
|   zext_ln105_reg_708  |   64   |
|   zext_ln110_reg_714  |   64   |
|   zext_ln112_reg_726  |   64   |
+-----------------------+--------+
|         Total         |  1040  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_134 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_147 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_153    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_153    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_157    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_157    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_161    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_161    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_165    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_165    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   526  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1437  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1040  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1700  |  1527  |
+-----------+--------+--------+--------+--------+
